TimeQuest Timing Analyzer report for ADC
Tue May 19 12:35:44 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 14. Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 15. Slow Model Setup: 'counter'
 16. Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 17. Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 18. Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 19. Slow Model Hold: 'counter'
 20. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 22. Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 23. Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 25. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 26. Slow Model Minimum Pulse Width: 'counter'
 27. Slow Model Minimum Pulse Width: 'iCLK_50'
 28. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 41. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 42. Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 43. Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 44. Fast Model Setup: 'counter'
 45. Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 46. Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 47. Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 48. Fast Model Hold: 'counter'
 49. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 50. Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 51. Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 52. Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 55. Fast Model Minimum Pulse Width: 'counter'
 56. Fast Model Minimum Pulse Width: 'iCLK_50'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ADC                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; counter                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { counter }                                 ;
; FIFO:FIFO_ADC0_instant|clock            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { FIFO:FIFO_ADC0_instant|clock }            ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK }  ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:mbed_instant|SPI_CLK }  ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                  ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; 169.29 MHz ; 169.29 MHz      ; FIFO:FIFO_ADC0_instant|clock            ;                                                       ;
; 186.95 MHz ; 186.95 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;                                                       ;
; 327.76 MHz ; 327.76 MHz      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;                                                       ;
; 410.85 MHz ; 410.85 MHz      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;                                                       ;
; 560.54 MHz ; 500.0 MHz       ; counter                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -4.907 ; -4410.734     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -2.837 ; -5.106        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -2.743 ; -86.033       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.434 ; -24.852       ;
; counter                                 ; -0.784 ; -3.334        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.478 ; -5.711        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.219 ; -9.252        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.208 ; -7.833        ;
; counter                                 ; -0.489 ; -2.934        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.173        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 0.593 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.744 ; -4.192        ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -22.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.907 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.853      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.904 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.852      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 5.797      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.797 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.737      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.796 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 5.772      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.792 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[9]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 5.767      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.773 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.098     ; 5.711      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.755 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 5.701      ;
; -4.753 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 5.695      ;
; -4.753 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 5.695      ;
; -4.753 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 5.695      ;
; -4.753 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 5.695      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.837 ; FIFO:FIFO_ADC0_instant|empty_reg           ; SPI_ON                                 ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.190     ; 1.683      ;
; -2.269 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.201     ; 1.104      ;
; -2.146 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.201     ; 0.981      ;
; 0.278  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.657      ;
; 0.319  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.319  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.337  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.778  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.657      ;
; 0.819  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.819  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.837  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.651 ; counter_burst[7]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.385      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.694 ; counter_burst[4]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.342      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.751 ; counter_burst[12]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.281      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.794 ; counter_burst[13]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.238      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.802 ; counter_burst[2]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.234      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.822 ; counter_burst[6]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.214      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.824 ; counter_burst[14]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 5.208      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.830 ; counter_burst[3]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.206      ;
; 19.968 ; counter_burst[5]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 5.068      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.743 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.162      ; 3.941      ;
; -2.603 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.158      ; 3.797      ;
; -2.449 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.149      ; 3.634      ;
; -2.364 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.159      ; 3.559      ;
; -2.287 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.133      ; 3.456      ;
; -2.271 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.139      ; 3.446      ;
; -2.230 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.162      ; 3.428      ;
; -2.230 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.163      ; 3.429      ;
; -2.230 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.163      ; 3.429      ;
; -2.218 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.108      ; 3.362      ;
; -2.136 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 3.329      ;
; -2.136 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 3.329      ;
; -2.136 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 3.329      ;
; -2.136 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 3.329      ;
; -2.087 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.141      ; 3.264      ;
; -2.078 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.104      ; 3.218      ;
; -2.051 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 3.093      ;
; -2.002 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.156      ; 3.194      ;
; -2.002 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.156      ; 3.194      ;
; -2.002 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.156      ; 3.194      ;
; -2.002 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.156      ; 3.194      ;
; -2.002 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.156      ; 3.194      ;
; -1.924 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.095      ; 3.055      ;
; -1.911 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.949      ;
; -1.893 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.935      ;
; -1.839 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.105      ; 2.980      ;
; -1.790 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.979      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.787 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.153      ; 2.976      ;
; -1.762 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.079      ; 2.877      ;
; -1.757 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.786      ;
; -1.753 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.791      ;
; -1.746 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.085      ; 2.867      ;
; -1.705 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.108      ; 2.849      ;
; -1.705 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.109      ; 2.850      ;
; -1.705 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.109      ; 2.850      ;
; -1.679 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.156      ; 2.871      ;
; -1.676 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.156      ; 2.868      ;
; -1.672 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.711      ;
; -1.611 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.103      ; 2.750      ;
; -1.611 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.103      ; 2.750      ;
; -1.611 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.103      ; 2.750      ;
; -1.611 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.103      ; 2.750      ;
; -1.609 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 2.802      ;
; -1.609 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 2.802      ;
; -1.606 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 2.799      ;
; -1.599 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.628      ;
; -1.595 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 2.608      ;
; -1.589 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 2.782      ;
; -1.588 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 2.781      ;
; -1.580 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 2.773      ;
; -1.579 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.598      ;
; -1.576 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.157      ; 2.769      ;
; -1.562 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.087      ; 2.685      ;
; -1.538 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.580      ;
; -1.538 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.581      ;
; -1.538 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.581      ;
; -1.514 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.553      ;
; -1.477 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.102      ; 2.615      ;
; -1.477 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.102      ; 2.615      ;
; -1.477 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.102      ; 2.615      ;
; -1.477 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.102      ; 2.615      ;
; -1.477 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.102      ; 2.615      ;
; -1.444 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.481      ;
; -1.444 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.481      ;
; -1.444 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.481      ;
; -1.444 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.481      ;
; -1.437 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 2.450      ;
; -1.421 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.440      ;
; -1.395 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.015     ; 2.416      ;
; -1.380 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.422      ;
; -1.380 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.423      ;
; -1.380 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.423      ;
; -1.310 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.346      ;
; -1.310 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.346      ;
; -1.310 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.346      ;
; -1.310 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.346      ;
; -1.310 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.346      ;
; -1.286 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.323      ;
; -1.286 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.323      ;
; -1.286 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.323      ;
; -1.286 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.323      ;
; -1.265 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.400      ;
; -1.262 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.397      ;
; -1.262 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.397      ;
; -1.262 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.397      ;
; -1.262 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.397      ;
; -1.262 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.397      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.434 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.470      ;
; -1.433 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.469      ;
; -1.409 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.445      ;
; -1.370 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.396      ;
; -1.339 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.375      ;
; -1.338 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.374      ;
; -1.332 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.358      ;
; -1.331 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.357      ;
; -1.330 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.356      ;
; -1.330 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.356      ;
; -1.290 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.324      ;
; -1.290 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.324      ;
; -1.285 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.319      ;
; -1.267 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.303      ;
; -1.237 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.263      ;
; -1.236 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.262      ;
; -1.235 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.261      ;
; -1.235 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.261      ;
; -1.204 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.240      ;
; -1.195 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.229      ;
; -1.195 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.229      ;
; -1.190 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.224      ;
; -1.161 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.197      ;
; -1.136 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.172      ;
; -1.125 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.161      ;
; -1.108 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.144      ;
; -1.062 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.098      ;
; -1.055 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.091      ;
; -1.055 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.091      ;
; -1.030 ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.069      ;
; -1.027 ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.061      ;
; -1.019 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.014 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.045      ;
; -1.013 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.044      ;
; -1.013 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.049      ;
; -1.013 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.049      ;
; -1.013 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.049      ;
; -1.013 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.049      ;
; -1.010 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.041      ;
; -1.010 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.041      ;
; -0.994 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.030      ;
; -0.956 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.992      ;
; -0.919 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.950      ;
; -0.918 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.949      ;
; -0.915 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.946      ;
; -0.915 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.946      ;
; -0.888 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.924      ;
; -0.814 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.850      ;
; -0.807 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.843      ;
; -0.772 ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.810      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.796      ;
; -0.665 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.701      ;
; -0.619 ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.657      ;
; -0.608 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.644      ;
; -0.606 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.642      ;
; -0.601 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.637      ;
; -0.538 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.574      ;
; -0.492 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.528      ;
; -0.466 ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.502      ;
; -0.434 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.470      ;
; -0.425 ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.466      ;
; -0.411 ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.447      ;
; -0.359 ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.395      ;
; -0.292 ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.327      ;
; -0.267 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.303      ;
; -0.157 ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.202      ;
; -0.062 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.098      ;
; -0.060 ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.096      ;
; -0.055 ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.098      ;
; -0.041 ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.084      ;
; 0.091  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.949      ;
; 0.092  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.944      ;
; 0.115  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.921      ;
; 0.117  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.919      ;
; 0.118  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.918      ;
; 0.120  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.916      ;
; 0.218  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.818      ;
; 0.237  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.806      ;
; 0.246  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.797      ;
; 0.247  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.796      ;
; 0.248  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.795      ;
; 0.249  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.794      ;
; 0.250  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.793      ;
; 0.250  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.793      ;
; 0.251  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.792      ;
; 0.253  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.790      ;
; 0.256  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.787      ;
; 0.333  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.201      ; 2.904      ;
; 0.334  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.201      ; 2.903      ;
; 0.404  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.201      ; 2.833      ;
; 0.405  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.201      ; 2.832      ;
; 0.574  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.199      ; 2.661      ;
; 0.579  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.199      ; 2.656      ;
; 0.580  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.199      ; 2.655      ;
; 0.596  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.191      ; 2.631      ;
; 0.597  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.191      ; 2.630      ;
; 0.598  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.191      ; 2.629      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                                                  ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.784 ; auto_sample[0]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.820      ;
; -0.745 ; auto_sample[1]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.781      ;
; -0.713 ; auto_sample[0]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.749      ;
; -0.674 ; auto_sample[2]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.710      ;
; -0.674 ; auto_sample[1]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.710      ;
; -0.603 ; auto_sample[2]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.639      ;
; -0.575 ; auto_sample[3]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.611      ;
; -0.554 ; auto_sample[0]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.590      ;
; -0.515 ; auto_sample[1]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.551      ;
; -0.504 ; auto_sample[3]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.540      ;
; -0.483 ; auto_sample[0]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.519      ;
; -0.444 ; auto_sample[2]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.480      ;
; -0.444 ; auto_sample[1]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.480      ;
; -0.441 ; auto_sample[4]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.477      ;
; -0.412 ; auto_sample[0]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.448      ;
; -0.388 ; counter_burst[7]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.671      ;
; -0.388 ; counter_burst[7]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.671      ;
; -0.388 ; counter_burst[7]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.671      ;
; -0.388 ; counter_burst[7]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.671      ;
; -0.388 ; counter_burst[7]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.671      ;
; -0.388 ; counter_burst[7]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.671      ;
; -0.345 ; counter_burst[4]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.628      ;
; -0.345 ; counter_burst[4]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.628      ;
; -0.345 ; counter_burst[4]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.628      ;
; -0.345 ; counter_burst[4]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.628      ;
; -0.345 ; counter_burst[4]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.628      ;
; -0.345 ; counter_burst[4]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.628      ;
; -0.288 ; counter_burst[12] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.567      ;
; -0.288 ; counter_burst[12] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.567      ;
; -0.288 ; counter_burst[12] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.567      ;
; -0.288 ; counter_burst[12] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.567      ;
; -0.288 ; counter_burst[12] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.567      ;
; -0.288 ; counter_burst[12] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.567      ;
; -0.245 ; counter_burst[13] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.524      ;
; -0.245 ; counter_burst[13] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.524      ;
; -0.245 ; counter_burst[13] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.524      ;
; -0.245 ; counter_burst[13] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.524      ;
; -0.245 ; counter_burst[13] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.524      ;
; -0.245 ; counter_burst[13] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.524      ;
; -0.237 ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.520      ;
; -0.237 ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.520      ;
; -0.237 ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.520      ;
; -0.237 ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.520      ;
; -0.237 ; counter_burst[2]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.520      ;
; -0.237 ; counter_burst[2]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.520      ;
; -0.217 ; counter_burst[6]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.500      ;
; -0.217 ; counter_burst[6]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.500      ;
; -0.217 ; counter_burst[6]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.500      ;
; -0.217 ; counter_burst[6]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.500      ;
; -0.217 ; counter_burst[6]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.500      ;
; -0.217 ; counter_burst[6]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.500      ;
; -0.215 ; counter_burst[14] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.494      ;
; -0.215 ; counter_burst[14] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.494      ;
; -0.215 ; counter_burst[14] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.494      ;
; -0.215 ; counter_burst[14] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.494      ;
; -0.215 ; counter_burst[14] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.494      ;
; -0.215 ; counter_burst[14] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.494      ;
; -0.209 ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.492      ;
; -0.209 ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.492      ;
; -0.209 ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.492      ;
; -0.209 ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.492      ;
; -0.209 ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.492      ;
; -0.209 ; counter_burst[3]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.492      ;
; -0.071 ; counter_burst[5]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.354      ;
; -0.071 ; counter_burst[5]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.354      ;
; -0.071 ; counter_burst[5]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.354      ;
; -0.071 ; counter_burst[5]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.354      ;
; -0.071 ; counter_burst[5]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.354      ;
; -0.071 ; counter_burst[5]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.354      ;
; -0.069 ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.352      ;
; -0.069 ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.352      ;
; -0.069 ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.352      ;
; -0.069 ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.352      ;
; -0.069 ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.352      ;
; -0.069 ; counter_burst[1]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.247      ; 3.352      ;
; -0.058 ; auto_sample[2]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.094      ;
; -0.058 ; auto_sample[1]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.094      ;
; -0.055 ; auto_sample[4]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.091      ;
; -0.029 ; auto_sample[0]    ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.065      ;
; -0.029 ; auto_sample[3]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.065      ;
; -0.012 ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.291      ;
; -0.012 ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.291      ;
; -0.012 ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.291      ;
; -0.012 ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.291      ;
; -0.012 ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.291      ;
; -0.012 ; counter_burst[18] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.291      ;
; -0.005 ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.284      ;
; -0.005 ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.284      ;
; -0.005 ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.284      ;
; -0.005 ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.284      ;
; -0.005 ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.284      ;
; -0.005 ; counter_burst[16] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.284      ;
; 0.053  ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.226      ;
; 0.053  ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.226      ;
; 0.053  ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.226      ;
; 0.053  ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.226      ;
; 0.053  ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.226      ;
; 0.053  ; counter_burst[11] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.226      ;
; 0.064  ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.215      ;
; 0.064  ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.243      ; 3.215      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -1.478 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 0.980      ;
; -0.798 ; on                                               ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 1.660      ;
; -0.798 ; on                                               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 1.660      ;
; -0.798 ; on                                               ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 1.660      ;
; -0.672 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 1.786      ;
; -0.672 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 1.786      ;
; -0.672 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 1.786      ;
; -0.648 ; on                                               ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.190      ; 1.808      ;
; -0.486 ; on                                               ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.189      ; 1.969      ;
; -0.486 ; on                                               ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.189      ; 1.969      ;
; -0.486 ; on                                               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.189      ; 1.969      ;
; -0.360 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.189      ; 2.095      ;
; -0.360 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.189      ; 2.095      ;
; -0.360 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.189      ; 2.095      ;
; -0.127 ; on                                               ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.184      ; 2.323      ;
; -0.127 ; on                                               ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.184      ; 2.323      ;
; -0.127 ; on                                               ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.184      ; 2.323      ;
; -0.001 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.184      ; 2.449      ;
; -0.001 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.184      ; 2.449      ;
; -0.001 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.184      ; 2.449      ;
; 0.065  ; on                                               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.523      ;
; 0.065  ; on                                               ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.523      ;
; 0.065  ; on                                               ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.523      ;
; 0.191  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.649      ;
; 0.191  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.649      ;
; 0.191  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.649      ;
; 0.228  ; on                                               ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.194      ; 2.688      ;
; 0.228  ; on                                               ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.194      ; 2.688      ;
; 0.228  ; on                                               ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.194      ; 2.688      ;
; 0.354  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.194      ; 2.814      ;
; 0.354  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.194      ; 2.814      ;
; 0.354  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.194      ; 2.814      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[0]                 ; FIFO:FIFO_ADC0_instant|rd_reg[0]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.792      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34] ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.923      ;
; 0.686  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.158     ; 0.794      ;
; 0.688  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.158     ; 0.796      ;
; 0.689  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray~15                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.158     ; 0.797      ;
; 0.690  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray~13                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.158     ; 0.798      ;
; 0.707  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|dffw2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.973      ;
; 0.789  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.055      ;
; 0.790  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.056      ;
; 0.791  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.057      ;
; 0.795  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[0]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.061      ;
; 0.805  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.814  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32] ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.078      ;
; 0.825  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a27~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.103     ; 0.956      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.105      ;
; 0.851  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35] ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.115      ;
; 0.867  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.133      ;
; 0.873  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.159     ; 0.980      ;
; 0.884  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.156     ; 0.994      ;
; 0.885  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray~12                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.157     ; 0.994      ;
; 0.979  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~porta_address_reg8   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 1.254      ;
; 1.004  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a43~porta_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 1.277      ;
; 1.014  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[25]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.004      ; 1.284      ;
; 1.021  ; FIFO:FIFO_ADC0_instant|regarray~4                ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.285      ;
; 1.042  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.305      ;
; 1.042  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.305      ;
; 1.043  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.306      ;
; 1.053  ; FIFO:FIFO_ADC0_instant|regarray~5                ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.317      ;
; 1.067  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|full_reg                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.333      ;
; 1.068  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.100     ; 1.202      ;
; 1.069  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.096     ; 1.207      ;
; 1.072  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a4~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.116     ; 1.190      ;
; 1.074  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.008     ; 1.332      ;
; 1.082  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a8~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.115     ; 1.201      ;
; 1.089  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39] ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.011      ; 1.366      ;
; 1.095  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.115     ; 1.214      ;
; 1.099  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.164     ; 1.201      ;
; 1.103  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.115     ; 1.222      ;
; 1.110  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|regarray~4                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.162     ; 1.214      ;
; 1.113  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.162     ; 1.217      ;
; 1.124  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a42~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.107     ; 1.251      ;
; 1.134  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.098     ; 1.270      ;
; 1.139  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38] ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.406      ;
; 1.140  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.159     ; 1.247      ;
; 1.149  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36] ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.413      ;
; 1.159  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.116     ; 1.277      ;
; 1.160  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41] ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.424      ;
; 1.161  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.122     ; 1.273      ;
; 1.163  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.153     ; 1.276      ;
; 1.166  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.153     ; 1.279      ;
; 1.169  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a27~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.059      ; 1.462      ;
; 1.172  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a11~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.061      ; 1.467      ;
; 1.172  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.156     ; 1.282      ;
; 1.174  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.154     ; 1.286      ;
; 1.175  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.154     ; 1.287      ;
; 1.178  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.444      ;
; 1.179  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.156     ; 1.289      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.219 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.248      ;
; -0.979 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.488      ;
; -0.974 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.493      ;
; -0.973 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.494      ;
; -0.949 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.518      ;
; -0.945 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.522      ;
; -0.944 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.523      ;
; -0.943 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.524      ;
; -0.822 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.645      ;
; -0.820 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.647      ;
; -0.820 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.647      ;
; -0.711 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.756      ;
; -0.562 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.905      ;
; -0.558 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.909      ;
; -0.557 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.910      ;
; -0.540 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.927      ;
; -0.454 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.008      ;
; -0.452 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.010      ;
; -0.449 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.013      ;
; -0.449 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.013      ;
; -0.299 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.168      ;
; -0.295 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.172      ;
; -0.294 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.173      ;
; -0.277 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.190      ;
; -0.228 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.239      ;
; -0.224 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.243      ;
; -0.223 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.244      ;
; -0.206 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.261      ;
; -0.191 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.271      ;
; -0.189 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.273      ;
; -0.186 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.276      ;
; -0.186 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.276      ;
; -0.169 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.288      ;
; -0.162 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.295      ;
; -0.161 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.296      ;
; -0.160 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.297      ;
; -0.144 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.321      ;
; -0.143 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.322      ;
; -0.138 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.327      ;
; -0.120 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.342      ;
; -0.118 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.344      ;
; -0.115 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.347      ;
; -0.115 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.347      ;
; -0.009 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.458      ;
; 0.043  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.510      ;
; 0.074  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.541      ;
; 0.094  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.551      ;
; 0.101  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.558      ;
; 0.102  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.569      ;
; 0.102  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.559      ;
; 0.103  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.570      ;
; 0.103  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.560      ;
; 0.119  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.584      ;
; 0.120  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.585      ;
; 0.125  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.590      ;
; 0.165  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.622      ;
; 0.172  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.629      ;
; 0.173  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.630      ;
; 0.174  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.191      ; 2.631      ;
; 0.190  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.655      ;
; 0.191  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.656      ;
; 0.196  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.199      ; 2.661      ;
; 0.365  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.832      ;
; 0.366  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.833      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.436  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.903      ;
; 0.437  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.904      ;
; 0.514  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.787      ;
; 0.517  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.790      ;
; 0.519  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.792      ;
; 0.520  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.793      ;
; 0.520  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.793      ;
; 0.521  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.794      ;
; 0.522  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.795      ;
; 0.523  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.796      ;
; 0.524  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.797      ;
; 0.533  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.806      ;
; 0.552  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.818      ;
; 0.650  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.916      ;
; 0.652  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.918      ;
; 0.653  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.919      ;
; 0.655  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.921      ;
; 0.678  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.944      ;
; 0.679  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.949      ;
; 0.811  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.084      ;
; 0.825  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.098      ;
; 0.830  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.096      ;
; 0.832  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.098      ;
; 0.860  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.126      ;
; 0.927  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 1.202      ;
; 1.037  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.303      ;
; 1.062  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.327      ;
; 1.129  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.395      ;
; 1.181  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.447      ;
; 1.195  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.005      ; 1.466      ;
; 1.204  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.470      ;
; 1.236  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.502      ;
; 1.371  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.637      ;
; 1.376  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.642      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.208 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 1.404      ;
; -1.065 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 1.547      ;
; -0.417 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.195      ;
; -0.416 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.196      ;
; -0.415 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.197      ;
; -0.414 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.198      ;
; -0.328 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.281      ;
; -0.326 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.283      ;
; -0.324 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.285      ;
; -0.322 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.287      ;
; -0.320 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.289      ;
; -0.318 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.291      ;
; -0.314 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.295      ;
; -0.310 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.299      ;
; -0.309 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.300      ;
; -0.308 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.301      ;
; -0.307 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.302      ;
; -0.307 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.302      ;
; -0.306 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.303      ;
; -0.305 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.304      ;
; -0.281 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.331      ;
; -0.278 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.334      ;
; -0.274 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.338      ;
; -0.273 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.339      ;
; -0.272 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.340      ;
; -0.271 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.341      ;
; -0.185 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.424      ;
; -0.183 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.426      ;
; -0.181 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.428      ;
; -0.179 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.430      ;
; -0.177 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.432      ;
; -0.175 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.434      ;
; -0.171 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.438      ;
; -0.167 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.442      ;
; -0.166 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.443      ;
; -0.165 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.444      ;
; -0.164 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.445      ;
; -0.164 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.445      ;
; -0.163 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.446      ;
; -0.162 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.447      ;
; -0.138 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.474      ;
; -0.135 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.477      ;
; 0.008  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.621      ;
; 0.012  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.625      ;
; 0.020  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.633      ;
; 0.021  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.634      ;
; 0.038  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.651      ;
; 0.041  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.654      ;
; 0.041  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.654      ;
; 0.108  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.720      ;
; 0.111  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.723      ;
; 0.151  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.764      ;
; 0.155  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.768      ;
; 0.163  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.776      ;
; 0.164  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.777      ;
; 0.181  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.794      ;
; 0.184  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.797      ;
; 0.184  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.797      ;
; 0.222  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.831      ;
; 0.251  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.863      ;
; 0.254  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.866      ;
; 0.363  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.975      ;
; 0.365  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.974      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.346      ; 3.118      ;
; 0.519  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.331      ; 3.116      ;
; 0.568  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 3.181      ;
; 0.568  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 3.181      ;
; 0.568  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 3.181      ;
; 0.568  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 3.181      ;
; 0.605  ; auto_sample[5]                              ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.973      ;
; 0.662  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.352      ; 3.280      ;
; 0.662  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 3.281      ;
; 0.662  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 3.281      ;
; 0.662  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.331      ; 3.259      ;
; 0.674  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.940      ;
; 0.700  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.967      ;
; 0.703  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.329      ; 3.298      ;
; 0.711  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 3.324      ;
; 0.711  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 3.324      ;
; 0.711  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 3.324      ;
; 0.711  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 3.324      ;
; 0.719  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.323      ; 3.308      ;
; 0.746  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.012      ;
; 0.761  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.028      ;
; 0.761  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.028      ;
; 0.766  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.033      ;
; 0.766  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.033      ;
; 0.790  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.056      ;
; 0.795  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 3.411      ;
; 0.798  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.064      ;
; 0.801  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.352      ; 3.423      ;
; 0.805  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 3.424      ;
; 0.805  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 3.424      ;
; 0.806  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.072      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                                                   ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.489 ; rst               ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.021      ;
; -0.489 ; rst               ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.021      ;
; -0.489 ; rst               ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.021      ;
; -0.489 ; rst               ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.021      ;
; -0.489 ; rst               ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.021      ;
; -0.489 ; rst               ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.021      ;
; 0.220  ; on                ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.730      ;
; 0.220  ; counter_burst[10] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 2.733      ;
; 0.220  ; on                ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.730      ;
; 0.220  ; counter_burst[10] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 2.733      ;
; 0.220  ; on                ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.730      ;
; 0.220  ; counter_burst[10] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 2.733      ;
; 0.220  ; on                ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.730      ;
; 0.220  ; counter_burst[10] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 2.733      ;
; 0.220  ; on                ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.730      ;
; 0.220  ; counter_burst[10] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 2.733      ;
; 0.220  ; on                ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.244      ; 2.730      ;
; 0.220  ; counter_burst[10] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 2.733      ;
; 0.348  ; counter_burst[19] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 2.857      ;
; 0.348  ; counter_burst[19] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 2.857      ;
; 0.348  ; counter_burst[19] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 2.857      ;
; 0.348  ; counter_burst[19] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 2.857      ;
; 0.348  ; counter_burst[19] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 2.857      ;
; 0.348  ; counter_burst[19] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 2.857      ;
; 0.530  ; auto_sample[5]    ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.796      ;
; 0.542  ; counter_burst[15] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.051      ;
; 0.542  ; counter_burst[15] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.051      ;
; 0.542  ; counter_burst[15] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.051      ;
; 0.542  ; counter_burst[15] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.051      ;
; 0.542  ; counter_burst[15] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.051      ;
; 0.542  ; counter_burst[15] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.051      ;
; 0.587  ; counter_burst[8]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.100      ;
; 0.587  ; counter_burst[8]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.100      ;
; 0.587  ; counter_burst[8]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.100      ;
; 0.587  ; counter_burst[8]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.100      ;
; 0.587  ; counter_burst[8]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.100      ;
; 0.587  ; counter_burst[8]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.100      ;
; 0.676  ; counter_burst[9]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.189      ;
; 0.676  ; counter_burst[9]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.189      ;
; 0.676  ; counter_burst[9]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.189      ;
; 0.676  ; counter_burst[9]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.189      ;
; 0.676  ; counter_burst[9]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.189      ;
; 0.676  ; counter_burst[9]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.189      ;
; 0.695  ; counter_burst[0]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.208      ;
; 0.695  ; counter_burst[0]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.208      ;
; 0.695  ; counter_burst[0]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.208      ;
; 0.695  ; counter_burst[0]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.208      ;
; 0.695  ; counter_burst[0]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.208      ;
; 0.695  ; counter_burst[0]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.208      ;
; 0.706  ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.215      ;
; 0.706  ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.215      ;
; 0.706  ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.215      ;
; 0.706  ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.215      ;
; 0.706  ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.215      ;
; 0.706  ; counter_burst[17] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.215      ;
; 0.717  ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.226      ;
; 0.717  ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.226      ;
; 0.717  ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.226      ;
; 0.717  ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.226      ;
; 0.717  ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.226      ;
; 0.717  ; counter_burst[11] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.226      ;
; 0.775  ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.284      ;
; 0.775  ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.284      ;
; 0.775  ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.284      ;
; 0.775  ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.284      ;
; 0.775  ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.284      ;
; 0.775  ; counter_burst[16] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.284      ;
; 0.782  ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.291      ;
; 0.782  ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.291      ;
; 0.782  ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.291      ;
; 0.782  ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.291      ;
; 0.782  ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.291      ;
; 0.782  ; counter_burst[18] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.291      ;
; 0.799  ; auto_sample[0]    ; auto_sample[0] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; auto_sample[3]    ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.065      ;
; 0.825  ; auto_sample[4]    ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.091      ;
; 0.828  ; auto_sample[1]    ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; auto_sample[2]    ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.094      ;
; 0.839  ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.352      ;
; 0.839  ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.352      ;
; 0.839  ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.352      ;
; 0.839  ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.352      ;
; 0.839  ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.352      ;
; 0.839  ; counter_burst[1]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.352      ;
; 0.841  ; counter_burst[5]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.354      ;
; 0.841  ; counter_burst[5]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.354      ;
; 0.841  ; counter_burst[5]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.354      ;
; 0.841  ; counter_burst[5]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.354      ;
; 0.841  ; counter_burst[5]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.354      ;
; 0.841  ; counter_burst[5]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.354      ;
; 0.979  ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.492      ;
; 0.979  ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.492      ;
; 0.979  ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.492      ;
; 0.979  ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.492      ;
; 0.979  ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.492      ;
; 0.979  ; counter_burst[3]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.247      ; 3.492      ;
; 0.985  ; counter_burst[14] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.494      ;
; 0.985  ; counter_burst[14] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.494      ;
; 0.985  ; counter_burst[14] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.494      ;
; 0.985  ; counter_burst[14] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.243      ; 3.494      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.049 ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.008 ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.657      ;
; 0.391  ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.433  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.451  ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.451  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.492  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.657      ;
; 0.521  ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.525  ; counter_burst[19]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.772  ; temp_mbed_1                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.788  ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.791  ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.057      ;
; 0.794  ; usonic[5]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.799  ; counter_burst[11]                      ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.814  ; counter_burst[17]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.816  ; counter_burst[12]                      ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.817  ; counter_burst[14]                      ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.827  ; counter_burst[18]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.827  ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.846  ; counter_burst[16]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.848  ; counter_burst[13]                      ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.114      ;
; 0.849  ; counter_burst[15]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.978  ; rst                                    ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.244      ;
; 1.056  ; temp_mbed_2                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.322      ;
; 1.174  ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.440      ;
; 1.177  ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178  ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.182  ; counter_burst[11]                      ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.448      ;
; 1.199  ; counter_burst[12]                      ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.200  ; counter_burst[14]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.213  ; counter_burst[18]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.214  ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214  ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.217  ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[4]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.232  ; counter_burst[16]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.234  ; counter_burst[13]                      ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.500      ;
; 1.235  ; counter_burst[15]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.501      ;
; 1.245  ; usonic[0]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.511      ;
; 1.248  ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249  ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.253  ; counter_burst[11]                      ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.263  ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.270  ; counter_burst[12]                      ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.271  ; counter_burst[14]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.537      ;
; 1.285  ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.551      ;
; 1.288  ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.289  ; counter_burst[17]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.555      ;
; 1.305  ; counter_burst[13]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.571      ;
; 1.306  ; counter_burst[15]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.572      ;
; 1.319  ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.324  ; counter_burst[11]                      ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.590      ;
; 1.334  ; usonic[3]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.341  ; counter_burst[12]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.607      ;
; 1.342  ; counter_burst[14]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.608      ;
; 1.359  ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359  ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.360  ; counter_burst[17]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.626      ;
; 1.373  ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.639      ;
; 1.376  ; counter_burst[13]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.642      ;
; 1.390  ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.391  ; counter_burst[16]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.395  ; counter_burst[11]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.661      ;
; 1.404  ; usonic[0]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.670      ;
; 1.405  ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.671      ;
; 1.412  ; counter_burst[12]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.678      ;
; 1.430  ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.444  ; usonic[2]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.444  ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.447  ; counter_burst[13]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.713      ;
; 1.462  ; counter_burst[16]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.728      ;
; 1.465  ; counter_burst[15]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
; 1.466  ; counter_burst[11]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.732      ;
; 1.475  ; usonic[0]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.476  ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.483  ; counter_burst[12]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.501  ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.501  ; counter_burst[14]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.508  ; rst                                    ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.508  ; rst                                    ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.508  ; rst                                    ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.508  ; rst                                    ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.508  ; rst                                    ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.508  ; rst                                    ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.508  ; rst                                    ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.508  ; rst                                    ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.508  ; rst                                    ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.775      ;
; 1.515  ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.781      ;
; 1.515  ; usonic[1]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.781      ;
; 1.520  ; counter_burst[9]                       ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.790      ;
; 1.536  ; counter_burst[15]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.802      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.593 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.635      ;
; 0.659 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.190      ; 2.567      ;
; 0.659 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.190      ; 2.567      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.719 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.509      ;
; 0.785 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.190      ; 2.441      ;
; 0.785 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.190      ; 2.441      ;
; 0.859 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.196      ; 2.373      ;
; 0.859 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.196      ; 2.373      ;
; 0.859 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.196      ; 2.373      ;
; 0.859 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.196      ; 2.373      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.867 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.364      ;
; 0.985 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.196      ; 2.247      ;
; 0.985 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.196      ; 2.247      ;
; 0.985 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.196      ; 2.247      ;
; 0.985 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.196      ; 2.247      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 0.993 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.195      ; 2.238      ;
; 1.195 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 2.033      ;
; 1.321 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.192      ; 1.907      ;
; 1.388 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.193      ; 1.841      ;
; 1.514 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.193      ; 1.715      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.744 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.193      ; 1.715      ;
; -0.618 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.193      ; 1.841      ;
; -0.551 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 1.907      ;
; -0.425 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.033      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.223 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.238      ;
; -0.215 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.196      ; 2.247      ;
; -0.215 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.196      ; 2.247      ;
; -0.215 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.196      ; 2.247      ;
; -0.215 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.196      ; 2.247      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.097 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.195      ; 2.364      ;
; -0.089 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.196      ; 2.373      ;
; -0.089 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.196      ; 2.373      ;
; -0.089 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.196      ; 2.373      ;
; -0.089 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.196      ; 2.373      ;
; -0.015 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.190      ; 2.441      ;
; -0.015 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.190      ; 2.441      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.051  ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.509      ;
; 0.111  ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.190      ; 2.567      ;
; 0.111  ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.190      ; 2.567      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
; 0.177  ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.192      ; 2.635      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.850 ; 6.850 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.850 ; 6.850 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 7.288 ; 7.288 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 7.288 ; 7.288 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.357 ; 7.357 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.357 ; 7.357 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.721 ; 4.721 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.721 ; 4.721 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.856 ; 4.856 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.817 ; 4.817 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.856 ; 4.856 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -6.620 ; -6.620 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -6.620 ; -6.620 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -7.058 ; -7.058 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -7.058 ; -7.058 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -7.127 ; -7.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -7.127 ; -7.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.491 ; -4.491 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.491 ; -4.491 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.587 ; -4.587 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.587 ; -4.587 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.626 ; -4.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 8.369  ; 8.369  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 8.369  ; 8.369  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 8.242  ; 8.242  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.489  ; 7.489  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 8.242  ; 8.242  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 7.936  ; 7.936  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 7.936  ; 7.936  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.564 ; 10.564 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.564 ; 10.564 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.170 ; 11.170 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.170 ; 11.170 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.518 ; 10.518 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.825  ; 9.825  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.269 ; 10.269 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.253 ; 10.253 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.013 ; 10.013 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.797  ; 9.797  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.163 ; 10.163 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.163 ; 10.163 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.445  ; 9.445  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.179  ; 9.179  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.432  ; 9.432  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.405  ; 9.405  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.626  ; 9.626  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.414  ; 9.414  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.225 ; 12.225 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.944 ; 11.944 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.941 ; 11.941 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.952 ; 11.952 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 12.225 ; 12.225 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.615  ; 9.615  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.607  ; 9.607  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.899  ; 9.899  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.651 ; 11.651 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.321 ; 11.321 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.340 ; 11.340 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.353 ; 11.353 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.307 ; 11.307 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 11.651 ; 11.651 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 11.325 ; 11.325 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.321 ; 11.321 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.131 ; 10.131 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.131 ; 10.131 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.608  ; 9.608  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.268  ; 9.268  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.268  ; 9.268  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.751  ; 9.751  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.751  ; 9.751  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.943  ; 8.943  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.943  ; 8.943  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.347  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.039 ; 10.039 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.039 ; 10.039 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 9.606  ; 9.606  ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 9.606  ; 9.606  ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 8.226  ; 8.226  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 8.226  ; 8.226  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 5.617  ; 5.617  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.155  ; 7.155  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 5.617  ; 5.617  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 7.793  ; 7.793  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 7.793  ; 7.793  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.564 ; 10.564 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.564 ; 10.564 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.486  ; 9.486  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.911 ; 10.911 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.209 ; 10.209 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.518  ; 9.518  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.962  ; 9.962  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.994  ; 9.994  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.702  ; 9.702  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.486  ; 9.486  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 8.123  ; 8.123  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 9.079  ; 9.079  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 8.387  ; 8.387  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 8.123  ; 8.123  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 8.379  ; 8.379  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 8.351  ; 8.351  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 8.574  ; 8.574  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 8.362  ; 8.362  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.358  ; 9.358  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.691 ; 11.691 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.686 ; 11.686 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.713 ; 11.713 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.969 ; 11.969 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.358  ; 9.358  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.385  ; 9.385  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.643  ; 9.643  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.454 ; 10.454 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.454 ; 10.454 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.514 ; 10.514 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 10.515 ; 10.515 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.471 ; 10.471 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.823 ; 10.823 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.497 ; 10.497 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.488 ; 10.488 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.131 ; 10.131 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.131 ; 10.131 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 9.608  ; 9.608  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.608  ; 9.608  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ; 9.268  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.268  ; 9.268  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.536  ; 9.536  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.536  ; 9.536  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.347  ; 8.943  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.943  ; 8.943  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.347  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.039 ; 10.039 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.039 ; 10.039 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 9.606  ; 9.606  ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 9.606  ; 9.606  ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.315 ;        ;        ; 12.315 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.042 ; 12.042 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.219 ;        ;        ; 12.219 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.330 ;        ;        ; 12.330 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.661  ; 9.661  ; 9.661  ; 9.661  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.647  ;        ;        ; 9.647  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.315 ;        ;        ; 12.315 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.042 ; 12.042 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.219 ;        ;        ; 12.219 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.330 ;        ;        ; 12.330 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.661  ; 9.661  ; 9.661  ; 9.661  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.647  ;        ;        ; 9.647  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -2.301 ; -1258.313     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -1.147 ; -2.047        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.794 ; -16.778       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.171 ; -1.213        ;
; counter                                 ; 0.184  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.076 ; -7.295        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.960 ; -12.609       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.957 ; -16.895       ;
; counter                                 ; -0.579 ; -3.474        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.111        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.093 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.628 ; -10.442       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -22.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.301 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.267      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a59~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.248      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.246 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.204      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.244 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.203      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.195      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.233 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.055     ; 3.210      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.231 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.213      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.215 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.185      ;
; -2.207 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.169      ;
; -2.207 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.169      ;
; -2.207 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.169      ;
; -2.207 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.169      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.147 ; FIFO:FIFO_ADC0_instant|empty_reg           ; SPI_ON                                 ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.400     ; 0.779      ;
; -0.900 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.409     ; 0.523      ;
; -0.853 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.409     ; 0.476      ;
; 0.370  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.064      ; 0.367      ;
; 0.410  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.410  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.431  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.870  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.064      ; 0.367      ;
; 0.910  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.910  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.931  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.588 ; counter_burst[7]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.444      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.604 ; counter_burst[12]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.424      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.605 ; counter_burst[4]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.427      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.621 ; counter_burst[13]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.407      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.631 ; counter_burst[14]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 2.397      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.652 ; counter_burst[2]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.380      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.660 ; counter_burst[3]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.372      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.667 ; counter_burst[6]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.365      ;
; 22.702 ; counter_burst[5]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.330      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.794 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.073      ; 1.899      ;
; -0.711 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.070      ; 1.813      ;
; -0.658 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.060      ; 1.750      ;
; -0.600 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.070      ; 1.702      ;
; -0.578 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.641      ;
; -0.573 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.044      ; 1.649      ;
; -0.561 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.050      ; 1.643      ;
; -0.526 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.074      ; 1.632      ;
; -0.526 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.075      ; 1.633      ;
; -0.526 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.075      ; 1.633      ;
; -0.506 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.607      ;
; -0.506 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.607      ;
; -0.506 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.607      ;
; -0.506 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.607      ;
; -0.503 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.541      ;
; -0.495 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.028      ; 1.555      ;
; -0.477 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.055      ; 1.564      ;
; -0.442 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.492      ;
; -0.426 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.067      ; 1.525      ;
; -0.426 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.067      ; 1.525      ;
; -0.426 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.067      ; 1.525      ;
; -0.426 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.067      ; 1.525      ;
; -0.426 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.067      ; 1.525      ;
; -0.420 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.455      ;
; -0.419 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.457      ;
; -0.384 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.028      ; 1.444      ;
; -0.367 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.392      ;
; -0.357 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.391      ;
; -0.345 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.385      ;
; -0.336 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.371      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.332 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.066      ; 1.430      ;
; -0.310 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 1.374      ;
; -0.310 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.033      ; 1.375      ;
; -0.310 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.033      ; 1.375      ;
; -0.309 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.344      ;
; -0.290 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 1.349      ;
; -0.290 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 1.349      ;
; -0.290 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 1.349      ;
; -0.290 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 1.349      ;
; -0.283 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.308      ;
; -0.282 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 1.291      ;
; -0.270 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.285      ;
; -0.261 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 1.306      ;
; -0.235 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.274      ;
; -0.235 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.275      ;
; -0.235 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.275      ;
; -0.225 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.260      ;
; -0.222 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.067      ; 1.321      ;
; -0.220 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.067      ; 1.319      ;
; -0.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.249      ;
; -0.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.249      ;
; -0.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.249      ;
; -0.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.249      ;
; -0.210 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.267      ;
; -0.210 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.267      ;
; -0.210 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.267      ;
; -0.210 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.267      ;
; -0.210 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.267      ;
; -0.198 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 1.207      ;
; -0.188 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.289      ;
; -0.188 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.289      ;
; -0.186 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.206      ;
; -0.186 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.201      ;
; -0.177 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.278      ;
; -0.177 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.278      ;
; -0.175 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.276      ;
; -0.173 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.274      ;
; -0.172 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.069      ; 1.273      ;
; -0.151 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.190      ;
; -0.151 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.191      ;
; -0.151 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.191      ;
; -0.135 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.167      ;
; -0.131 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.165      ;
; -0.131 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.165      ;
; -0.131 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.165      ;
; -0.131 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.165      ;
; -0.116 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.172      ;
; -0.116 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.172      ;
; -0.116 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.172      ;
; -0.116 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.172      ;
; -0.116 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.172      ;
; -0.116 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.172      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.171 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.013     ; 1.190      ;
; -0.150 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.185      ;
; -0.150 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.185      ;
; -0.105 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.140      ;
; -0.105 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.140      ;
; -0.092 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.114      ;
; -0.089 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.111      ;
; -0.089 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.111      ;
; -0.088 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.110      ;
; -0.075 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.107      ;
; -0.060 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.090      ;
; -0.059 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.089      ;
; -0.056 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.088      ;
; -0.054 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.084      ;
; -0.047 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.069      ;
; -0.044 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.066      ;
; -0.044 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.066      ;
; -0.043 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.065      ;
; -0.015 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.045      ;
; -0.014 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.044      ;
; -0.011 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.043      ;
; -0.009 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.039      ;
; -0.004 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.036      ;
; 0.030  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.002      ;
; 0.037  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.995      ;
; 0.048  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.986      ;
; 0.064  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.968      ;
; 0.065  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.967      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.961      ;
; 0.068  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.960      ;
; 0.070  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.958      ;
; 0.071  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.957      ;
; 0.072  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.958      ;
; 0.101  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.931      ;
; 0.106  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.926      ;
; 0.106  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.926      ;
; 0.108  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.924      ;
; 0.112  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.916      ;
; 0.113  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.915      ;
; 0.115  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.913      ;
; 0.116  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.912      ;
; 0.135  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.897      ;
; 0.142  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.890      ;
; 0.176  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.856      ;
; 0.179  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.855      ;
; 0.193  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.839      ;
; 0.211  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.821      ;
; 0.218  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.814      ;
; 0.238  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.794      ;
; 0.251  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.783      ;
; 0.260  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.772      ;
; 0.273  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.759      ;
; 0.280  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.752      ;
; 0.301  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.731      ;
; 0.325  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.707      ;
; 0.329  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 0.709      ;
; 0.332  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.700      ;
; 0.339  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.693      ;
; 0.348  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.684      ;
; 0.373  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.659      ;
; 0.382  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.647      ;
; 0.419  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.613      ;
; 0.463  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.576      ;
; 0.508  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.528      ;
; 0.509  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.527      ;
; 0.509  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.523      ;
; 0.510  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.522      ;
; 0.564  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 0.471      ;
; 0.577  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.455      ;
; 0.589  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.443      ;
; 0.591  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.441      ;
; 0.592  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.440      ;
; 0.592  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.440      ;
; 0.624  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.408      ;
; 0.635  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.401      ;
; 0.641  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.395      ;
; 0.641  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.395      ;
; 0.641  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.395      ;
; 0.642  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.394      ;
; 0.643  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.393      ;
; 0.643  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.393      ;
; 0.643  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.393      ;
; 0.644  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.392      ;
; 0.646  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.390      ;
; 1.058  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.412      ; 1.386      ;
; 1.060  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.412      ; 1.384      ;
; 1.093  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.412      ; 1.351      ;
; 1.095  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.412      ; 1.349      ;
; 1.184  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.412      ; 1.260      ;
; 1.186  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.412      ; 1.258      ;
; 1.205  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.399      ; 1.226      ;
; 1.205  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.399      ; 1.226      ;
; 1.206  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.399      ; 1.225      ;
; 1.211  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.399      ; 1.220      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                                                 ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.184 ; auto_sample[0]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.848      ;
; 0.209 ; auto_sample[1]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.823      ;
; 0.219 ; auto_sample[0]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.813      ;
; 0.244 ; auto_sample[2]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.788      ;
; 0.244 ; auto_sample[1]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.788      ;
; 0.279 ; auto_sample[2]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.753      ;
; 0.293 ; auto_sample[3]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.739      ;
; 0.313 ; auto_sample[0]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.719      ;
; 0.328 ; auto_sample[3]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.704      ;
; 0.338 ; auto_sample[1]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.694      ;
; 0.348 ; auto_sample[0]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.684      ;
; 0.373 ; auto_sample[2]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.659      ;
; 0.373 ; auto_sample[1]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.659      ;
; 0.374 ; auto_sample[4]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.658      ;
; 0.383 ; auto_sample[0]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.649      ;
; 0.513 ; auto_sample[2]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.519      ;
; 0.513 ; auto_sample[1]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.519      ;
; 0.514 ; auto_sample[4]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.518      ;
; 0.521 ; auto_sample[0]    ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.511      ;
; 0.521 ; auto_sample[3]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.511      ;
; 0.638 ; auto_sample[5]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.394      ;
; 0.785 ; counter_burst[7]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.691      ;
; 0.785 ; counter_burst[7]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.691      ;
; 0.785 ; counter_burst[7]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.691      ;
; 0.785 ; counter_burst[7]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.691      ;
; 0.785 ; counter_burst[7]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.691      ;
; 0.785 ; counter_burst[7]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.691      ;
; 0.801 ; counter_burst[12] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.671      ;
; 0.801 ; counter_burst[12] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.671      ;
; 0.801 ; counter_burst[12] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.671      ;
; 0.801 ; counter_burst[12] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.671      ;
; 0.801 ; counter_burst[12] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.671      ;
; 0.801 ; counter_burst[12] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.671      ;
; 0.802 ; counter_burst[4]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.674      ;
; 0.802 ; counter_burst[4]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.674      ;
; 0.802 ; counter_burst[4]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.674      ;
; 0.802 ; counter_burst[4]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.674      ;
; 0.802 ; counter_burst[4]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.674      ;
; 0.802 ; counter_burst[4]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.674      ;
; 0.818 ; counter_burst[13] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.654      ;
; 0.818 ; counter_burst[13] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.654      ;
; 0.818 ; counter_burst[13] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.654      ;
; 0.818 ; counter_burst[13] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.654      ;
; 0.818 ; counter_burst[13] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.654      ;
; 0.818 ; counter_burst[13] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.654      ;
; 0.828 ; counter_burst[14] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.644      ;
; 0.828 ; counter_burst[14] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.644      ;
; 0.828 ; counter_burst[14] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.644      ;
; 0.828 ; counter_burst[14] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.644      ;
; 0.828 ; counter_burst[14] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.644      ;
; 0.828 ; counter_burst[14] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.644      ;
; 0.849 ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.627      ;
; 0.849 ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.627      ;
; 0.849 ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.627      ;
; 0.849 ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.627      ;
; 0.849 ; counter_burst[2]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.627      ;
; 0.849 ; counter_burst[2]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.627      ;
; 0.857 ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.619      ;
; 0.857 ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.619      ;
; 0.857 ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.619      ;
; 0.857 ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.619      ;
; 0.857 ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.619      ;
; 0.857 ; counter_burst[3]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.619      ;
; 0.864 ; counter_burst[6]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.612      ;
; 0.864 ; counter_burst[6]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.612      ;
; 0.864 ; counter_burst[6]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.612      ;
; 0.864 ; counter_burst[6]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.612      ;
; 0.864 ; counter_burst[6]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.612      ;
; 0.864 ; counter_burst[6]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.612      ;
; 0.899 ; counter_burst[5]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.577      ;
; 0.899 ; counter_burst[5]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.577      ;
; 0.899 ; counter_burst[5]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.577      ;
; 0.899 ; counter_burst[5]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.577      ;
; 0.899 ; counter_burst[5]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.577      ;
; 0.899 ; counter_burst[5]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.577      ;
; 0.908 ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.564      ;
; 0.908 ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.564      ;
; 0.908 ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.564      ;
; 0.908 ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.564      ;
; 0.908 ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.564      ;
; 0.908 ; counter_burst[18] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.564      ;
; 0.909 ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.563      ;
; 0.909 ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.563      ;
; 0.909 ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.563      ;
; 0.909 ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.563      ;
; 0.909 ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.563      ;
; 0.909 ; counter_burst[16] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.563      ;
; 0.922 ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.550      ;
; 0.922 ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.550      ;
; 0.922 ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.550      ;
; 0.922 ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.550      ;
; 0.922 ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.550      ;
; 0.922 ; counter_burst[11] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.550      ;
; 0.924 ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.552      ;
; 0.924 ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.552      ;
; 0.924 ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.552      ;
; 0.924 ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.552      ;
; 0.924 ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.552      ;
; 0.924 ; counter_burst[1]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.444      ; 1.552      ;
; 0.929 ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.440      ; 1.543      ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -1.076 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 0.478      ;
; -0.694 ; on                                               ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 0.860      ;
; -0.694 ; on                                               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 0.860      ;
; -0.694 ; on                                               ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 0.860      ;
; -0.694 ; on                                               ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.400      ; 0.858      ;
; -0.646 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 0.908      ;
; -0.646 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 0.908      ;
; -0.646 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 0.908      ;
; -0.538 ; on                                               ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.401      ; 1.015      ;
; -0.538 ; on                                               ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.401      ; 1.015      ;
; -0.538 ; on                                               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.401      ; 1.015      ;
; -0.490 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.401      ; 1.063      ;
; -0.490 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.401      ; 1.063      ;
; -0.490 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.401      ; 1.063      ;
; -0.364 ; on                                               ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.395      ; 1.183      ;
; -0.364 ; on                                               ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.395      ; 1.183      ;
; -0.364 ; on                                               ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.395      ; 1.183      ;
; -0.316 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.395      ; 1.231      ;
; -0.316 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.395      ; 1.231      ;
; -0.316 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.395      ; 1.231      ;
; -0.292 ; on                                               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.263      ;
; -0.292 ; on                                               ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.263      ;
; -0.292 ; on                                               ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.263      ;
; -0.244 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.311      ;
; -0.244 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.311      ;
; -0.244 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.311      ;
; -0.185 ; on                                               ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.408      ; 1.375      ;
; -0.185 ; on                                               ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.408      ; 1.375      ;
; -0.185 ; on                                               ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.408      ; 1.375      ;
; -0.137 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.408      ; 1.423      ;
; -0.137 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.408      ; 1.423      ;
; -0.137 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.408      ; 1.423      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[0]                 ; FIFO:FIFO_ADC0_instant|rd_reg[0]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.393      ;
; 0.310  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.069     ; 0.393      ;
; 0.311  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.069     ; 0.394      ;
; 0.311  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray~15                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.069     ; 0.394      ;
; 0.313  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray~13                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.069     ; 0.396      ;
; 0.324  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34] ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.476      ;
; 0.335  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|dffw2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.487      ;
; 0.340  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a27~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.012     ; 0.466      ;
; 0.355  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[0]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.507      ;
; 0.359  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.370  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.524      ;
; 0.394  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.070     ; 0.476      ;
; 0.400  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray~12                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.068     ; 0.484      ;
; 0.401  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.069     ; 0.484      ;
; 0.402  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32] ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.553      ;
; 0.412  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35] ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.563      ;
; 0.419  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.571      ;
; 0.439  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~porta_address_reg8   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.622      ;
; 0.454  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.008     ; 0.584      ;
; 0.454  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.005     ; 0.587      ;
; 0.456  ; FIFO:FIFO_ADC0_instant|regarray~4                ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.607      ;
; 0.456  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a43~porta_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.637      ;
; 0.458  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a4~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.022     ; 0.574      ;
; 0.464  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a8~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.023     ; 0.579      ;
; 0.475  ; FIFO:FIFO_ADC0_instant|regarray~5                ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.626      ;
; 0.475  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a42~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.014     ; 0.599      ;
; 0.477  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.628      ;
; 0.477  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.023     ; 0.592      ;
; 0.480  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[25]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.003      ; 0.635      ;
; 0.480  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.631      ;
; 0.480  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.631      ;
; 0.481  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.023     ; 0.596      ;
; 0.488  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.007     ; 0.619      ;
; 0.493  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.645      ;
; 0.497  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.076     ; 0.575      ;
; 0.504  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|full_reg                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.656      ;
; 0.504  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.007     ; 0.649      ;
; 0.504  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|regarray~4                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.074     ; 0.582      ;
; 0.506  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.074     ; 0.584      ;
; 0.506  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.023     ; 0.621      ;
; 0.510  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a11~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.063      ; 0.711      ;
; 0.511  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a27~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.061      ; 0.711      ;
; 0.512  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.029     ; 0.621      ;
; 0.518  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39] ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.011      ; 0.681      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.960 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.601      ;
; -0.840 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.721      ;
; -0.837 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.724      ;
; -0.836 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.725      ;
; -0.831 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.730      ;
; -0.827 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.734      ;
; -0.826 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.735      ;
; -0.826 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.735      ;
; -0.762 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.799      ;
; -0.762 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.799      ;
; -0.761 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.800      ;
; -0.713 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.848      ;
; -0.639 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.922      ;
; -0.637 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.924      ;
; -0.636 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.925      ;
; -0.636 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.925      ;
; -0.596 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.961      ;
; -0.595 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.962      ;
; -0.593 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.964      ;
; -0.591 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.966      ;
; -0.548 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.013      ;
; -0.546 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.015      ;
; -0.545 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.016      ;
; -0.545 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.016      ;
; -0.513 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.048      ;
; -0.511 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.050      ;
; -0.510 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.051      ;
; -0.510 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.051      ;
; -0.505 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.052      ;
; -0.504 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.053      ;
; -0.502 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.055      ;
; -0.500 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.057      ;
; -0.470 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.087      ;
; -0.469 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.088      ;
; -0.467 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.090      ;
; -0.466 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.093      ;
; -0.465 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.094      ;
; -0.465 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.092      ;
; -0.461 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.098      ;
; -0.457 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.094      ;
; -0.452 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.099      ;
; -0.451 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.100      ;
; -0.451 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.100      ;
; -0.400 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.164      ;
; -0.375 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.184      ;
; -0.374 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.185      ;
; -0.370 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.189      ;
; -0.366 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.185      ;
; -0.361 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.190      ;
; -0.360 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.191      ;
; -0.360 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.191      ;
; -0.346 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.218      ;
; -0.340 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.219      ;
; -0.339 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.220      ;
; -0.338 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.226      ;
; -0.335 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.224      ;
; -0.331 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.220      ;
; -0.326 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.225      ;
; -0.325 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.226      ;
; -0.325 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.226      ;
; -0.306 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.258      ;
; -0.304 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.260      ;
; -0.215 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.349      ;
; -0.213 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.351      ;
; -0.180 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.384      ;
; -0.178 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.412      ; 1.386      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.234  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.390      ;
; 0.236  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.392      ;
; 0.237  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.393      ;
; 0.237  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.393      ;
; 0.237  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.393      ;
; 0.238  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.394      ;
; 0.239  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.395      ;
; 0.239  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.395      ;
; 0.239  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.395      ;
; 0.245  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.401      ;
; 0.256  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.408      ;
; 0.288  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.440      ;
; 0.288  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.440      ;
; 0.289  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.441      ;
; 0.291  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.443      ;
; 0.303  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.455      ;
; 0.316  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.003      ; 0.471      ;
; 0.370  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.527      ;
; 0.371  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.528      ;
; 0.384  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.536      ;
; 0.417  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.576      ;
; 0.461  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.613      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.647      ;
; 0.507  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.659      ;
; 0.532  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.684      ;
; 0.541  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.693      ;
; 0.548  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.700      ;
; 0.551  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.709      ;
; 0.600  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.752      ;
; 0.607  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.759      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.957 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.662      ;
; -0.880 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.739      ;
; -0.617 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.002      ;
; -0.615 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.004      ;
; -0.615 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.004      ;
; -0.613 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.006      ;
; -0.557 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.061      ;
; -0.557 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.061      ;
; -0.553 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.065      ;
; -0.553 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.065      ;
; -0.547 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.071      ;
; -0.547 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.071      ;
; -0.545 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.073      ;
; -0.540 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.078      ;
; -0.540 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.078      ;
; -0.540 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.079      ;
; -0.538 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.080      ;
; -0.538 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.080      ;
; -0.538 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.081      ;
; -0.538 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.081      ;
; -0.536 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.082      ;
; -0.536 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.082      ;
; -0.536 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.082      ;
; -0.536 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.083      ;
; -0.535 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.084      ;
; -0.533 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.086      ;
; -0.480 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.138      ;
; -0.480 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.138      ;
; -0.476 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.142      ;
; -0.476 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.142      ;
; -0.470 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.148      ;
; -0.470 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.148      ;
; -0.468 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.150      ;
; -0.463 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.155      ;
; -0.463 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.155      ;
; -0.461 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.157      ;
; -0.461 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.157      ;
; -0.459 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.159      ;
; -0.459 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.159      ;
; -0.459 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.159      ;
; -0.458 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.161      ;
; -0.456 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.163      ;
; -0.418 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.203      ;
; -0.417 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.204      ;
; -0.415 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.206      ;
; -0.413 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.208      ;
; -0.413 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.208      ;
; -0.402 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.219      ;
; -0.402 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.219      ;
; -0.370 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.249      ;
; -0.368 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.251      ;
; -0.341 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.280      ;
; -0.340 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.281      ;
; -0.338 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.283      ;
; -0.336 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.285      ;
; -0.336 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.285      ;
; -0.325 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.296      ;
; -0.325 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.296      ;
; -0.293 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.326      ;
; -0.291 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.328      ;
; -0.258 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.360      ;
; -0.224 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.395      ;
; -0.181 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.437      ;
; -0.147 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.472      ;
; -0.113 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.455      ; 1.494      ;
; -0.084 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.537      ;
; -0.084 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.537      ;
; -0.084 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.537      ;
; -0.084 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.537      ;
; -0.064 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.474      ; 1.562      ;
; -0.064 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.563      ;
; -0.064 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.563      ;
; -0.036 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.455      ; 1.571      ;
; -0.029 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.573      ;
; -0.017 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.444      ; 1.579      ;
; -0.007 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.614      ;
; -0.007 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.614      ;
; -0.007 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.614      ;
; -0.007 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.614      ;
; 0.010  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.632      ;
; 0.013  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.474      ; 1.639      ;
; 0.013  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.640      ;
; 0.013  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.640      ;
; 0.048  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.650      ;
; 0.060  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.444      ; 1.656      ;
; 0.068  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.680      ;
; 0.087  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.709      ;
; 0.121  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.743      ;
; 0.145  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.757      ;
; 0.198  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.820      ;
; 0.204  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.473      ; 1.829      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.281  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.473      ; 1.906      ;
; 0.297  ; auto_sample[5]                              ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.474      ;
; 0.317  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.471      ;
; 0.334  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.486      ;
; 0.342  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.494      ;
; 0.348  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.502      ;
; 0.348  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.502      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                                                   ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.579 ; rst               ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.015      ;
; -0.579 ; rst               ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.015      ;
; -0.579 ; rst               ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.015      ;
; -0.579 ; rst               ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.015      ;
; -0.579 ; rst               ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.015      ;
; -0.579 ; rst               ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.015      ;
; -0.295 ; counter_burst[10] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.301      ;
; -0.295 ; counter_burst[10] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.301      ;
; -0.295 ; counter_burst[10] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.301      ;
; -0.295 ; counter_burst[10] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.301      ;
; -0.295 ; counter_burst[10] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.301      ;
; -0.295 ; counter_burst[10] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.301      ;
; -0.265 ; on                ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.329      ;
; -0.265 ; on                ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.329      ;
; -0.265 ; on                ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.329      ;
; -0.265 ; on                ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.329      ;
; -0.265 ; on                ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.329      ;
; -0.265 ; on                ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.442      ; 1.329      ;
; -0.224 ; counter_burst[19] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.368      ;
; -0.224 ; counter_burst[19] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.368      ;
; -0.224 ; counter_burst[19] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.368      ;
; -0.224 ; counter_burst[19] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.368      ;
; -0.224 ; counter_burst[19] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.368      ;
; -0.224 ; counter_burst[19] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.368      ;
; -0.134 ; counter_burst[8]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.462      ;
; -0.134 ; counter_burst[8]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.462      ;
; -0.134 ; counter_burst[8]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.462      ;
; -0.134 ; counter_burst[8]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.462      ;
; -0.134 ; counter_burst[8]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.462      ;
; -0.134 ; counter_burst[8]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.462      ;
; -0.126 ; counter_burst[15] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.466      ;
; -0.126 ; counter_burst[15] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.466      ;
; -0.126 ; counter_burst[15] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.466      ;
; -0.126 ; counter_burst[15] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.466      ;
; -0.126 ; counter_burst[15] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.466      ;
; -0.126 ; counter_burst[15] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.466      ;
; -0.082 ; counter_burst[9]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.514      ;
; -0.082 ; counter_burst[9]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.514      ;
; -0.082 ; counter_burst[9]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.514      ;
; -0.082 ; counter_burst[9]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.514      ;
; -0.082 ; counter_burst[9]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.514      ;
; -0.082 ; counter_burst[9]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.514      ;
; -0.081 ; counter_burst[0]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.515      ;
; -0.081 ; counter_burst[0]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.515      ;
; -0.081 ; counter_burst[0]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.515      ;
; -0.081 ; counter_burst[0]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.515      ;
; -0.081 ; counter_burst[0]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.515      ;
; -0.081 ; counter_burst[0]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.515      ;
; -0.049 ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.543      ;
; -0.049 ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.543      ;
; -0.049 ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.543      ;
; -0.049 ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.543      ;
; -0.049 ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.543      ;
; -0.049 ; counter_burst[17] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.543      ;
; -0.044 ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.552      ;
; -0.044 ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.552      ;
; -0.044 ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.552      ;
; -0.044 ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.552      ;
; -0.044 ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.552      ;
; -0.044 ; counter_burst[1]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.552      ;
; -0.042 ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.550      ;
; -0.042 ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.550      ;
; -0.042 ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.550      ;
; -0.042 ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.550      ;
; -0.042 ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.550      ;
; -0.042 ; counter_burst[11] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.550      ;
; -0.029 ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.563      ;
; -0.029 ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.563      ;
; -0.029 ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.563      ;
; -0.029 ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.563      ;
; -0.029 ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.563      ;
; -0.029 ; counter_burst[16] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.563      ;
; -0.028 ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.564      ;
; -0.028 ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.564      ;
; -0.028 ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.564      ;
; -0.028 ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.564      ;
; -0.028 ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.564      ;
; -0.028 ; counter_burst[18] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.440      ; 1.564      ;
; -0.019 ; counter_burst[5]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.577      ;
; -0.019 ; counter_burst[5]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.577      ;
; -0.019 ; counter_burst[5]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.577      ;
; -0.019 ; counter_burst[5]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.577      ;
; -0.019 ; counter_burst[5]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.577      ;
; -0.019 ; counter_burst[5]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.577      ;
; 0.016  ; counter_burst[6]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.612      ;
; 0.016  ; counter_burst[6]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.612      ;
; 0.016  ; counter_burst[6]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.612      ;
; 0.016  ; counter_burst[6]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.612      ;
; 0.016  ; counter_burst[6]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.612      ;
; 0.016  ; counter_burst[6]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.612      ;
; 0.023  ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.619      ;
; 0.023  ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.619      ;
; 0.023  ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.619      ;
; 0.023  ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.619      ;
; 0.023  ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.619      ;
; 0.023  ; counter_burst[3]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.619      ;
; 0.031  ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.627      ;
; 0.031  ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.627      ;
; 0.031  ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.627      ;
; 0.031  ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.444      ; 1.627      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.030 ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.010  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.367      ;
; 0.215  ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240  ; counter_burst[19]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.354  ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; usonic[5]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; counter_burst[11]                      ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; temp_mbed_1                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.365  ; counter_burst[17]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; counter_burst[18]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; counter_burst[12]                      ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; counter_burst[14]                      ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.376  ; counter_burst[16]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; counter_burst[13]                      ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; counter_burst[15]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.449  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.457  ; rst                                    ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.609      ;
; 0.470  ; temp_mbed_2                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.622      ;
; 0.470  ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.470  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.493  ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; counter_burst[11]                      ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.505  ; counter_burst[12]                      ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; counter_burst[14]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; counter_burst[18]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.507  ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; usonic[4]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.064      ; 0.367      ;
; 0.516  ; counter_burst[16]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; counter_burst[13]                      ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; counter_burst[15]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.528  ; usonic[0]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529  ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530  ; counter_burst[11]                      ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.540  ; counter_burst[12]                      ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.540  ; counter_burst[14]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.542  ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544  ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.547  ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.552  ; counter_burst[13]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; counter_burst[15]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.558  ; counter_burst[17]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.564  ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.565  ; counter_burst[11]                      ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.575  ; counter_burst[12]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.727      ;
; 0.575  ; counter_burst[14]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.727      ;
; 0.579  ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582  ; usonic[3]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.587  ; counter_burst[13]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.593  ; counter_burst[17]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.599  ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.600  ; counter_burst[11]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.601  ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.610  ; counter_burst[16]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.610  ; counter_burst[12]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.614  ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.617  ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.622  ; counter_burst[13]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.622  ; usonic[0]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.635  ; counter_burst[11]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.636  ; usonic[2]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636  ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.645  ; counter_burst[16]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; counter_burst[12]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.647  ; counter_burst[15]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.649  ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.652  ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.655  ; counter_burst[9]                       ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.811      ;
; 0.657  ; usonic[0]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.669  ; counter_burst[14]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.670  ; counter_burst[11]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.671  ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.671  ; usonic[1]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.682  ; counter_burst[15]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.687  ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.690  ; counter_burst[9]                       ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.846      ;
; 0.692  ; usonic[0]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.701  ; counter_burst[8]                       ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.857      ;
; 0.704  ; counter_burst[14]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.856      ;
; 0.706  ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.858      ;
; 0.706  ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.858      ;
; 0.716  ; counter_burst[13]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.868      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.093 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.342      ;
; 1.130 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.400      ; 1.302      ;
; 1.130 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.400      ; 1.302      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.141 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 1.294      ;
; 1.178 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.400      ; 1.254      ;
; 1.178 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.400      ; 1.254      ;
; 1.216 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.406      ; 1.222      ;
; 1.216 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.406      ; 1.222      ;
; 1.216 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.406      ; 1.222      ;
; 1.216 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.406      ; 1.222      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.220 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.216      ;
; 1.264 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.406      ; 1.174      ;
; 1.264 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.406      ; 1.174      ;
; 1.264 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.406      ; 1.174      ;
; 1.264 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.406      ; 1.174      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.268 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.404      ; 1.168      ;
; 1.368 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.402      ; 1.066      ;
; 1.416 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.402      ; 1.018      ;
; 1.460 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 0.975      ;
; 1.508 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.403      ; 0.927      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.628 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 0.927      ;
; -0.580 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 0.975      ;
; -0.536 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 1.018      ;
; -0.488 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.402      ; 1.066      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.388 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.168      ;
; -0.384 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.406      ; 1.174      ;
; -0.384 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.406      ; 1.174      ;
; -0.384 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.406      ; 1.174      ;
; -0.384 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.406      ; 1.174      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.340 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.404      ; 1.216      ;
; -0.336 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.406      ; 1.222      ;
; -0.336 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.406      ; 1.222      ;
; -0.336 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.406      ; 1.222      ;
; -0.336 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.406      ; 1.222      ;
; -0.298 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.400      ; 1.254      ;
; -0.298 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.400      ; 1.254      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.261 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.294      ;
; -0.250 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.400      ; 1.302      ;
; -0.250 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.400      ; 1.302      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
; -0.213 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.403      ; 1.342      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 3.926 ; 3.926 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 3.926 ; 3.926 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 4.097 ; 4.097 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 4.097 ; 4.097 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 4.218 ; 4.218 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 4.218 ; 4.218 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.635 ; 2.635 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.635 ; 2.635 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.660 ; 2.660 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.637 ; 2.637 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.660 ; 2.660 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.806 ; -3.806 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.806 ; -3.806 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -3.977 ; -3.977 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -3.977 ; -3.977 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -4.098 ; -4.098 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.098 ; -4.098 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.515 ; -2.515 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.515 ; -2.515 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.517 ; -2.517 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.517 ; -2.517 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.540 ; -2.540 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 4.143 ; 4.143 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 4.143 ; 4.143 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 4.003 ; 4.003 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.814 ; 3.814 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 4.003 ; 4.003 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 3.974 ; 3.974 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 3.974 ; 3.974 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.536 ; 5.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.536 ; 5.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.905 ; 5.905 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.905 ; 5.905 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.593 ; 5.593 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.283 ; 5.283 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.474 ; 5.474 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.497 ; 5.497 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.354 ; 5.354 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.257 ; 5.257 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.403 ; 5.403 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.403 ; 5.403 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.065 ; 5.065 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.946 ; 4.946 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.063 ; 5.063 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.033 ; 5.033 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.146 ; 5.146 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.041 ; 5.041 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.342 ; 6.342 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.225 ; 6.225 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.238 ; 6.238 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.226 ; 6.226 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.342 ; 6.342 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.171 ; 5.171 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.186 ; 5.186 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.315 ; 5.315 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.196 ; 6.196 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.037 ; 6.037 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.054 ; 6.054 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.060 ; 6.060 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.023 ; 6.023 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 6.196 ; 6.196 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 6.037 ; 6.037 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 6.037 ; 6.037 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.367 ; 5.367 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.367 ; 5.367 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.547 ; 5.547 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.224 ; 5.224 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.547 ; 5.547 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.968 ; 4.968 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.968 ; 4.968 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.101 ; 5.101 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.101 ; 5.101 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.835 ; 4.835 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.835 ; 4.835 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.320 ; 5.320 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.320 ; 5.320 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 5.151 ; 5.151 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 5.151 ; 5.151 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 4.066 ; 4.066 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 4.066 ; 4.066 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 2.872 ; 2.872 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.688 ; 3.688 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 2.872 ; 2.872 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 3.897 ; 3.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 3.897 ; 3.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.536 ; 5.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.536 ; 5.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.079 ; 5.079 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.732 ; 5.732 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.440 ; 5.440 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.109 ; 5.109 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.301 ; 5.301 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.324 ; 5.324 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.176 ; 5.176 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.079 ; 5.079 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.463 ; 4.463 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 4.926 ; 4.926 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.584 ; 4.584 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.463 ; 4.463 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.593 ; 4.593 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.556 ; 4.556 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.666 ; 4.666 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.045 ; 5.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.102 ; 6.102 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.115 ; 6.115 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.087 ; 6.087 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.220 ; 6.220 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.045 ; 5.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.063 ; 5.063 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.192 ; 5.192 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.448 ; 5.448 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.456 ; 5.456 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.488 ; 5.488 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.484 ; 5.484 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.448 ; 5.448 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.623 ; 5.623 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.466 ; 5.466 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.453 ; 5.453 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.367 ; 5.367 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.367 ; 5.367 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.224 ; 5.224 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.224 ; 5.224 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.547 ; 5.547 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ; 4.968 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.968 ; 4.968 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.007 ; 5.007 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.007 ; 5.007 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ; 4.835 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.835 ; 4.835 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.320 ; 5.320 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.320 ; 5.320 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 5.151 ; 5.151 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 5.151 ; 5.151 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.835 ;       ;       ; 6.835 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.672 ; 6.672 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.783 ;       ;       ; 6.783 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.248 ;       ;       ; 6.248 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.833 ;       ;       ; 6.833 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.407 ;       ;       ; 5.407 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.835 ;       ;       ; 6.835 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.672 ; 6.672 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.783 ;       ;       ; 6.783 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.248 ;       ;       ; 6.248 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.833 ;       ;       ; 6.833 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.407 ;       ;       ; 5.407 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -4.907    ; -1.478  ; 0.593    ; -0.744  ; -1.627              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -2.837    ; -0.067  ; N/A      ; N/A     ; 11.500              ;
;  FIFO:FIFO_ADC0_instant|clock            ; -4.907    ; -1.478  ; 0.593    ; -0.744  ; -1.627              ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -2.743    ; -1.208  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.434    ; -1.219  ; N/A      ; N/A     ; -0.500              ;
;  counter                                 ; -0.784    ; -0.579  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -4530.059 ; -40.384 ; 0.0      ; -10.442 ; -5442.48            ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -5.106    ; -0.173  ; N/A      ; N/A     ; 0.000               ;
;  FIFO:FIFO_ADC0_instant|clock            ; -4410.734 ; -7.295  ; 0.000    ; -10.442 ; -5368.480           ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -86.033   ; -16.895 ; N/A      ; N/A     ; -46.000             ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -24.852   ; -12.609 ; N/A      ; N/A     ; -22.000             ;
;  counter                                 ; -3.334    ; -3.474  ; N/A      ; N/A     ; -6.000              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.850 ; 6.850 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.850 ; 6.850 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 7.288 ; 7.288 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 7.288 ; 7.288 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.357 ; 7.357 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.357 ; 7.357 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.721 ; 4.721 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.721 ; 4.721 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.856 ; 4.856 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.817 ; 4.817 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.856 ; 4.856 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.806 ; -3.806 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.806 ; -3.806 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -3.977 ; -3.977 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -3.977 ; -3.977 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -4.098 ; -4.098 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.098 ; -4.098 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.515 ; -2.515 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.515 ; -2.515 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.517 ; -2.517 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.517 ; -2.517 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.540 ; -2.540 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 8.369  ; 8.369  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 8.369  ; 8.369  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 8.242  ; 8.242  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.489  ; 7.489  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 8.242  ; 8.242  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 7.936  ; 7.936  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 7.936  ; 7.936  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.564 ; 10.564 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.564 ; 10.564 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.170 ; 11.170 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.170 ; 11.170 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.518 ; 10.518 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.825  ; 9.825  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.269 ; 10.269 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.253 ; 10.253 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.013 ; 10.013 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.797  ; 9.797  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.163 ; 10.163 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.163 ; 10.163 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.445  ; 9.445  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.179  ; 9.179  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.432  ; 9.432  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.405  ; 9.405  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.626  ; 9.626  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.414  ; 9.414  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.225 ; 12.225 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.944 ; 11.944 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.941 ; 11.941 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.952 ; 11.952 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 12.225 ; 12.225 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.615  ; 9.615  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.607  ; 9.607  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.899  ; 9.899  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.651 ; 11.651 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.321 ; 11.321 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.340 ; 11.340 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.353 ; 11.353 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.307 ; 11.307 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 11.651 ; 11.651 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 11.325 ; 11.325 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.321 ; 11.321 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.131 ; 10.131 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.131 ; 10.131 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.608  ; 9.608  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.268  ; 9.268  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.268  ; 9.268  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.751  ; 9.751  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.751  ; 9.751  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.943  ; 8.943  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.943  ; 8.943  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.347  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.039 ; 10.039 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.039 ; 10.039 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 9.606  ; 9.606  ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 9.606  ; 9.606  ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 4.066 ; 4.066 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 4.066 ; 4.066 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 2.872 ; 2.872 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.688 ; 3.688 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 2.872 ; 2.872 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 3.897 ; 3.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 3.897 ; 3.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.536 ; 5.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.536 ; 5.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.079 ; 5.079 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.732 ; 5.732 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.440 ; 5.440 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.109 ; 5.109 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.301 ; 5.301 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.324 ; 5.324 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.176 ; 5.176 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.079 ; 5.079 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.463 ; 4.463 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 4.926 ; 4.926 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.584 ; 4.584 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.463 ; 4.463 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.593 ; 4.593 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.556 ; 4.556 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.666 ; 4.666 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.045 ; 5.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.102 ; 6.102 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.115 ; 6.115 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.087 ; 6.087 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.220 ; 6.220 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.045 ; 5.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.063 ; 5.063 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.192 ; 5.192 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.448 ; 5.448 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.456 ; 5.456 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.488 ; 5.488 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.484 ; 5.484 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.448 ; 5.448 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.623 ; 5.623 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.466 ; 5.466 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.453 ; 5.453 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.367 ; 5.367 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.367 ; 5.367 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.224 ; 5.224 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.224 ; 5.224 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.547 ; 5.547 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ; 4.968 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.968 ; 4.968 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.007 ; 5.007 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.007 ; 5.007 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ; 4.835 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.835 ; 4.835 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.320 ; 5.320 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.320 ; 5.320 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 5.151 ; 5.151 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 5.151 ; 5.151 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.315 ;        ;        ; 12.315 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.042 ; 12.042 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.219 ;        ;        ; 12.219 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.330 ;        ;        ; 12.330 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.661  ; 9.661  ; 9.661  ; 9.661  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.647  ;        ;        ; 9.647  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.835 ;       ;       ; 6.835 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.672 ; 6.672 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.783 ;       ;       ; 6.783 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.248 ;       ;       ; 6.248 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.833 ;       ;       ; 6.833 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.407 ;       ;       ; 5.407 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 732      ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 132      ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 21       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 62       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12276    ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock            ; 92       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 130      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 149      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 732      ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 132      ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 21       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 62       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12276    ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock            ; 92       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 130      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 149      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 62       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 62       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 173   ; 173  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 19 12:35:41 2015
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter counter
    Info (332105): create_clock -period 1.000 -name FIFO:FIFO_ADC0_instant|clock FIFO:FIFO_ADC0_instant|clock
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:mbed_instant|SPI_CLK SPI_MASTER_DEVICE:mbed_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.907
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.907     -4410.734 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -2.837        -5.106 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.743       -86.033 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -1.434       -24.852 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.784        -3.334 counter 
Info (332146): Worst-case hold slack is -1.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.478        -5.711 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -1.219        -9.252 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -1.208        -7.833 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.489        -2.934 counter 
    Info (332119):    -0.067        -0.173 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 0.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.593         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.744        -4.192 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -22.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.301
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.301     -1258.313 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -1.147        -2.047 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.794       -16.778 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.171        -1.213 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):     0.184         0.000 counter 
Info (332146): Worst-case hold slack is -1.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.076        -7.295 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.960       -12.609 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.957       -16.895 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.579        -3.474 counter 
    Info (332119):    -0.051        -0.111 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.093         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.628
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.628       -10.442 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -22.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Tue May 19 12:35:44 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


