strict digraph "" {
	node [label="\N"];
	"82:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8dacb0ac10>",
		fillcolor=turquoise,
		label="82:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"83:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8dacaf5cd0>",
		fillcolor=springgreen,
		label="83:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"82:BL" -> "83:IF"	 [cond="[]",
		lineno=None];
	"Leaf_82:AL"	 [def_var="['valid_out']",
		label="Leaf_82:AL"];
	"84:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacaeb910>",
		fillcolor=firebrick,
		label="84:NS
valid_out <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacaeb910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"84:NS" -> "Leaf_82:AL"	 [cond="[]",
		lineno=None];
	"83:IF" -> "84:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=83];
	"86:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacaeb510>",
		fillcolor=firebrick,
		label="86:NS
valid_out <= ce;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacaeb510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"83:IF" -> "86:NS"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=83];
	"86:NS" -> "Leaf_82:AL"	 [cond="[]",
		lineno=None];
	"82:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8dacaebb10>",
		clk_sens=True,
		fillcolor=gold,
		label="82:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rstn', 'ce']"];
	"82:AL" -> "82:BL"	 [cond="[]",
		lineno=None];
}
