
if_pas_s4t68360.h,7989
#define VISIBLE_SERIAL_BANDWIDTH 163,5973
#define SERIAL_DELAY 164,6011
#define SERIAL_MAXDGRAM	165,6068
#define S4T_MIN_PACKET	167,6103
#define S4T_MAGIC_PAK_PTR	169,6158
#define S4T_LINK_UP	171,6203
#define S4T_LINK_DOWN	172,6226
#define S4T_PA_NONE 178,6288
#define S4T_PA_V35_DTE 179,6337
#define S4T_PA_V35_DCE 180,6386
#define S4T_PA_RS232_DTE 181,6435
#define S4T_PA_RS232_DCE 182,6484
#define S4T_PA_RS530_DTE 183,6533
#define S4T_PA_RS530_DCE 184,6582
#define S4T_PA_RS449_DTE 185,6631
#define S4T_PA_RS449_DCE 186,6680
#define S4T_PA_X21_DTE 187,6729
#define S4T_PA_X21_DCE 188,6778
#define S4T_PA_NO_CABLE 189,6827
enum s4t68360_bps s4t68360_bps194,6904
    BPS_NONE 195,6924
    BPS_1200,196,6942
    BPS_2400,197,6956
    BPS_4800,198,6970
    BPS_9600,199,6984
    BPS_19200,200,6998
    BPS_38400,201,7013
    BPS_56K,202,7028
    BPS_64K,203,7041
    BPS_72K,204,7054
    BPS_125K,205,7067
    BPS_148K,206,7081
    BPS_250K,207,7095
    BPS_500K,208,7109
    BPS_800K,209,7123
    BPS_1000K,210,7137
    BPS_1300K,211,7152
    BPS_2M,212,7167
    BPS_4M,213,7179
    BPS_8M,214,7191
    S4T_CLOCKS 216,7204
typedef struct s4t_clocktype s4t_clocktype222,7304
} s4t_clocktype_t;s4t_clocktype_t225,7374
#define S4T_PCI_DEVICE_NO 235,7605
#define S4T_AMCC_S5933_VENDOR_DEVICE_ID 238,7738
#define S5933_LATENCY_TIMER_VALUE 246,8011
#define S5933_OUT_MBX_STATUS_MASK 249,8091
#define S5933_IN_MBX_STATUS_MASK 250,8163
#define S5933_OUT_INT_STATUS_MASK 251,8210
#define S5933_IN_INT_STATUS_MASK 252,8278
#define S5933_IN_MBX1_CMD_MASK 254,8326
#define S5933_MBX_EMPTY_RETRIES 256,8395
#define S5933_MBX_EMPTY_RETRIES_DWNLD 258,8460
#define S5933_REVERSE_MBX_WRITE 262,8613
#define S5933_NORMAL_MBX_WRITE 263,8647
#define S5933_CON_DWNLD_MBX_WRITE 264,8680
#define	S5933_INT_CTRL_IMBOX_ENABLE	269,8762
#define	S5933_INT_CTRL_IMBOX_4	270,8810
#define S5933_INT_CTRL_IMBOX_INTR	271,8854
#define S5933_BUS_MSTR_RD_XFER_ENABLE 273,8901
#define S5933_BUS_MSTR_WR_XFER_ENABLE 274,8963
typedef struct s5933_ops_regs s5933_ops_regs276,9026
    } s4t_regs_t;s4t_regs_t293,9580
typedef struct s4t_dscrptr_t_ s4t_dscrptr_t_300,9638
} s4t_dscrptr_t;s4t_dscrptr_t304,9862
typedef struct s4t_tx_shadow_t_ s4t_tx_shadow_t_306,9880
} s4t_tx_shadow_t;s4t_tx_shadow_t309,10003
#define S4T_RXD_NB	313,10068
#define S4T_RXD_LG	314,10128
#define S4T_RXD_NO	315,10191
#define S4T_RXD_AB	316,10255
#define S4T_RXD_CR	318,10312
#define S4T_RXD_OV	319,10363
#define S4T_RXD_CD	320,10421
#define	S4T_RXD_OWN	321,10482
#define S4T_RXD_ERR	323,10542
#define S4T_UNUSED5 324,10601
#define S4T_RXD_OFLO	325,10645
#define S4T_UNUSED3	326,10713
#define S4T_RXD_BUFF	328,10754
#define S4T_RXD_EOP	329,10812
#define S4T_RXD_STP	330,10875
#define S4T_RXD_FATAL_ERRS 333,10964
#define S4T_OWNED_BY_MB 337,11170
#define S4T_TXD_CT	341,11292
#define S4T_TXD_UN	342,11342
#define	S4T_TXD_OWN	343,11392
#define S4T_TXD_ERR	344,11451
#define S4T_TXD_UFLO	346,11513
#define S4T_TXD_RTRY	347,11559
#define S4T_TXD_DEF	348,11616
#define S4T_TXD_BUFF	349,11664
#define S4T_TXD_STP	351,11743
#define S4T_TXD_EOP	352,11810
#define S4T_TXD_FATAL_ERRS 354,11875
#define S4T_TXD_ALL_ERRS 356,12002
#define	S4T_INT_CAUSE_RX	362,12177
#define	S4T_INT_CAUSE_TX	363,12232
#define	S4T_INT_CAUSE_STAT	364,12288
#define S4T_NRZ 370,12393
#define S4T_NRZI 371,12411
#define S4T_TXC_NORMAL 372,12430
#define S4T_TXC_INVERT 373,12455
#define S4T_DCE_TXCE 374,12480
#define S4T_DCE_NO_TXCE 375,12503
#define S4T_RX_SYNC_NORMAL 376,12529
#define S4T_RX_SYNC_DISABLE 377,12558
#define S4T_FULL_DUPLEX 378,12588
#define S4T_HDLC_MODE 379,12614
#define S4T_BISYNC_MODE 380,12638
typedef struct s4t_init_block_t_ s4t_init_block_t_385,12792
} s4t_init_block_t;s4t_init_block_t405,13675
	} s4t_stats;s4t_stats471,16236
#define S4T_CMD_DOWNLOAD_READY 475,16290
#define S4T_CMD_DOWNLOAD 476,16351
#define S4T_CMD_DOWNLOAD_DONE 477,16378
#define S4T_CMD_DOWNLOAD_EXEC 478,16411
#define S4T_CMD_DOWNLOAD_REPORT 480,16444
#define S4T_CMD_INIT_PORT 481,16479
#define S4T_CMD_CONTROL_PORT 482,16508
#define S4T_CMD_REPORT_STATUS 483,16540
#define S4T_CMD_RESET_PORT 484,16573
#define S4T_CMD_REPORT_ERROR 485,16603
#define S4T_CMD_CHG_INIT_PARAM 486,16635
#define S4T_CMD_REPORT_VERSION 487,16669
#define S4T_CMD_ENABLE_PORT 488,16703
#define S4T_CMD_MASK_PORT_STATUS 489,16737
#define S4T_CMD_QUERY_STATUS 490,16776
#define S4T_CMD_QUERY_RING_PTRS 491,16808
#define S4T_CMD_START_TRANSMIT 492,16875
#define	S4T_CMD_UPDATE_STATS	493,16911
#define	S4T_CMD_CLEAR_STATS	494,16969
#define	S4T_CMD_GET_TRACE	495,17025
#define	S4T_CMD_RESET	496,17077
#define	S4T_CMD_LOCKUP	497,17130
#define S4T_CMD_MSGQ 498,17189
#define S4T_CMD_PEEK_68360 501,17285
#define S4T_CMD_PEEK_PCI 502,17359
#define S4T_CMD_POKE_68360 503,17422
#define S4T_CMD_POKE_PCI 504,17496
   } DOWNLOAD_READY;DOWNLOAD_READY510,17643
   } DOWNLOAD;DOWNLOAD515,17739
   } DOWNLOAD_REPORT;DOWNLOAD_REPORT519,17798
   } DOWNLOAD_DONE;DOWNLOAD_DONE523,17865
   } DOWNLOAD_EXEC;DOWNLOAD_EXEC527,17936
   } INIT_PORT;INIT_PORT533,18181
   } CHG_INIT_PARAM;CHG_INIT_PARAM540,18483
#define TX_BIT_RATE_OFFSET	542,18505
#define IDLE_CODE_OFFSET	543,18535
#define CODING_FORMAT_OFFSET 544,18563
#define CRC_TYPE_OFFSET	545,18596
#define TXC_INVERSION_OFFSET	546,18624
#define DCE_NO_TXCE_OFFSET	547,18656
#define RX_SYNC_OFFSET 548,18686
#define FULL_HALF_DPLX_OFFSET 549,18721
#define TX_DELAY_OFFSET 550,18756
#define MTU_OFFSET 551,18784
#define MODE_OFFSET 552,18819
   } CONTROL_PORT;CONTROL_PORT558,18933
#define S4T_CONTROL_RTS_CTS 561,18992
#define S4T_CONTROL_DTR_DSR 562,19071
#define S4T_CONTROL_LOOP 563,19150
#define S4T_CONTROL_NOLOOP 564,19212
#define S4T_DISABLE_MODEM_CTL 565,19279
   } RESET_PORT;RESET_PORT574,19506
#define S4T_RESET_PORT 576,19524
#define S4T_NORMAL_PORT 577,19549
   } ENABLE_PORT;ENABLE_PORT590,19929
#define UNAVAILABLE_PORT 592,19948
#define DISABLE_PORT 593,19978
#define RX_ENABLE 594,20001
#define TX_ENABLE 595,20024
#define PA_FAILED 598,20102
   } REPORT_STATUS;REPORT_STATUS603,20230
#define S4T_STATUS_RTS_CTS 606,20289
#define S4T_STATUS_DTR_DSR 607,20360
#define S4T_STATUS_DCD 608,20431
#define S4T_STATUS_LOOP 609,20490
#define S4T_CABLE_MODE 610,20556
#define S4T_SIGNAL_MASK 613,20643
#define S4T_LOOPBACK_OFF 618,20778
#define S4T_LOOPBACK_ON 619,20805
   } MASK_PORT_STATUS;MASK_PORT_STATUS624,20907
#define S4T_MASK_RTS_CTS 627,20969
#define S4T_MASK_DTR_DSR 628,21043
#define S4T_MASK_DCD 629,21117
#define S4T_MASK_LOOP 630,21179
#define S4T_MASK_MODE0 631,21248
#define S4T_MASK_MODE1 632,21319
#define S4T_MASK_MODE2 633,21356
#define S4T_MASK_MODE3 634,21393
#define S4T_MASK_STATUS_INT 636,21438
   } REPORT_ERROR;REPORT_ERROR642,21629
   } START_TRANSMIT;START_TRANSMIT646,21727
	} UPDATE_STATS;UPDATE_STATS653,22077
   } CLEAR_STATS;CLEAR_STATS657,22165
   } REPORT_VERSION;REPORT_VERSION663,22363
   } PEEK_POKE;PEEK_POKE669,22520
   } GET_TRACE;GET_TRACE674,22612
    } MSGQ_SIZE;MSGQ_SIZE678,22738
  } mbx_message_t;mbx_message_t721,24532
typedef struct mailbox_msg_regs mbx_msg_regs_t;mbx_msg_regs_t723,24552
typedef struct message message_t;message_t724,24600
typedef struct s4t_pa_ s4t_pa_730,24693
} s4t_pa;s4t_pa740,25126
typedef struct s4t_instance_t_ s4t_instance_t_748,25280
} s4t_instance_t;s4t_instance_t811,27982
#define S4T_ADVANCE_TX_RING_INDEX(S4T_ADVANCE_TX_RING_INDEX821,28230
#define S4T_RETRACT_TX_RING_INDEX(S4T_RETRACT_TX_RING_INDEX828,28404
#define S4T_ADVANCE_RX_RING_INDEX(S4T_ADVANCE_RX_RING_INDEX835,28580
#define S4T_RETRACT_RX_RING_INDEX(S4T_RETRACT_RX_RING_INDEX842,28755
static inline void s4t_rxring_flush 853,29077
static inline void s4t_flush_pak 864,29276
static inline void s4t_cleanup_pak 873,29457
#define S4T_STATIC_INLINES_ONLY941,31793
