
Cell sg13g2_Corner (0) disconnected node: iovdd
Cell sg13g2_Corner (0) disconnected node: iovss
Cell sg13g2_Corner (0) disconnected node: vdd
Cell sg13g2_Corner (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_Corner                   |Circuit 2: sg13g2_Corner                   
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_Corner and sg13g2_Corner are equivalent.

Cell bondpad_70x70 (0) disconnected node: pad

Subcircuit pins:
Circuit 1: bondpad_70x70                   |Circuit 2: bondpad_70x70                   
-------------------------------------------|-------------------------------------------
pad                                        |pad                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bondpad_70x70 and bondpad_70x70 are equivalent.

Cell sg13g2_Filler10000 (0) disconnected node: iovdd
Cell sg13g2_Filler10000 (0) disconnected node: iovss
Cell sg13g2_Filler10000 (0) disconnected node: vdd
Cell sg13g2_Filler10000 (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_Filler10000              |Circuit 2: sg13g2_Filler10000              
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_Filler10000 and sg13g2_Filler10000 are equivalent.

Cell sg13g2_Filler2000 (0) disconnected node: iovdd
Cell sg13g2_Filler2000 (0) disconnected node: iovss
Cell sg13g2_Filler2000 (0) disconnected node: vdd
Cell sg13g2_Filler2000 (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_Filler2000               |Circuit 2: sg13g2_Filler2000               
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_Filler2000 and sg13g2_Filler2000 are equivalent.

Cell sg13g2_IOPadIn (0) disconnected node: iovdd
Cell sg13g2_IOPadIn (0) disconnected node: iovss
Cell sg13g2_IOPadIn (0) disconnected node: p2c
Cell sg13g2_IOPadIn (0) disconnected node: pad
Cell sg13g2_IOPadIn (0) disconnected node: vdd
Cell sg13g2_IOPadIn (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_IOPadIn                  |Circuit 2: sg13g2_IOPadIn                  
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
p2c                                        |p2c                                        
pad                                        |pad                                        
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_IOPadIn and sg13g2_IOPadIn are equivalent.

Cell sg13g2_Filler400 (0) disconnected node: iovdd
Cell sg13g2_Filler400 (0) disconnected node: iovss
Cell sg13g2_Filler400 (0) disconnected node: vdd
Cell sg13g2_Filler400 (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_Filler400                |Circuit 2: sg13g2_Filler400                
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_Filler400 and sg13g2_Filler400 are equivalent.

Cell sg13g2_IOPadIOVss (0) disconnected node: iovdd
Cell sg13g2_IOPadIOVss (0) disconnected node: iovss
Cell sg13g2_IOPadIOVss (0) disconnected node: vdd
Cell sg13g2_IOPadIOVss (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_IOPadIOVss               |Circuit 2: sg13g2_IOPadIOVss               
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_IOPadIOVss and sg13g2_IOPadIOVss are equivalent.

Cell sg13g2_IOPadOut30mA (0) disconnected node: c2p
Cell sg13g2_IOPadOut30mA (0) disconnected node: iovdd
Cell sg13g2_IOPadOut30mA (0) disconnected node: iovss
Cell sg13g2_IOPadOut30mA (0) disconnected node: pad
Cell sg13g2_IOPadOut30mA (0) disconnected node: vdd
Cell sg13g2_IOPadOut30mA (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_IOPadOut30mA             |Circuit 2: sg13g2_IOPadOut30mA             
-------------------------------------------|-------------------------------------------
c2p                                        |c2p                                        
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
pad                                        |pad                                        
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_IOPadOut30mA and sg13g2_IOPadOut30mA are equivalent.

Cell sg13g2_IOPadVdd (0) disconnected node: iovdd
Cell sg13g2_IOPadVdd (0) disconnected node: iovss
Cell sg13g2_IOPadVdd (0) disconnected node: vdd
Cell sg13g2_IOPadVdd (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_IOPadVdd                 |Circuit 2: sg13g2_IOPadVdd                 
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_IOPadVdd and sg13g2_IOPadVdd are equivalent.

Cell sg13g2_IOPadIOVdd (0) disconnected node: iovdd
Cell sg13g2_IOPadIOVdd (0) disconnected node: iovss
Cell sg13g2_IOPadIOVdd (0) disconnected node: vdd
Cell sg13g2_IOPadIOVdd (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_IOPadIOVdd               |Circuit 2: sg13g2_IOPadIOVdd               
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_IOPadIOVdd and sg13g2_IOPadIOVdd are equivalent.

Cell tt_pg_1v5_ll_1 (0) disconnected node: GPWR
Cell tt_pg_1v5_ll_1 (0) disconnected node: VGND
Cell tt_pg_1v5_ll_1 (0) disconnected node: VPWR
Cell tt_pg_1v5_ll_1 (0) disconnected node: ctrl

Subcircuit pins:
Circuit 1: tt_pg_1v5_ll_1                  |Circuit 2: tt_pg_1v5_ll_1                  
-------------------------------------------|-------------------------------------------
GPWR                                       |GPWR                                       
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
ctrl                                       |ctrl                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_pg_1v5_ll_1 and tt_pg_1v5_ll_1 are equivalent.

Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: VGND
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: VPWR
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: clk
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ena
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: rst_n
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ui_in[0]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ui_in[1]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ui_in[2]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ui_in[3]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ui_in[4]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ui_in[5]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ui_in[6]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: ui_in[7]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_in[0]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_in[1]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_in[2]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_in[3]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_in[4]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_in[5]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_in[6]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_in[7]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_oe[0]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_oe[1]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_oe[2]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_oe[3]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_oe[4]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_oe[5]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_oe[6]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_oe[7]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_out[0]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_out[1]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_out[2]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_out[3]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_out[4]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_out[5]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_out[6]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uio_out[7]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uo_out[0]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uo_out[1]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uo_out[2]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uo_out[3]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uo_out[4]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uo_out[5]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uo_out[6]
Cell tt_um_rebeccargb_universal_decoder (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_rebeccargb_universal_deco |Circuit 2: tt_um_rebeccargb_universal_deco 
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_rebeccargb_universal_decoder and tt_um_rebeccargb_universal_decoder are equivalent.

Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: VGND
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: VPWR
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: clk
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ena
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: rst_n
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ui_in[0]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ui_in[1]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ui_in[2]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ui_in[3]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ui_in[4]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ui_in[5]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ui_in[6]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: ui_in[7]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_in[0]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_in[1]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_in[2]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_in[3]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_in[4]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_in[5]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_in[6]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_in[7]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_oe[0]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_oe[1]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_oe[2]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_oe[3]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_oe[4]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_oe[5]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_oe[6]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_oe[7]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_out[0]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_out[1]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_out[2]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_out[3]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_out[4]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_out[5]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_out[6]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uio_out[7]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uo_out[0]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uo_out[1]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uo_out[2]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uo_out[3]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uo_out[4]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uo_out[5]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uo_out[6]
Cell tt_um_rebeccargb_hardware_utf8 (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_rebeccargb_hardware_utf8  |Circuit 2: tt_um_rebeccargb_hardware_utf8  
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_rebeccargb_hardware_utf8 and tt_um_rebeccargb_hardware_utf8 are equivalent.

Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: VGND
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: VPWR
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: clk
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ena
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: rst_n
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ui_in[0]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ui_in[1]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ui_in[2]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ui_in[3]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ui_in[4]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ui_in[5]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ui_in[6]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: ui_in[7]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_in[0]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_in[1]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_in[2]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_in[3]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_in[4]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_in[5]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_in[6]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_in[7]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_oe[0]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_oe[1]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_oe[2]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_oe[3]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_oe[4]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_oe[5]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_oe[6]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_oe[7]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_out[0]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_out[1]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_out[2]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_out[3]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_out[4]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_out[5]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_out[6]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uio_out[7]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uo_out[0]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uo_out[1]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uo_out[2]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uo_out[3]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uo_out[4]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uo_out[5]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uo_out[6]
Cell tt_um_rebeccargb_intercal_alu (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_rebeccargb_intercal_alu   |Circuit 2: tt_um_rebeccargb_intercal_alu   
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_rebeccargb_intercal_alu and tt_um_rebeccargb_intercal_alu are equivalent.

Cell tt_um_urish_simon (0) disconnected node: VGND
Cell tt_um_urish_simon (0) disconnected node: VPWR
Cell tt_um_urish_simon (0) disconnected node: clk
Cell tt_um_urish_simon (0) disconnected node: ena
Cell tt_um_urish_simon (0) disconnected node: rst_n
Cell tt_um_urish_simon (0) disconnected node: ui_in[0]
Cell tt_um_urish_simon (0) disconnected node: ui_in[1]
Cell tt_um_urish_simon (0) disconnected node: ui_in[2]
Cell tt_um_urish_simon (0) disconnected node: ui_in[3]
Cell tt_um_urish_simon (0) disconnected node: ui_in[4]
Cell tt_um_urish_simon (0) disconnected node: ui_in[5]
Cell tt_um_urish_simon (0) disconnected node: ui_in[6]
Cell tt_um_urish_simon (0) disconnected node: ui_in[7]
Cell tt_um_urish_simon (0) disconnected node: uio_in[0]
Cell tt_um_urish_simon (0) disconnected node: uio_in[1]
Cell tt_um_urish_simon (0) disconnected node: uio_in[2]
Cell tt_um_urish_simon (0) disconnected node: uio_in[3]
Cell tt_um_urish_simon (0) disconnected node: uio_in[4]
Cell tt_um_urish_simon (0) disconnected node: uio_in[5]
Cell tt_um_urish_simon (0) disconnected node: uio_in[6]
Cell tt_um_urish_simon (0) disconnected node: uio_in[7]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[0]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[1]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[2]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[3]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[4]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[5]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[6]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[7]
Cell tt_um_urish_simon (0) disconnected node: uio_out[0]
Cell tt_um_urish_simon (0) disconnected node: uio_out[1]
Cell tt_um_urish_simon (0) disconnected node: uio_out[2]
Cell tt_um_urish_simon (0) disconnected node: uio_out[3]
Cell tt_um_urish_simon (0) disconnected node: uio_out[4]
Cell tt_um_urish_simon (0) disconnected node: uio_out[5]
Cell tt_um_urish_simon (0) disconnected node: uio_out[6]
Cell tt_um_urish_simon (0) disconnected node: uio_out[7]
Cell tt_um_urish_simon (0) disconnected node: uo_out[0]
Cell tt_um_urish_simon (0) disconnected node: uo_out[1]
Cell tt_um_urish_simon (0) disconnected node: uo_out[2]
Cell tt_um_urish_simon (0) disconnected node: uo_out[3]
Cell tt_um_urish_simon (0) disconnected node: uo_out[4]
Cell tt_um_urish_simon (0) disconnected node: uo_out[5]
Cell tt_um_urish_simon (0) disconnected node: uo_out[6]
Cell tt_um_urish_simon (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_urish_simon               |Circuit 2: tt_um_urish_simon               
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_urish_simon and tt_um_urish_simon are equivalent.

Circuit 1 cell tt_um_silicon_art and Circuit 2 cell tt_um_silicon_art are black boxes.

Subcircuit pins:
Circuit 1: tt_um_silicon_art               |Circuit 2: tt_um_silicon_art               
-------------------------------------------|-------------------------------------------
proxyuo_out[0]                             |uo_out[0]                                  
proxyuo_out[1]                             |uo_out[1]                                  
proxyuo_out[2]                             |uo_out[2]                                  
proxyuo_out[3]                             |uo_out[3]                                  
proxyuo_out[4]                             |uo_out[4]                                  
proxyuo_out[5]                             |uo_out[5]                                  
proxyuo_out[6]                             |uo_out[6]                                  
proxyuo_out[7]                             |uo_out[7]                                  
proxyuio_out[0]                            |uio_out[0]                                 
proxyuio_out[1]                            |uio_out[1]                                 
proxyuio_out[2]                            |uio_out[2]                                 
proxyuio_out[3]                            |uio_out[3]                                 
proxyuio_out[4]                            |uio_out[4]                                 
proxyuio_out[5]                            |uio_out[5]                                 
proxyuio_out[6]                            |uio_out[6]                                 
proxyuio_out[7]                            |uio_out[7]                                 
proxyuio_oe[0]                             |uio_oe[0]                                  
proxyuio_oe[1]                             |uio_oe[1]                                  
proxyuio_oe[2]                             |uio_oe[2]                                  
proxyuio_oe[3]                             |uio_oe[3]                                  
proxyuio_oe[4]                             |uio_oe[4]                                  
proxyuio_oe[5]                             |uio_oe[5]                                  
proxyuio_oe[6]                             |uio_oe[6]                                  
proxyuio_oe[7]                             |uio_oe[7]                                  
proxyuio_in[0]                             |uio_in[0]                                  
proxyuio_in[1]                             |uio_in[1]                                  
proxyuio_in[2]                             |uio_in[2]                                  
proxyuio_in[3]                             |uio_in[3]                                  
proxyuio_in[4]                             |uio_in[4]                                  
proxyuio_in[5]                             |uio_in[5]                                  
proxyuio_in[6]                             |uio_in[6]                                  
proxyuio_in[7]                             |uio_in[7]                                  
proxyui_in[0]                              |ui_in[0]                                   
proxyui_in[1]                              |ui_in[1]                                   
proxyui_in[2]                              |ui_in[2]                                   
proxyui_in[3]                              |ui_in[3]                                   
proxyui_in[4]                              |ui_in[4]                                   
proxyui_in[5]                              |ui_in[5]                                   
proxyui_in[6]                              |ui_in[6]                                   
proxyui_in[7]                              |ui_in[7]                                   
proxyrst_n                                 |rst_n                                      
proxyena                                   |ena                                        
proxyclk                                   |clk                                        
proxyVPWR                                  |VPWR                                       
proxyVGND                                  |VGND                                       
(no matching pin)                          |proxyproxyuo_out[0]                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_silicon_art and tt_um_silicon_art are equivalent.

Cell tt_um_aksp_mbist_mbisr (0) disconnected node: VGND
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: VPWR
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: clk
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ena
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: rst_n
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ui_in[0]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ui_in[1]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ui_in[2]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ui_in[3]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ui_in[4]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ui_in[5]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ui_in[6]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: ui_in[7]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_in[0]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_in[1]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_in[2]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_in[3]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_in[4]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_in[5]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_in[6]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_in[7]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_oe[0]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_oe[1]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_oe[2]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_oe[3]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_oe[4]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_oe[5]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_oe[6]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_oe[7]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_out[0]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_out[1]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_out[2]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_out[3]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_out[4]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_out[5]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_out[6]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uio_out[7]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uo_out[0]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uo_out[1]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uo_out[2]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uo_out[3]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uo_out[4]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uo_out[5]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uo_out[6]
Cell tt_um_aksp_mbist_mbisr (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_aksp_mbist_mbisr          |Circuit 2: tt_um_aksp_mbist_mbisr          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_aksp_mbist_mbisr and tt_um_aksp_mbist_mbisr are equivalent.

Cell sg13g2_Filler4000 (0) disconnected node: iovdd
Cell sg13g2_Filler4000 (0) disconnected node: iovss
Cell sg13g2_Filler4000 (0) disconnected node: vdd
Cell sg13g2_Filler4000 (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_Filler4000               |Circuit 2: sg13g2_Filler4000               
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_Filler4000 and sg13g2_Filler4000 are equivalent.

Cell sg13g2_IOPadVss (0) disconnected node: iovdd
Cell sg13g2_IOPadVss (0) disconnected node: iovss
Cell sg13g2_IOPadVss (0) disconnected node: vdd
Cell sg13g2_IOPadVss (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_IOPadVss                 |Circuit 2: sg13g2_IOPadVss                 
-------------------------------------------|-------------------------------------------
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_IOPadVss and sg13g2_IOPadVss are equivalent.

Cell tt_mux (0) disconnected node: VGND
Cell tt_mux (0) disconnected node: VPWR
Cell tt_mux (0) disconnected node: addr[0]
Cell tt_mux (0) disconnected node: addr[1]
Cell tt_mux (0) disconnected node: addr[2]
Cell tt_mux (0) disconnected node: addr[3]
Cell tt_mux (0) disconnected node: k_one
Cell tt_mux (0) disconnected node: k_zero
Cell tt_mux (0) disconnected node: spine_iw[0]
Cell tt_mux (0) disconnected node: spine_iw[1]
Cell tt_mux (0) disconnected node: spine_iw[2]
Cell tt_mux (0) disconnected node: spine_iw[3]
Cell tt_mux (0) disconnected node: spine_iw[4]
Cell tt_mux (0) disconnected node: spine_iw[5]
Cell tt_mux (0) disconnected node: spine_iw[6]
Cell tt_mux (0) disconnected node: spine_iw[7]
Cell tt_mux (0) disconnected node: spine_iw[8]
Cell tt_mux (0) disconnected node: spine_iw[9]
Cell tt_mux (0) disconnected node: spine_iw[10]
Cell tt_mux (0) disconnected node: spine_iw[11]
Cell tt_mux (0) disconnected node: spine_iw[12]
Cell tt_mux (0) disconnected node: spine_iw[13]
Cell tt_mux (0) disconnected node: spine_iw[14]
Cell tt_mux (0) disconnected node: spine_iw[15]
Cell tt_mux (0) disconnected node: spine_iw[16]
Cell tt_mux (0) disconnected node: spine_iw[17]
Cell tt_mux (0) disconnected node: spine_iw[18]
Cell tt_mux (0) disconnected node: spine_iw[19]
Cell tt_mux (0) disconnected node: spine_iw[20]
Cell tt_mux (0) disconnected node: spine_iw[21]
Cell tt_mux (0) disconnected node: spine_iw[22]
Cell tt_mux (0) disconnected node: spine_iw[23]
Cell tt_mux (0) disconnected node: spine_iw[24]
Cell tt_mux (0) disconnected node: spine_iw[25]
Cell tt_mux (0) disconnected node: spine_iw[26]
Cell tt_mux (0) disconnected node: spine_iw[27]
Cell tt_mux (0) disconnected node: spine_iw[28]
Cell tt_mux (0) disconnected node: spine_iw[29]
Cell tt_mux (0) disconnected node: spine_ow[0]
Cell tt_mux (0) disconnected node: spine_ow[1]
Cell tt_mux (0) disconnected node: spine_ow[2]
Cell tt_mux (0) disconnected node: spine_ow[3]
Cell tt_mux (0) disconnected node: spine_ow[4]
Cell tt_mux (0) disconnected node: spine_ow[5]
Cell tt_mux (0) disconnected node: spine_ow[6]
Cell tt_mux (0) disconnected node: spine_ow[7]
Cell tt_mux (0) disconnected node: spine_ow[8]
Cell tt_mux (0) disconnected node: spine_ow[9]
Cell tt_mux (0) disconnected node: spine_ow[10]
Cell tt_mux (0) disconnected node: spine_ow[11]
Cell tt_mux (0) disconnected node: spine_ow[12]
Cell tt_mux (0) disconnected node: spine_ow[13]
Cell tt_mux (0) disconnected node: spine_ow[14]
Cell tt_mux (0) disconnected node: spine_ow[15]
Cell tt_mux (0) disconnected node: spine_ow[16]
Cell tt_mux (0) disconnected node: spine_ow[17]
Cell tt_mux (0) disconnected node: spine_ow[18]
Cell tt_mux (0) disconnected node: spine_ow[19]
Cell tt_mux (0) disconnected node: spine_ow[20]
Cell tt_mux (0) disconnected node: spine_ow[21]
Cell tt_mux (0) disconnected node: spine_ow[22]
Cell tt_mux (0) disconnected node: spine_ow[23]
Cell tt_mux (0) disconnected node: spine_ow[24]
Cell tt_mux (0) disconnected node: spine_ow[25]
Cell tt_mux (0) disconnected node: um_ena[0]
Cell tt_mux (0) disconnected node: um_ena[1]
Cell tt_mux (0) disconnected node: um_ena[2]
Cell tt_mux (0) disconnected node: um_ena[3]
Cell tt_mux (0) disconnected node: um_ena[4]
Cell tt_mux (0) disconnected node: um_ena[5]
Cell tt_mux (0) disconnected node: um_ena[6]
Cell tt_mux (0) disconnected node: um_ena[7]
Cell tt_mux (0) disconnected node: um_ena[8]
Cell tt_mux (0) disconnected node: um_ena[9]
Cell tt_mux (0) disconnected node: um_ena[10]
Cell tt_mux (0) disconnected node: um_ena[11]
Cell tt_mux (0) disconnected node: um_iw[0]
Cell tt_mux (0) disconnected node: um_iw[1]
Cell tt_mux (0) disconnected node: um_iw[2]
Cell tt_mux (0) disconnected node: um_iw[3]
Cell tt_mux (0) disconnected node: um_iw[4]
Cell tt_mux (0) disconnected node: um_iw[5]
Cell tt_mux (0) disconnected node: um_iw[6]
Cell tt_mux (0) disconnected node: um_iw[7]
Cell tt_mux (0) disconnected node: um_iw[8]
Cell tt_mux (0) disconnected node: um_iw[9]
Cell tt_mux (0) disconnected node: um_iw[10]
Cell tt_mux (0) disconnected node: um_iw[11]
Cell tt_mux (0) disconnected node: um_iw[12]
Cell tt_mux (0) disconnected node: um_iw[13]
Cell tt_mux (0) disconnected node: um_iw[14]
Cell tt_mux (0) disconnected node: um_iw[15]
Cell tt_mux (0) disconnected node: um_iw[16]
Cell tt_mux (0) disconnected node: um_iw[17]
Cell tt_mux (0) disconnected node: um_iw[18]
Cell tt_mux (0) disconnected node: um_iw[19]
Cell tt_mux (0) disconnected node: um_iw[20]
Cell tt_mux (0) disconnected node: um_iw[21]
Cell tt_mux (0) disconnected node: um_iw[22]
Cell tt_mux (0) disconnected node: um_iw[23]
Cell tt_mux (0) disconnected node: um_iw[24]
Cell tt_mux (0) disconnected node: um_iw[25]
Cell tt_mux (0) disconnected node: um_iw[26]
Cell tt_mux (0) disconnected node: um_iw[27]
Cell tt_mux (0) disconnected node: um_iw[28]
Cell tt_mux (0) disconnected node: um_iw[29]
Cell tt_mux (0) disconnected node: um_iw[30]
Cell tt_mux (0) disconnected node: um_iw[31]
Cell tt_mux (0) disconnected node: um_iw[32]
Cell tt_mux (0) disconnected node: um_iw[33]
Cell tt_mux (0) disconnected node: um_iw[34]
Cell tt_mux (0) disconnected node: um_iw[35]
Cell tt_mux (0) disconnected node: um_iw[36]
Cell tt_mux (0) disconnected node: um_iw[37]
Cell tt_mux (0) disconnected node: um_iw[38]
Cell tt_mux (0) disconnected node: um_iw[39]
Cell tt_mux (0) disconnected node: um_iw[40]
Cell tt_mux (0) disconnected node: um_iw[41]
Cell tt_mux (0) disconnected node: um_iw[42]
Cell tt_mux (0) disconnected node: um_iw[43]
Cell tt_mux (0) disconnected node: um_iw[44]
Cell tt_mux (0) disconnected node: um_iw[45]
Cell tt_mux (0) disconnected node: um_iw[46]
Cell tt_mux (0) disconnected node: um_iw[47]
Cell tt_mux (0) disconnected node: um_iw[48]
Cell tt_mux (0) disconnected node: um_iw[49]
Cell tt_mux (0) disconnected node: um_iw[50]
Cell tt_mux (0) disconnected node: um_iw[51]
Cell tt_mux (0) disconnected node: um_iw[52]
Cell tt_mux (0) disconnected node: um_iw[53]
Cell tt_mux (0) disconnected node: um_iw[54]
Cell tt_mux (0) disconnected node: um_iw[55]
Cell tt_mux (0) disconnected node: um_iw[56]
Cell tt_mux (0) disconnected node: um_iw[57]
Cell tt_mux (0) disconnected node: um_iw[58]
Cell tt_mux (0) disconnected node: um_iw[59]
Cell tt_mux (0) disconnected node: um_iw[60]
Cell tt_mux (0) disconnected node: um_iw[61]
Cell tt_mux (0) disconnected node: um_iw[62]
Cell tt_mux (0) disconnected node: um_iw[63]
Cell tt_mux (0) disconnected node: um_iw[64]
Cell tt_mux (0) disconnected node: um_iw[65]
Cell tt_mux (0) disconnected node: um_iw[66]
Cell tt_mux (0) disconnected node: um_iw[67]
Cell tt_mux (0) disconnected node: um_iw[68]
Cell tt_mux (0) disconnected node: um_iw[69]
Cell tt_mux (0) disconnected node: um_iw[70]
Cell tt_mux (0) disconnected node: um_iw[71]
Cell tt_mux (0) disconnected node: um_iw[72]
Cell tt_mux (0) disconnected node: um_iw[73]
Cell tt_mux (0) disconnected node: um_iw[74]
Cell tt_mux (0) disconnected node: um_iw[75]
Cell tt_mux (0) disconnected node: um_iw[76]
Cell tt_mux (0) disconnected node: um_iw[77]
Cell tt_mux (0) disconnected node: um_iw[78]
Cell tt_mux (0) disconnected node: um_iw[79]
Cell tt_mux (0) disconnected node: um_iw[80]
Cell tt_mux (0) disconnected node: um_iw[81]
Cell tt_mux (0) disconnected node: um_iw[82]
Cell tt_mux (0) disconnected node: um_iw[83]
Cell tt_mux (0) disconnected node: um_iw[84]
Cell tt_mux (0) disconnected node: um_iw[85]
Cell tt_mux (0) disconnected node: um_iw[86]
Cell tt_mux (0) disconnected node: um_iw[87]
Cell tt_mux (0) disconnected node: um_iw[88]
Cell tt_mux (0) disconnected node: um_iw[89]
Cell tt_mux (0) disconnected node: um_iw[90]
Cell tt_mux (0) disconnected node: um_iw[91]
Cell tt_mux (0) disconnected node: um_iw[92]
Cell tt_mux (0) disconnected node: um_iw[93]
Cell tt_mux (0) disconnected node: um_iw[94]
Cell tt_mux (0) disconnected node: um_iw[95]
Cell tt_mux (0) disconnected node: um_iw[96]
Cell tt_mux (0) disconnected node: um_iw[97]
Cell tt_mux (0) disconnected node: um_iw[98]
Cell tt_mux (0) disconnected node: um_iw[99]
Cell tt_mux (0) disconnected node: um_iw[100]
Cell tt_mux (0) disconnected node: um_iw[101]
Cell tt_mux (0) disconnected node: um_iw[102]
Cell tt_mux (0) disconnected node: um_iw[103]
Cell tt_mux (0) disconnected node: um_iw[104]
Cell tt_mux (0) disconnected node: um_iw[105]
Cell tt_mux (0) disconnected node: um_iw[106]
Cell tt_mux (0) disconnected node: um_iw[107]
Cell tt_mux (0) disconnected node: um_iw[108]
Cell tt_mux (0) disconnected node: um_iw[109]
Cell tt_mux (0) disconnected node: um_iw[110]
Cell tt_mux (0) disconnected node: um_iw[111]
Cell tt_mux (0) disconnected node: um_iw[112]
Cell tt_mux (0) disconnected node: um_iw[113]
Cell tt_mux (0) disconnected node: um_iw[114]
Cell tt_mux (0) disconnected node: um_iw[115]
Cell tt_mux (0) disconnected node: um_iw[116]
Cell tt_mux (0) disconnected node: um_iw[117]
Cell tt_mux (0) disconnected node: um_iw[118]
Cell tt_mux (0) disconnected node: um_iw[119]
Cell tt_mux (0) disconnected node: um_iw[120]
Cell tt_mux (0) disconnected node: um_iw[121]
Cell tt_mux (0) disconnected node: um_iw[122]
Cell tt_mux (0) disconnected node: um_iw[123]
Cell tt_mux (0) disconnected node: um_iw[124]
Cell tt_mux (0) disconnected node: um_iw[125]
Cell tt_mux (0) disconnected node: um_iw[126]
Cell tt_mux (0) disconnected node: um_iw[127]
Cell tt_mux (0) disconnected node: um_iw[128]
Cell tt_mux (0) disconnected node: um_iw[129]
Cell tt_mux (0) disconnected node: um_iw[130]
Cell tt_mux (0) disconnected node: um_iw[131]
Cell tt_mux (0) disconnected node: um_iw[132]
Cell tt_mux (0) disconnected node: um_iw[133]
Cell tt_mux (0) disconnected node: um_iw[134]
Cell tt_mux (0) disconnected node: um_iw[135]
Cell tt_mux (0) disconnected node: um_iw[136]
Cell tt_mux (0) disconnected node: um_iw[137]
Cell tt_mux (0) disconnected node: um_iw[138]
Cell tt_mux (0) disconnected node: um_iw[139]
Cell tt_mux (0) disconnected node: um_iw[140]
Cell tt_mux (0) disconnected node: um_iw[141]
Cell tt_mux (0) disconnected node: um_iw[142]
Cell tt_mux (0) disconnected node: um_iw[143]
Cell tt_mux (0) disconnected node: um_iw[144]
Cell tt_mux (0) disconnected node: um_iw[145]
Cell tt_mux (0) disconnected node: um_iw[146]
Cell tt_mux (0) disconnected node: um_iw[147]
Cell tt_mux (0) disconnected node: um_iw[148]
Cell tt_mux (0) disconnected node: um_iw[149]
Cell tt_mux (0) disconnected node: um_iw[150]
Cell tt_mux (0) disconnected node: um_iw[151]
Cell tt_mux (0) disconnected node: um_iw[152]
Cell tt_mux (0) disconnected node: um_iw[153]
Cell tt_mux (0) disconnected node: um_iw[154]
Cell tt_mux (0) disconnected node: um_iw[155]
Cell tt_mux (0) disconnected node: um_iw[156]
Cell tt_mux (0) disconnected node: um_iw[157]
Cell tt_mux (0) disconnected node: um_iw[158]
Cell tt_mux (0) disconnected node: um_iw[159]
Cell tt_mux (0) disconnected node: um_iw[160]
Cell tt_mux (0) disconnected node: um_iw[161]
Cell tt_mux (0) disconnected node: um_iw[162]
Cell tt_mux (0) disconnected node: um_iw[163]
Cell tt_mux (0) disconnected node: um_iw[164]
Cell tt_mux (0) disconnected node: um_iw[165]
Cell tt_mux (0) disconnected node: um_iw[166]
Cell tt_mux (0) disconnected node: um_iw[167]
Cell tt_mux (0) disconnected node: um_iw[168]
Cell tt_mux (0) disconnected node: um_iw[169]
Cell tt_mux (0) disconnected node: um_iw[170]
Cell tt_mux (0) disconnected node: um_iw[171]
Cell tt_mux (0) disconnected node: um_iw[172]
Cell tt_mux (0) disconnected node: um_iw[173]
Cell tt_mux (0) disconnected node: um_iw[174]
Cell tt_mux (0) disconnected node: um_iw[175]
Cell tt_mux (0) disconnected node: um_iw[176]
Cell tt_mux (0) disconnected node: um_iw[177]
Cell tt_mux (0) disconnected node: um_iw[178]
Cell tt_mux (0) disconnected node: um_iw[179]
Cell tt_mux (0) disconnected node: um_iw[180]
Cell tt_mux (0) disconnected node: um_iw[181]
Cell tt_mux (0) disconnected node: um_iw[182]
Cell tt_mux (0) disconnected node: um_iw[183]
Cell tt_mux (0) disconnected node: um_iw[184]
Cell tt_mux (0) disconnected node: um_iw[185]
Cell tt_mux (0) disconnected node: um_iw[186]
Cell tt_mux (0) disconnected node: um_iw[187]
Cell tt_mux (0) disconnected node: um_iw[188]
Cell tt_mux (0) disconnected node: um_iw[189]
Cell tt_mux (0) disconnected node: um_iw[190]
Cell tt_mux (0) disconnected node: um_iw[191]
Cell tt_mux (0) disconnected node: um_iw[192]
Cell tt_mux (0) disconnected node: um_iw[193]
Cell tt_mux (0) disconnected node: um_iw[194]
Cell tt_mux (0) disconnected node: um_iw[195]
Cell tt_mux (0) disconnected node: um_iw[196]
Cell tt_mux (0) disconnected node: um_iw[197]
Cell tt_mux (0) disconnected node: um_iw[198]
Cell tt_mux (0) disconnected node: um_iw[199]
Cell tt_mux (0) disconnected node: um_iw[200]
Cell tt_mux (0) disconnected node: um_iw[201]
Cell tt_mux (0) disconnected node: um_iw[202]
Cell tt_mux (0) disconnected node: um_iw[203]
Cell tt_mux (0) disconnected node: um_iw[204]
Cell tt_mux (0) disconnected node: um_iw[205]
Cell tt_mux (0) disconnected node: um_iw[206]
Cell tt_mux (0) disconnected node: um_iw[207]
Cell tt_mux (0) disconnected node: um_iw[208]
Cell tt_mux (0) disconnected node: um_iw[209]
Cell tt_mux (0) disconnected node: um_iw[210]
Cell tt_mux (0) disconnected node: um_iw[211]
Cell tt_mux (0) disconnected node: um_iw[212]
Cell tt_mux (0) disconnected node: um_iw[213]
Cell tt_mux (0) disconnected node: um_iw[214]
Cell tt_mux (0) disconnected node: um_iw[215]
Cell tt_mux (0) disconnected node: um_k_zero[0]
Cell tt_mux (0) disconnected node: um_k_zero[1]
Cell tt_mux (0) disconnected node: um_k_zero[2]
Cell tt_mux (0) disconnected node: um_k_zero[3]
Cell tt_mux (0) disconnected node: um_k_zero[4]
Cell tt_mux (0) disconnected node: um_k_zero[5]
Cell tt_mux (0) disconnected node: um_k_zero[6]
Cell tt_mux (0) disconnected node: um_k_zero[7]
Cell tt_mux (0) disconnected node: um_k_zero[8]
Cell tt_mux (0) disconnected node: um_k_zero[9]
Cell tt_mux (0) disconnected node: um_k_zero[10]
Cell tt_mux (0) disconnected node: um_k_zero[11]
Cell tt_mux (0) disconnected node: um_ow[0]
Cell tt_mux (0) disconnected node: um_ow[1]
Cell tt_mux (0) disconnected node: um_ow[2]
Cell tt_mux (0) disconnected node: um_ow[3]
Cell tt_mux (0) disconnected node: um_ow[4]
Cell tt_mux (0) disconnected node: um_ow[5]
Cell tt_mux (0) disconnected node: um_ow[6]
Cell tt_mux (0) disconnected node: um_ow[7]
Cell tt_mux (0) disconnected node: um_ow[8]
Cell tt_mux (0) disconnected node: um_ow[9]
Cell tt_mux (0) disconnected node: um_ow[10]
Cell tt_mux (0) disconnected node: um_ow[11]
Cell tt_mux (0) disconnected node: um_ow[12]
Cell tt_mux (0) disconnected node: um_ow[13]
Cell tt_mux (0) disconnected node: um_ow[14]
Cell tt_mux (0) disconnected node: um_ow[15]
Cell tt_mux (0) disconnected node: um_ow[16]
Cell tt_mux (0) disconnected node: um_ow[17]
Cell tt_mux (0) disconnected node: um_ow[18]
Cell tt_mux (0) disconnected node: um_ow[19]
Cell tt_mux (0) disconnected node: um_ow[20]
Cell tt_mux (0) disconnected node: um_ow[21]
Cell tt_mux (0) disconnected node: um_ow[22]
Cell tt_mux (0) disconnected node: um_ow[23]
Cell tt_mux (0) disconnected node: um_ow[24]
Cell tt_mux (0) disconnected node: um_ow[25]
Cell tt_mux (0) disconnected node: um_ow[26]
Cell tt_mux (0) disconnected node: um_ow[27]
Cell tt_mux (0) disconnected node: um_ow[28]
Cell tt_mux (0) disconnected node: um_ow[29]
Cell tt_mux (0) disconnected node: um_ow[30]
Cell tt_mux (0) disconnected node: um_ow[31]
Cell tt_mux (0) disconnected node: um_ow[32]
Cell tt_mux (0) disconnected node: um_ow[33]
Cell tt_mux (0) disconnected node: um_ow[34]
Cell tt_mux (0) disconnected node: um_ow[35]
Cell tt_mux (0) disconnected node: um_ow[36]
Cell tt_mux (0) disconnected node: um_ow[37]
Cell tt_mux (0) disconnected node: um_ow[38]
Cell tt_mux (0) disconnected node: um_ow[39]
Cell tt_mux (0) disconnected node: um_ow[40]
Cell tt_mux (0) disconnected node: um_ow[41]
Cell tt_mux (0) disconnected node: um_ow[42]
Cell tt_mux (0) disconnected node: um_ow[43]
Cell tt_mux (0) disconnected node: um_ow[44]
Cell tt_mux (0) disconnected node: um_ow[45]
Cell tt_mux (0) disconnected node: um_ow[46]
Cell tt_mux (0) disconnected node: um_ow[47]
Cell tt_mux (0) disconnected node: um_ow[48]
Cell tt_mux (0) disconnected node: um_ow[49]
Cell tt_mux (0) disconnected node: um_ow[50]
Cell tt_mux (0) disconnected node: um_ow[51]
Cell tt_mux (0) disconnected node: um_ow[52]
Cell tt_mux (0) disconnected node: um_ow[53]
Cell tt_mux (0) disconnected node: um_ow[54]
Cell tt_mux (0) disconnected node: um_ow[55]
Cell tt_mux (0) disconnected node: um_ow[56]
Cell tt_mux (0) disconnected node: um_ow[57]
Cell tt_mux (0) disconnected node: um_ow[58]
Cell tt_mux (0) disconnected node: um_ow[59]
Cell tt_mux (0) disconnected node: um_ow[60]
Cell tt_mux (0) disconnected node: um_ow[61]
Cell tt_mux (0) disconnected node: um_ow[62]
Cell tt_mux (0) disconnected node: um_ow[63]
Cell tt_mux (0) disconnected node: um_ow[64]
Cell tt_mux (0) disconnected node: um_ow[65]
Cell tt_mux (0) disconnected node: um_ow[66]
Cell tt_mux (0) disconnected node: um_ow[67]
Cell tt_mux (0) disconnected node: um_ow[68]
Cell tt_mux (0) disconnected node: um_ow[69]
Cell tt_mux (0) disconnected node: um_ow[70]
Cell tt_mux (0) disconnected node: um_ow[71]
Cell tt_mux (0) disconnected node: um_ow[72]
Cell tt_mux (0) disconnected node: um_ow[73]
Cell tt_mux (0) disconnected node: um_ow[74]
Cell tt_mux (0) disconnected node: um_ow[75]
Cell tt_mux (0) disconnected node: um_ow[76]
Cell tt_mux (0) disconnected node: um_ow[77]
Cell tt_mux (0) disconnected node: um_ow[78]
Cell tt_mux (0) disconnected node: um_ow[79]
Cell tt_mux (0) disconnected node: um_ow[80]
Cell tt_mux (0) disconnected node: um_ow[81]
Cell tt_mux (0) disconnected node: um_ow[82]
Cell tt_mux (0) disconnected node: um_ow[83]
Cell tt_mux (0) disconnected node: um_ow[84]
Cell tt_mux (0) disconnected node: um_ow[85]
Cell tt_mux (0) disconnected node: um_ow[86]
Cell tt_mux (0) disconnected node: um_ow[87]
Cell tt_mux (0) disconnected node: um_ow[88]
Cell tt_mux (0) disconnected node: um_ow[89]
Cell tt_mux (0) disconnected node: um_ow[90]
Cell tt_mux (0) disconnected node: um_ow[91]
Cell tt_mux (0) disconnected node: um_ow[92]
Cell tt_mux (0) disconnected node: um_ow[93]
Cell tt_mux (0) disconnected node: um_ow[94]
Cell tt_mux (0) disconnected node: um_ow[95]
Cell tt_mux (0) disconnected node: um_ow[96]
Cell tt_mux (0) disconnected node: um_ow[97]
Cell tt_mux (0) disconnected node: um_ow[98]
Cell tt_mux (0) disconnected node: um_ow[99]
Cell tt_mux (0) disconnected node: um_ow[100]
Cell tt_mux (0) disconnected node: um_ow[101]
Cell tt_mux (0) disconnected node: um_ow[102]
Cell tt_mux (0) disconnected node: um_ow[103]
Cell tt_mux (0) disconnected node: um_ow[104]
Cell tt_mux (0) disconnected node: um_ow[105]
Cell tt_mux (0) disconnected node: um_ow[106]
Cell tt_mux (0) disconnected node: um_ow[107]
Cell tt_mux (0) disconnected node: um_ow[108]
Cell tt_mux (0) disconnected node: um_ow[109]
Cell tt_mux (0) disconnected node: um_ow[110]
Cell tt_mux (0) disconnected node: um_ow[111]
Cell tt_mux (0) disconnected node: um_ow[112]
Cell tt_mux (0) disconnected node: um_ow[113]
Cell tt_mux (0) disconnected node: um_ow[114]
Cell tt_mux (0) disconnected node: um_ow[115]
Cell tt_mux (0) disconnected node: um_ow[116]
Cell tt_mux (0) disconnected node: um_ow[117]
Cell tt_mux (0) disconnected node: um_ow[118]
Cell tt_mux (0) disconnected node: um_ow[119]
Cell tt_mux (0) disconnected node: um_ow[120]
Cell tt_mux (0) disconnected node: um_ow[121]
Cell tt_mux (0) disconnected node: um_ow[122]
Cell tt_mux (0) disconnected node: um_ow[123]
Cell tt_mux (0) disconnected node: um_ow[124]
Cell tt_mux (0) disconnected node: um_ow[125]
Cell tt_mux (0) disconnected node: um_ow[126]
Cell tt_mux (0) disconnected node: um_ow[127]
Cell tt_mux (0) disconnected node: um_ow[128]
Cell tt_mux (0) disconnected node: um_ow[129]
Cell tt_mux (0) disconnected node: um_ow[130]
Cell tt_mux (0) disconnected node: um_ow[131]
Cell tt_mux (0) disconnected node: um_ow[132]
Cell tt_mux (0) disconnected node: um_ow[133]
Cell tt_mux (0) disconnected node: um_ow[134]
Cell tt_mux (0) disconnected node: um_ow[135]
Cell tt_mux (0) disconnected node: um_ow[136]
Cell tt_mux (0) disconnected node: um_ow[137]
Cell tt_mux (0) disconnected node: um_ow[138]
Cell tt_mux (0) disconnected node: um_ow[139]
Cell tt_mux (0) disconnected node: um_ow[140]
Cell tt_mux (0) disconnected node: um_ow[141]
Cell tt_mux (0) disconnected node: um_ow[142]
Cell tt_mux (0) disconnected node: um_ow[143]
Cell tt_mux (0) disconnected node: um_ow[144]
Cell tt_mux (0) disconnected node: um_ow[145]
Cell tt_mux (0) disconnected node: um_ow[146]
Cell tt_mux (0) disconnected node: um_ow[147]
Cell tt_mux (0) disconnected node: um_ow[148]
Cell tt_mux (0) disconnected node: um_ow[149]
Cell tt_mux (0) disconnected node: um_ow[150]
Cell tt_mux (0) disconnected node: um_ow[151]
Cell tt_mux (0) disconnected node: um_ow[152]
Cell tt_mux (0) disconnected node: um_ow[153]
Cell tt_mux (0) disconnected node: um_ow[154]
Cell tt_mux (0) disconnected node: um_ow[155]
Cell tt_mux (0) disconnected node: um_ow[156]
Cell tt_mux (0) disconnected node: um_ow[157]
Cell tt_mux (0) disconnected node: um_ow[158]
Cell tt_mux (0) disconnected node: um_ow[159]
Cell tt_mux (0) disconnected node: um_ow[160]
Cell tt_mux (0) disconnected node: um_ow[161]
Cell tt_mux (0) disconnected node: um_ow[162]
Cell tt_mux (0) disconnected node: um_ow[163]
Cell tt_mux (0) disconnected node: um_ow[164]
Cell tt_mux (0) disconnected node: um_ow[165]
Cell tt_mux (0) disconnected node: um_ow[166]
Cell tt_mux (0) disconnected node: um_ow[167]
Cell tt_mux (0) disconnected node: um_ow[168]
Cell tt_mux (0) disconnected node: um_ow[169]
Cell tt_mux (0) disconnected node: um_ow[170]
Cell tt_mux (0) disconnected node: um_ow[171]
Cell tt_mux (0) disconnected node: um_ow[172]
Cell tt_mux (0) disconnected node: um_ow[173]
Cell tt_mux (0) disconnected node: um_ow[174]
Cell tt_mux (0) disconnected node: um_ow[175]
Cell tt_mux (0) disconnected node: um_ow[176]
Cell tt_mux (0) disconnected node: um_ow[177]
Cell tt_mux (0) disconnected node: um_ow[178]
Cell tt_mux (0) disconnected node: um_ow[179]
Cell tt_mux (0) disconnected node: um_ow[180]
Cell tt_mux (0) disconnected node: um_ow[181]
Cell tt_mux (0) disconnected node: um_ow[182]
Cell tt_mux (0) disconnected node: um_ow[183]
Cell tt_mux (0) disconnected node: um_ow[184]
Cell tt_mux (0) disconnected node: um_ow[185]
Cell tt_mux (0) disconnected node: um_ow[186]
Cell tt_mux (0) disconnected node: um_ow[187]
Cell tt_mux (0) disconnected node: um_ow[188]
Cell tt_mux (0) disconnected node: um_ow[189]
Cell tt_mux (0) disconnected node: um_ow[190]
Cell tt_mux (0) disconnected node: um_ow[191]
Cell tt_mux (0) disconnected node: um_ow[192]
Cell tt_mux (0) disconnected node: um_ow[193]
Cell tt_mux (0) disconnected node: um_ow[194]
Cell tt_mux (0) disconnected node: um_ow[195]
Cell tt_mux (0) disconnected node: um_ow[196]
Cell tt_mux (0) disconnected node: um_ow[197]
Cell tt_mux (0) disconnected node: um_ow[198]
Cell tt_mux (0) disconnected node: um_ow[199]
Cell tt_mux (0) disconnected node: um_ow[200]
Cell tt_mux (0) disconnected node: um_ow[201]
Cell tt_mux (0) disconnected node: um_ow[202]
Cell tt_mux (0) disconnected node: um_ow[203]
Cell tt_mux (0) disconnected node: um_ow[204]
Cell tt_mux (0) disconnected node: um_ow[205]
Cell tt_mux (0) disconnected node: um_ow[206]
Cell tt_mux (0) disconnected node: um_ow[207]
Cell tt_mux (0) disconnected node: um_ow[208]
Cell tt_mux (0) disconnected node: um_ow[209]
Cell tt_mux (0) disconnected node: um_ow[210]
Cell tt_mux (0) disconnected node: um_ow[211]
Cell tt_mux (0) disconnected node: um_ow[212]
Cell tt_mux (0) disconnected node: um_ow[213]
Cell tt_mux (0) disconnected node: um_ow[214]
Cell tt_mux (0) disconnected node: um_ow[215]
Cell tt_mux (0) disconnected node: um_ow[216]
Cell tt_mux (0) disconnected node: um_ow[217]
Cell tt_mux (0) disconnected node: um_ow[218]
Cell tt_mux (0) disconnected node: um_ow[219]
Cell tt_mux (0) disconnected node: um_ow[220]
Cell tt_mux (0) disconnected node: um_ow[221]
Cell tt_mux (0) disconnected node: um_ow[222]
Cell tt_mux (0) disconnected node: um_ow[223]
Cell tt_mux (0) disconnected node: um_ow[224]
Cell tt_mux (0) disconnected node: um_ow[225]
Cell tt_mux (0) disconnected node: um_ow[226]
Cell tt_mux (0) disconnected node: um_ow[227]
Cell tt_mux (0) disconnected node: um_ow[228]
Cell tt_mux (0) disconnected node: um_ow[229]
Cell tt_mux (0) disconnected node: um_ow[230]
Cell tt_mux (0) disconnected node: um_ow[231]
Cell tt_mux (0) disconnected node: um_ow[232]
Cell tt_mux (0) disconnected node: um_ow[233]
Cell tt_mux (0) disconnected node: um_ow[234]
Cell tt_mux (0) disconnected node: um_ow[235]
Cell tt_mux (0) disconnected node: um_ow[236]
Cell tt_mux (0) disconnected node: um_ow[237]
Cell tt_mux (0) disconnected node: um_ow[238]
Cell tt_mux (0) disconnected node: um_ow[239]
Cell tt_mux (0) disconnected node: um_ow[240]
Cell tt_mux (0) disconnected node: um_ow[241]
Cell tt_mux (0) disconnected node: um_ow[242]
Cell tt_mux (0) disconnected node: um_ow[243]
Cell tt_mux (0) disconnected node: um_ow[244]
Cell tt_mux (0) disconnected node: um_ow[245]
Cell tt_mux (0) disconnected node: um_ow[246]
Cell tt_mux (0) disconnected node: um_ow[247]
Cell tt_mux (0) disconnected node: um_ow[248]
Cell tt_mux (0) disconnected node: um_ow[249]
Cell tt_mux (0) disconnected node: um_ow[250]
Cell tt_mux (0) disconnected node: um_ow[251]
Cell tt_mux (0) disconnected node: um_ow[252]
Cell tt_mux (0) disconnected node: um_ow[253]
Cell tt_mux (0) disconnected node: um_ow[254]
Cell tt_mux (0) disconnected node: um_ow[255]
Cell tt_mux (0) disconnected node: um_ow[256]
Cell tt_mux (0) disconnected node: um_ow[257]
Cell tt_mux (0) disconnected node: um_ow[258]
Cell tt_mux (0) disconnected node: um_ow[259]
Cell tt_mux (0) disconnected node: um_ow[260]
Cell tt_mux (0) disconnected node: um_ow[261]
Cell tt_mux (0) disconnected node: um_ow[262]
Cell tt_mux (0) disconnected node: um_ow[263]
Cell tt_mux (0) disconnected node: um_ow[264]
Cell tt_mux (0) disconnected node: um_ow[265]
Cell tt_mux (0) disconnected node: um_ow[266]
Cell tt_mux (0) disconnected node: um_ow[267]
Cell tt_mux (0) disconnected node: um_ow[268]
Cell tt_mux (0) disconnected node: um_ow[269]
Cell tt_mux (0) disconnected node: um_ow[270]
Cell tt_mux (0) disconnected node: um_ow[271]
Cell tt_mux (0) disconnected node: um_ow[272]
Cell tt_mux (0) disconnected node: um_ow[273]
Cell tt_mux (0) disconnected node: um_ow[274]
Cell tt_mux (0) disconnected node: um_ow[275]
Cell tt_mux (0) disconnected node: um_ow[276]
Cell tt_mux (0) disconnected node: um_ow[277]
Cell tt_mux (0) disconnected node: um_ow[278]
Cell tt_mux (0) disconnected node: um_ow[279]
Cell tt_mux (0) disconnected node: um_ow[280]
Cell tt_mux (0) disconnected node: um_ow[281]
Cell tt_mux (0) disconnected node: um_ow[282]
Cell tt_mux (0) disconnected node: um_ow[283]
Cell tt_mux (0) disconnected node: um_ow[284]
Cell tt_mux (0) disconnected node: um_ow[285]
Cell tt_mux (0) disconnected node: um_ow[286]
Cell tt_mux (0) disconnected node: um_ow[287]
Cell tt_mux (0) disconnected node: um_pg_ena[0]
Cell tt_mux (0) disconnected node: um_pg_ena[1]
Cell tt_mux (0) disconnected node: um_pg_ena[2]
Cell tt_mux (0) disconnected node: um_pg_ena[3]
Cell tt_mux (0) disconnected node: um_pg_ena[4]
Cell tt_mux (0) disconnected node: um_pg_ena[5]
Cell tt_mux (0) disconnected node: um_pg_ena[6]
Cell tt_mux (0) disconnected node: um_pg_ena[7]
Cell tt_mux (0) disconnected node: um_pg_ena[8]
Cell tt_mux (0) disconnected node: um_pg_ena[9]
Cell tt_mux (0) disconnected node: um_pg_ena[10]
Cell tt_mux (0) disconnected node: um_pg_ena[11]

Subcircuit pins:
Circuit 1: tt_mux                          |Circuit 2: tt_mux                          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
addr[0]                                    |addr[0]                                    
addr[1]                                    |addr[1]                                    
addr[2]                                    |addr[2]                                    
addr[3]                                    |addr[3]                                    
k_one                                      |k_one                                      
k_zero                                     |k_zero                                     
spine_iw[0]                                |spine_iw[0]                                
spine_iw[1]                                |spine_iw[1]                                
spine_iw[2]                                |spine_iw[2]                                
spine_iw[3]                                |spine_iw[3]                                
spine_iw[4]                                |spine_iw[4]                                
spine_iw[5]                                |spine_iw[5]                                
spine_iw[6]                                |spine_iw[6]                                
spine_iw[7]                                |spine_iw[7]                                
spine_iw[8]                                |spine_iw[8]                                
spine_iw[9]                                |spine_iw[9]                                
spine_iw[10]                               |spine_iw[10]                               
spine_iw[11]                               |spine_iw[11]                               
spine_iw[12]                               |spine_iw[12]                               
spine_iw[13]                               |spine_iw[13]                               
spine_iw[14]                               |spine_iw[14]                               
spine_iw[15]                               |spine_iw[15]                               
spine_iw[16]                               |spine_iw[16]                               
spine_iw[17]                               |spine_iw[17]                               
spine_iw[18]                               |spine_iw[18]                               
spine_iw[19]                               |spine_iw[19]                               
spine_iw[20]                               |spine_iw[20]                               
spine_iw[21]                               |spine_iw[21]                               
spine_iw[22]                               |spine_iw[22]                               
spine_iw[23]                               |spine_iw[23]                               
spine_iw[24]                               |spine_iw[24]                               
spine_iw[25]                               |spine_iw[25]                               
spine_iw[26]                               |spine_iw[26]                               
spine_iw[27]                               |spine_iw[27]                               
spine_iw[28]                               |spine_iw[28]                               
spine_iw[29]                               |spine_iw[29]                               
spine_ow[0]                                |spine_ow[0]                                
spine_ow[1]                                |spine_ow[1]                                
spine_ow[2]                                |spine_ow[2]                                
spine_ow[3]                                |spine_ow[3]                                
spine_ow[4]                                |spine_ow[4]                                
spine_ow[5]                                |spine_ow[5]                                
spine_ow[6]                                |spine_ow[6]                                
spine_ow[7]                                |spine_ow[7]                                
spine_ow[8]                                |spine_ow[8]                                
spine_ow[9]                                |spine_ow[9]                                
spine_ow[10]                               |spine_ow[10]                               
spine_ow[11]                               |spine_ow[11]                               
spine_ow[12]                               |spine_ow[12]                               
spine_ow[13]                               |spine_ow[13]                               
spine_ow[14]                               |spine_ow[14]                               
spine_ow[15]                               |spine_ow[15]                               
spine_ow[16]                               |spine_ow[16]                               
spine_ow[17]                               |spine_ow[17]                               
spine_ow[18]                               |spine_ow[18]                               
spine_ow[19]                               |spine_ow[19]                               
spine_ow[20]                               |spine_ow[20]                               
spine_ow[21]                               |spine_ow[21]                               
spine_ow[22]                               |spine_ow[22]                               
spine_ow[23]                               |spine_ow[23]                               
spine_ow[24]                               |spine_ow[24]                               
spine_ow[25]                               |spine_ow[25]                               
um_ena[0]                                  |um_ena[0]                                  
um_ena[1]                                  |um_ena[1]                                  
um_ena[2]                                  |um_ena[2]                                  
um_ena[3]                                  |um_ena[3]                                  
um_ena[4]                                  |um_ena[4]                                  
um_ena[5]                                  |um_ena[5]                                  
um_ena[6]                                  |um_ena[6]                                  
um_ena[7]                                  |um_ena[7]                                  
um_ena[8]                                  |um_ena[8]                                  
um_ena[9]                                  |um_ena[9]                                  
um_ena[10]                                 |um_ena[10]                                 
um_ena[11]                                 |um_ena[11]                                 
um_iw[0]                                   |um_iw[0]                                   
um_iw[1]                                   |um_iw[1]                                   
um_iw[2]                                   |um_iw[2]                                   
um_iw[3]                                   |um_iw[3]                                   
um_iw[4]                                   |um_iw[4]                                   
um_iw[5]                                   |um_iw[5]                                   
um_iw[6]                                   |um_iw[6]                                   
um_iw[7]                                   |um_iw[7]                                   
um_iw[8]                                   |um_iw[8]                                   
um_iw[9]                                   |um_iw[9]                                   
um_iw[10]                                  |um_iw[10]                                  
um_iw[11]                                  |um_iw[11]                                  
um_iw[12]                                  |um_iw[12]                                  
um_iw[13]                                  |um_iw[13]                                  
um_iw[14]                                  |um_iw[14]                                  
um_iw[15]                                  |um_iw[15]                                  
um_iw[16]                                  |um_iw[16]                                  
um_iw[17]                                  |um_iw[17]                                  
um_iw[18]                                  |um_iw[18]                                  
um_iw[19]                                  |um_iw[19]                                  
um_iw[20]                                  |um_iw[20]                                  
um_iw[21]                                  |um_iw[21]                                  
um_iw[22]                                  |um_iw[22]                                  
um_iw[23]                                  |um_iw[23]                                  
um_iw[24]                                  |um_iw[24]                                  
um_iw[25]                                  |um_iw[25]                                  
um_iw[26]                                  |um_iw[26]                                  
um_iw[27]                                  |um_iw[27]                                  
um_iw[28]                                  |um_iw[28]                                  
um_iw[29]                                  |um_iw[29]                                  
um_iw[30]                                  |um_iw[30]                                  
um_iw[31]                                  |um_iw[31]                                  
um_iw[32]                                  |um_iw[32]                                  
um_iw[33]                                  |um_iw[33]                                  
um_iw[34]                                  |um_iw[34]                                  
um_iw[35]                                  |um_iw[35]                                  
um_iw[36]                                  |um_iw[36]                                  
um_iw[37]                                  |um_iw[37]                                  
um_iw[38]                                  |um_iw[38]                                  
um_iw[39]                                  |um_iw[39]                                  
um_iw[40]                                  |um_iw[40]                                  
um_iw[41]                                  |um_iw[41]                                  
um_iw[42]                                  |um_iw[42]                                  
um_iw[43]                                  |um_iw[43]                                  
um_iw[44]                                  |um_iw[44]                                  
um_iw[45]                                  |um_iw[45]                                  
um_iw[46]                                  |um_iw[46]                                  
um_iw[47]                                  |um_iw[47]                                  
um_iw[48]                                  |um_iw[48]                                  
um_iw[49]                                  |um_iw[49]                                  
um_iw[50]                                  |um_iw[50]                                  
um_iw[51]                                  |um_iw[51]                                  
um_iw[52]                                  |um_iw[52]                                  
um_iw[53]                                  |um_iw[53]                                  
um_iw[54]                                  |um_iw[54]                                  
um_iw[55]                                  |um_iw[55]                                  
um_iw[56]                                  |um_iw[56]                                  
um_iw[57]                                  |um_iw[57]                                  
um_iw[58]                                  |um_iw[58]                                  
um_iw[59]                                  |um_iw[59]                                  
um_iw[60]                                  |um_iw[60]                                  
um_iw[61]                                  |um_iw[61]                                  
um_iw[62]                                  |um_iw[62]                                  
um_iw[63]                                  |um_iw[63]                                  
um_iw[64]                                  |um_iw[64]                                  
um_iw[65]                                  |um_iw[65]                                  
um_iw[66]                                  |um_iw[66]                                  
um_iw[67]                                  |um_iw[67]                                  
um_iw[68]                                  |um_iw[68]                                  
um_iw[69]                                  |um_iw[69]                                  
um_iw[70]                                  |um_iw[70]                                  
um_iw[71]                                  |um_iw[71]                                  
um_iw[72]                                  |um_iw[72]                                  
um_iw[73]                                  |um_iw[73]                                  
um_iw[74]                                  |um_iw[74]                                  
um_iw[75]                                  |um_iw[75]                                  
um_iw[76]                                  |um_iw[76]                                  
um_iw[77]                                  |um_iw[77]                                  
um_iw[78]                                  |um_iw[78]                                  
um_iw[79]                                  |um_iw[79]                                  
um_iw[80]                                  |um_iw[80]                                  
um_iw[81]                                  |um_iw[81]                                  
um_iw[82]                                  |um_iw[82]                                  
um_iw[83]                                  |um_iw[83]                                  
um_iw[84]                                  |um_iw[84]                                  
um_iw[85]                                  |um_iw[85]                                  
um_iw[86]                                  |um_iw[86]                                  
um_iw[87]                                  |um_iw[87]                                  
um_iw[88]                                  |um_iw[88]                                  
um_iw[89]                                  |um_iw[89]                                  
um_iw[90]                                  |um_iw[90]                                  
um_iw[91]                                  |um_iw[91]                                  
um_iw[92]                                  |um_iw[92]                                  
um_iw[93]                                  |um_iw[93]                                  
um_iw[94]                                  |um_iw[94]                                  
um_iw[95]                                  |um_iw[95]                                  
um_iw[96]                                  |um_iw[96]                                  
um_iw[97]                                  |um_iw[97]                                  
um_iw[98]                                  |um_iw[98]                                  
um_iw[99]                                  |um_iw[99]                                  
um_iw[100]                                 |um_iw[100]                                 
um_iw[101]                                 |um_iw[101]                                 
um_iw[102]                                 |um_iw[102]                                 
um_iw[103]                                 |um_iw[103]                                 
um_iw[104]                                 |um_iw[104]                                 
um_iw[105]                                 |um_iw[105]                                 
um_iw[106]                                 |um_iw[106]                                 
um_iw[107]                                 |um_iw[107]                                 
um_iw[108]                                 |um_iw[108]                                 
um_iw[109]                                 |um_iw[109]                                 
um_iw[110]                                 |um_iw[110]                                 
um_iw[111]                                 |um_iw[111]                                 
um_iw[112]                                 |um_iw[112]                                 
um_iw[113]                                 |um_iw[113]                                 
um_iw[114]                                 |um_iw[114]                                 
um_iw[115]                                 |um_iw[115]                                 
um_iw[116]                                 |um_iw[116]                                 
um_iw[117]                                 |um_iw[117]                                 
um_iw[118]                                 |um_iw[118]                                 
um_iw[119]                                 |um_iw[119]                                 
um_iw[120]                                 |um_iw[120]                                 
um_iw[121]                                 |um_iw[121]                                 
um_iw[122]                                 |um_iw[122]                                 
um_iw[123]                                 |um_iw[123]                                 
um_iw[124]                                 |um_iw[124]                                 
um_iw[125]                                 |um_iw[125]                                 
um_iw[126]                                 |um_iw[126]                                 
um_iw[127]                                 |um_iw[127]                                 
um_iw[128]                                 |um_iw[128]                                 
um_iw[129]                                 |um_iw[129]                                 
um_iw[130]                                 |um_iw[130]                                 
um_iw[131]                                 |um_iw[131]                                 
um_iw[132]                                 |um_iw[132]                                 
um_iw[133]                                 |um_iw[133]                                 
um_iw[134]                                 |um_iw[134]                                 
um_iw[135]                                 |um_iw[135]                                 
um_iw[136]                                 |um_iw[136]                                 
um_iw[137]                                 |um_iw[137]                                 
um_iw[138]                                 |um_iw[138]                                 
um_iw[139]                                 |um_iw[139]                                 
um_iw[140]                                 |um_iw[140]                                 
um_iw[141]                                 |um_iw[141]                                 
um_iw[142]                                 |um_iw[142]                                 
um_iw[143]                                 |um_iw[143]                                 
um_iw[144]                                 |um_iw[144]                                 
um_iw[145]                                 |um_iw[145]                                 
um_iw[146]                                 |um_iw[146]                                 
um_iw[147]                                 |um_iw[147]                                 
um_iw[148]                                 |um_iw[148]                                 
um_iw[149]                                 |um_iw[149]                                 
um_iw[150]                                 |um_iw[150]                                 
um_iw[151]                                 |um_iw[151]                                 
um_iw[152]                                 |um_iw[152]                                 
um_iw[153]                                 |um_iw[153]                                 
um_iw[154]                                 |um_iw[154]                                 
um_iw[155]                                 |um_iw[155]                                 
um_iw[156]                                 |um_iw[156]                                 
um_iw[157]                                 |um_iw[157]                                 
um_iw[158]                                 |um_iw[158]                                 
um_iw[159]                                 |um_iw[159]                                 
um_iw[160]                                 |um_iw[160]                                 
um_iw[161]                                 |um_iw[161]                                 
um_iw[162]                                 |um_iw[162]                                 
um_iw[163]                                 |um_iw[163]                                 
um_iw[164]                                 |um_iw[164]                                 
um_iw[165]                                 |um_iw[165]                                 
um_iw[166]                                 |um_iw[166]                                 
um_iw[167]                                 |um_iw[167]                                 
um_iw[168]                                 |um_iw[168]                                 
um_iw[169]                                 |um_iw[169]                                 
um_iw[170]                                 |um_iw[170]                                 
um_iw[171]                                 |um_iw[171]                                 
um_iw[172]                                 |um_iw[172]                                 
um_iw[173]                                 |um_iw[173]                                 
um_iw[174]                                 |um_iw[174]                                 
um_iw[175]                                 |um_iw[175]                                 
um_iw[176]                                 |um_iw[176]                                 
um_iw[177]                                 |um_iw[177]                                 
um_iw[178]                                 |um_iw[178]                                 
um_iw[179]                                 |um_iw[179]                                 
um_iw[180]                                 |um_iw[180]                                 
um_iw[181]                                 |um_iw[181]                                 
um_iw[182]                                 |um_iw[182]                                 
um_iw[183]                                 |um_iw[183]                                 
um_iw[184]                                 |um_iw[184]                                 
um_iw[185]                                 |um_iw[185]                                 
um_iw[186]                                 |um_iw[186]                                 
um_iw[187]                                 |um_iw[187]                                 
um_iw[188]                                 |um_iw[188]                                 
um_iw[189]                                 |um_iw[189]                                 
um_iw[190]                                 |um_iw[190]                                 
um_iw[191]                                 |um_iw[191]                                 
um_iw[192]                                 |um_iw[192]                                 
um_iw[193]                                 |um_iw[193]                                 
um_iw[194]                                 |um_iw[194]                                 
um_iw[195]                                 |um_iw[195]                                 
um_iw[196]                                 |um_iw[196]                                 
um_iw[197]                                 |um_iw[197]                                 
um_iw[198]                                 |um_iw[198]                                 
um_iw[199]                                 |um_iw[199]                                 
um_iw[200]                                 |um_iw[200]                                 
um_iw[201]                                 |um_iw[201]                                 
um_iw[202]                                 |um_iw[202]                                 
um_iw[203]                                 |um_iw[203]                                 
um_iw[204]                                 |um_iw[204]                                 
um_iw[205]                                 |um_iw[205]                                 
um_iw[206]                                 |um_iw[206]                                 
um_iw[207]                                 |um_iw[207]                                 
um_iw[208]                                 |um_iw[208]                                 
um_iw[209]                                 |um_iw[209]                                 
um_iw[210]                                 |um_iw[210]                                 
um_iw[211]                                 |um_iw[211]                                 
um_iw[212]                                 |um_iw[212]                                 
um_iw[213]                                 |um_iw[213]                                 
um_iw[214]                                 |um_iw[214]                                 
um_iw[215]                                 |um_iw[215]                                 
um_k_zero[0]                               |um_k_zero[0]                               
um_k_zero[1]                               |um_k_zero[1]                               
um_k_zero[2]                               |um_k_zero[2]                               
um_k_zero[3]                               |um_k_zero[3]                               
um_k_zero[4]                               |um_k_zero[4]                               
um_k_zero[5]                               |um_k_zero[5]                               
um_k_zero[6]                               |um_k_zero[6]                               
um_k_zero[7]                               |um_k_zero[7]                               
um_k_zero[8]                               |um_k_zero[8]                               
um_k_zero[9]                               |um_k_zero[9]                               
um_k_zero[10]                              |um_k_zero[10]                              
um_k_zero[11]                              |um_k_zero[11]                              
um_ow[0]                                   |um_ow[0]                                   
um_ow[1]                                   |um_ow[1]                                   
um_ow[2]                                   |um_ow[2]                                   
um_ow[3]                                   |um_ow[3]                                   
um_ow[4]                                   |um_ow[4]                                   
um_ow[5]                                   |um_ow[5]                                   
um_ow[6]                                   |um_ow[6]                                   
um_ow[7]                                   |um_ow[7]                                   
um_ow[8]                                   |um_ow[8]                                   
um_ow[9]                                   |um_ow[9]                                   
um_ow[10]                                  |um_ow[10]                                  
um_ow[11]                                  |um_ow[11]                                  
um_ow[12]                                  |um_ow[12]                                  
um_ow[13]                                  |um_ow[13]                                  
um_ow[14]                                  |um_ow[14]                                  
um_ow[15]                                  |um_ow[15]                                  
um_ow[16]                                  |um_ow[16]                                  
um_ow[17]                                  |um_ow[17]                                  
um_ow[18]                                  |um_ow[18]                                  
um_ow[19]                                  |um_ow[19]                                  
um_ow[20]                                  |um_ow[20]                                  
um_ow[21]                                  |um_ow[21]                                  
um_ow[22]                                  |um_ow[22]                                  
um_ow[23]                                  |um_ow[23]                                  
um_ow[24]                                  |um_ow[24]                                  
um_ow[25]                                  |um_ow[25]                                  
um_ow[26]                                  |um_ow[26]                                  
um_ow[27]                                  |um_ow[27]                                  
um_ow[28]                                  |um_ow[28]                                  
um_ow[29]                                  |um_ow[29]                                  
um_ow[30]                                  |um_ow[30]                                  
um_ow[31]                                  |um_ow[31]                                  
um_ow[32]                                  |um_ow[32]                                  
um_ow[33]                                  |um_ow[33]                                  
um_ow[34]                                  |um_ow[34]                                  
um_ow[35]                                  |um_ow[35]                                  
um_ow[36]                                  |um_ow[36]                                  
um_ow[37]                                  |um_ow[37]                                  
um_ow[38]                                  |um_ow[38]                                  
um_ow[39]                                  |um_ow[39]                                  
um_ow[40]                                  |um_ow[40]                                  
um_ow[41]                                  |um_ow[41]                                  
um_ow[42]                                  |um_ow[42]                                  
um_ow[43]                                  |um_ow[43]                                  
um_ow[44]                                  |um_ow[44]                                  
um_ow[45]                                  |um_ow[45]                                  
um_ow[46]                                  |um_ow[46]                                  
um_ow[47]                                  |um_ow[47]                                  
um_ow[48]                                  |um_ow[48]                                  
um_ow[49]                                  |um_ow[49]                                  
um_ow[50]                                  |um_ow[50]                                  
um_ow[51]                                  |um_ow[51]                                  
um_ow[52]                                  |um_ow[52]                                  
um_ow[53]                                  |um_ow[53]                                  
um_ow[54]                                  |um_ow[54]                                  
um_ow[55]                                  |um_ow[55]                                  
um_ow[56]                                  |um_ow[56]                                  
um_ow[57]                                  |um_ow[57]                                  
um_ow[58]                                  |um_ow[58]                                  
um_ow[59]                                  |um_ow[59]                                  
um_ow[60]                                  |um_ow[60]                                  
um_ow[61]                                  |um_ow[61]                                  
um_ow[62]                                  |um_ow[62]                                  
um_ow[63]                                  |um_ow[63]                                  
um_ow[64]                                  |um_ow[64]                                  
um_ow[65]                                  |um_ow[65]                                  
um_ow[66]                                  |um_ow[66]                                  
um_ow[67]                                  |um_ow[67]                                  
um_ow[68]                                  |um_ow[68]                                  
um_ow[69]                                  |um_ow[69]                                  
um_ow[70]                                  |um_ow[70]                                  
um_ow[71]                                  |um_ow[71]                                  
um_ow[72]                                  |um_ow[72]                                  
um_ow[73]                                  |um_ow[73]                                  
um_ow[74]                                  |um_ow[74]                                  
um_ow[75]                                  |um_ow[75]                                  
um_ow[76]                                  |um_ow[76]                                  
um_ow[77]                                  |um_ow[77]                                  
um_ow[78]                                  |um_ow[78]                                  
um_ow[79]                                  |um_ow[79]                                  
um_ow[80]                                  |um_ow[80]                                  
um_ow[81]                                  |um_ow[81]                                  
um_ow[82]                                  |um_ow[82]                                  
um_ow[83]                                  |um_ow[83]                                  
um_ow[84]                                  |um_ow[84]                                  
um_ow[85]                                  |um_ow[85]                                  
um_ow[86]                                  |um_ow[86]                                  
um_ow[87]                                  |um_ow[87]                                  
um_ow[88]                                  |um_ow[88]                                  
um_ow[89]                                  |um_ow[89]                                  
um_ow[90]                                  |um_ow[90]                                  
um_ow[91]                                  |um_ow[91]                                  
um_ow[92]                                  |um_ow[92]                                  
um_ow[93]                                  |um_ow[93]                                  
um_ow[94]                                  |um_ow[94]                                  
um_ow[95]                                  |um_ow[95]                                  
um_ow[96]                                  |um_ow[96]                                  
um_ow[97]                                  |um_ow[97]                                  
um_ow[98]                                  |um_ow[98]                                  
um_ow[99]                                  |um_ow[99]                                  
um_ow[100]                                 |um_ow[100]                                 
um_ow[101]                                 |um_ow[101]                                 
um_ow[102]                                 |um_ow[102]                                 
um_ow[103]                                 |um_ow[103]                                 
um_ow[104]                                 |um_ow[104]                                 
um_ow[105]                                 |um_ow[105]                                 
um_ow[106]                                 |um_ow[106]                                 
um_ow[107]                                 |um_ow[107]                                 
um_ow[108]                                 |um_ow[108]                                 
um_ow[109]                                 |um_ow[109]                                 
um_ow[110]                                 |um_ow[110]                                 
um_ow[111]                                 |um_ow[111]                                 
um_ow[112]                                 |um_ow[112]                                 
um_ow[113]                                 |um_ow[113]                                 
um_ow[114]                                 |um_ow[114]                                 
um_ow[115]                                 |um_ow[115]                                 
um_ow[116]                                 |um_ow[116]                                 
um_ow[117]                                 |um_ow[117]                                 
um_ow[118]                                 |um_ow[118]                                 
um_ow[119]                                 |um_ow[119]                                 
um_ow[120]                                 |um_ow[120]                                 
um_ow[121]                                 |um_ow[121]                                 
um_ow[122]                                 |um_ow[122]                                 
um_ow[123]                                 |um_ow[123]                                 
um_ow[124]                                 |um_ow[124]                                 
um_ow[125]                                 |um_ow[125]                                 
um_ow[126]                                 |um_ow[126]                                 
um_ow[127]                                 |um_ow[127]                                 
um_ow[128]                                 |um_ow[128]                                 
um_ow[129]                                 |um_ow[129]                                 
um_ow[130]                                 |um_ow[130]                                 
um_ow[131]                                 |um_ow[131]                                 
um_ow[132]                                 |um_ow[132]                                 
um_ow[133]                                 |um_ow[133]                                 
um_ow[134]                                 |um_ow[134]                                 
um_ow[135]                                 |um_ow[135]                                 
um_ow[136]                                 |um_ow[136]                                 
um_ow[137]                                 |um_ow[137]                                 
um_ow[138]                                 |um_ow[138]                                 
um_ow[139]                                 |um_ow[139]                                 
um_ow[140]                                 |um_ow[140]                                 
um_ow[141]                                 |um_ow[141]                                 
um_ow[142]                                 |um_ow[142]                                 
um_ow[143]                                 |um_ow[143]                                 
um_ow[144]                                 |um_ow[144]                                 
um_ow[145]                                 |um_ow[145]                                 
um_ow[146]                                 |um_ow[146]                                 
um_ow[147]                                 |um_ow[147]                                 
um_ow[148]                                 |um_ow[148]                                 
um_ow[149]                                 |um_ow[149]                                 
um_ow[150]                                 |um_ow[150]                                 
um_ow[151]                                 |um_ow[151]                                 
um_ow[152]                                 |um_ow[152]                                 
um_ow[153]                                 |um_ow[153]                                 
um_ow[154]                                 |um_ow[154]                                 
um_ow[155]                                 |um_ow[155]                                 
um_ow[156]                                 |um_ow[156]                                 
um_ow[157]                                 |um_ow[157]                                 
um_ow[158]                                 |um_ow[158]                                 
um_ow[159]                                 |um_ow[159]                                 
um_ow[160]                                 |um_ow[160]                                 
um_ow[161]                                 |um_ow[161]                                 
um_ow[162]                                 |um_ow[162]                                 
um_ow[163]                                 |um_ow[163]                                 
um_ow[164]                                 |um_ow[164]                                 
um_ow[165]                                 |um_ow[165]                                 
um_ow[166]                                 |um_ow[166]                                 
um_ow[167]                                 |um_ow[167]                                 
um_ow[168]                                 |um_ow[168]                                 
um_ow[169]                                 |um_ow[169]                                 
um_ow[170]                                 |um_ow[170]                                 
um_ow[171]                                 |um_ow[171]                                 
um_ow[172]                                 |um_ow[172]                                 
um_ow[173]                                 |um_ow[173]                                 
um_ow[174]                                 |um_ow[174]                                 
um_ow[175]                                 |um_ow[175]                                 
um_ow[176]                                 |um_ow[176]                                 
um_ow[177]                                 |um_ow[177]                                 
um_ow[178]                                 |um_ow[178]                                 
um_ow[179]                                 |um_ow[179]                                 
um_ow[180]                                 |um_ow[180]                                 
um_ow[181]                                 |um_ow[181]                                 
um_ow[182]                                 |um_ow[182]                                 
um_ow[183]                                 |um_ow[183]                                 
um_ow[184]                                 |um_ow[184]                                 
um_ow[185]                                 |um_ow[185]                                 
um_ow[186]                                 |um_ow[186]                                 
um_ow[187]                                 |um_ow[187]                                 
um_ow[188]                                 |um_ow[188]                                 
um_ow[189]                                 |um_ow[189]                                 
um_ow[190]                                 |um_ow[190]                                 
um_ow[191]                                 |um_ow[191]                                 
um_ow[192]                                 |um_ow[192]                                 
um_ow[193]                                 |um_ow[193]                                 
um_ow[194]                                 |um_ow[194]                                 
um_ow[195]                                 |um_ow[195]                                 
um_ow[196]                                 |um_ow[196]                                 
um_ow[197]                                 |um_ow[197]                                 
um_ow[198]                                 |um_ow[198]                                 
um_ow[199]                                 |um_ow[199]                                 
um_ow[200]                                 |um_ow[200]                                 
um_ow[201]                                 |um_ow[201]                                 
um_ow[202]                                 |um_ow[202]                                 
um_ow[203]                                 |um_ow[203]                                 
um_ow[204]                                 |um_ow[204]                                 
um_ow[205]                                 |um_ow[205]                                 
um_ow[206]                                 |um_ow[206]                                 
um_ow[207]                                 |um_ow[207]                                 
um_ow[208]                                 |um_ow[208]                                 
um_ow[209]                                 |um_ow[209]                                 
um_ow[210]                                 |um_ow[210]                                 
um_ow[211]                                 |um_ow[211]                                 
um_ow[212]                                 |um_ow[212]                                 
um_ow[213]                                 |um_ow[213]                                 
um_ow[214]                                 |um_ow[214]                                 
um_ow[215]                                 |um_ow[215]                                 
um_ow[216]                                 |um_ow[216]                                 
um_ow[217]                                 |um_ow[217]                                 
um_ow[218]                                 |um_ow[218]                                 
um_ow[219]                                 |um_ow[219]                                 
um_ow[220]                                 |um_ow[220]                                 
um_ow[221]                                 |um_ow[221]                                 
um_ow[222]                                 |um_ow[222]                                 
um_ow[223]                                 |um_ow[223]                                 
um_ow[224]                                 |um_ow[224]                                 
um_ow[225]                                 |um_ow[225]                                 
um_ow[226]                                 |um_ow[226]                                 
um_ow[227]                                 |um_ow[227]                                 
um_ow[228]                                 |um_ow[228]                                 
um_ow[229]                                 |um_ow[229]                                 
um_ow[230]                                 |um_ow[230]                                 
um_ow[231]                                 |um_ow[231]                                 
um_ow[232]                                 |um_ow[232]                                 
um_ow[233]                                 |um_ow[233]                                 
um_ow[234]                                 |um_ow[234]                                 
um_ow[235]                                 |um_ow[235]                                 
um_ow[236]                                 |um_ow[236]                                 
um_ow[237]                                 |um_ow[237]                                 
um_ow[238]                                 |um_ow[238]                                 
um_ow[239]                                 |um_ow[239]                                 
um_ow[240]                                 |um_ow[240]                                 
um_ow[241]                                 |um_ow[241]                                 
um_ow[242]                                 |um_ow[242]                                 
um_ow[243]                                 |um_ow[243]                                 
um_ow[244]                                 |um_ow[244]                                 
um_ow[245]                                 |um_ow[245]                                 
um_ow[246]                                 |um_ow[246]                                 
um_ow[247]                                 |um_ow[247]                                 
um_ow[248]                                 |um_ow[248]                                 
um_ow[249]                                 |um_ow[249]                                 
um_ow[250]                                 |um_ow[250]                                 
um_ow[251]                                 |um_ow[251]                                 
um_ow[252]                                 |um_ow[252]                                 
um_ow[253]                                 |um_ow[253]                                 
um_ow[254]                                 |um_ow[254]                                 
um_ow[255]                                 |um_ow[255]                                 
um_ow[256]                                 |um_ow[256]                                 
um_ow[257]                                 |um_ow[257]                                 
um_ow[258]                                 |um_ow[258]                                 
um_ow[259]                                 |um_ow[259]                                 
um_ow[260]                                 |um_ow[260]                                 
um_ow[261]                                 |um_ow[261]                                 
um_ow[262]                                 |um_ow[262]                                 
um_ow[263]                                 |um_ow[263]                                 
um_ow[264]                                 |um_ow[264]                                 
um_ow[265]                                 |um_ow[265]                                 
um_ow[266]                                 |um_ow[266]                                 
um_ow[267]                                 |um_ow[267]                                 
um_ow[268]                                 |um_ow[268]                                 
um_ow[269]                                 |um_ow[269]                                 
um_ow[270]                                 |um_ow[270]                                 
um_ow[271]                                 |um_ow[271]                                 
um_ow[272]                                 |um_ow[272]                                 
um_ow[273]                                 |um_ow[273]                                 
um_ow[274]                                 |um_ow[274]                                 
um_ow[275]                                 |um_ow[275]                                 
um_ow[276]                                 |um_ow[276]                                 
um_ow[277]                                 |um_ow[277]                                 
um_ow[278]                                 |um_ow[278]                                 
um_ow[279]                                 |um_ow[279]                                 
um_ow[280]                                 |um_ow[280]                                 
um_ow[281]                                 |um_ow[281]                                 
um_ow[282]                                 |um_ow[282]                                 
um_ow[283]                                 |um_ow[283]                                 
um_ow[284]                                 |um_ow[284]                                 
um_ow[285]                                 |um_ow[285]                                 
um_ow[286]                                 |um_ow[286]                                 
um_ow[287]                                 |um_ow[287]                                 
um_pg_ena[0]                               |um_pg_ena[0]                               
um_pg_ena[1]                               |um_pg_ena[1]                               
um_pg_ena[2]                               |um_pg_ena[2]                               
um_pg_ena[3]                               |um_pg_ena[3]                               
um_pg_ena[4]                               |um_pg_ena[4]                               
um_pg_ena[5]                               |um_pg_ena[5]                               
um_pg_ena[6]                               |um_pg_ena[6]                               
um_pg_ena[7]                               |um_pg_ena[7]                               
um_pg_ena[8]                               |um_pg_ena[8]                               
um_pg_ena[9]                               |um_pg_ena[9]                               
um_pg_ena[10]                              |um_pg_ena[10]                              
um_pg_ena[11]                              |um_pg_ena[11]                              
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_mux and tt_mux are equivalent.

Cell tt_pg_1v5_ll_2 (0) disconnected node: GPWR
Cell tt_pg_1v5_ll_2 (0) disconnected node: VGND
Cell tt_pg_1v5_ll_2 (0) disconnected node: VPWR
Cell tt_pg_1v5_ll_2 (0) disconnected node: ctrl

Subcircuit pins:
Circuit 1: tt_pg_1v5_ll_2                  |Circuit 2: tt_pg_1v5_ll_2                  
-------------------------------------------|-------------------------------------------
GPWR                                       |GPWR                                       
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
ctrl                                       |ctrl                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_pg_1v5_ll_2 and tt_pg_1v5_ll_2 are equivalent.

Cell tt_um_rejunity_vga_logo (0) disconnected node: VGND
Cell tt_um_rejunity_vga_logo (0) disconnected node: VPWR
Cell tt_um_rejunity_vga_logo (0) disconnected node: clk
Cell tt_um_rejunity_vga_logo (0) disconnected node: ena
Cell tt_um_rejunity_vga_logo (0) disconnected node: rst_n
Cell tt_um_rejunity_vga_logo (0) disconnected node: ui_in[0]
Cell tt_um_rejunity_vga_logo (0) disconnected node: ui_in[1]
Cell tt_um_rejunity_vga_logo (0) disconnected node: ui_in[2]
Cell tt_um_rejunity_vga_logo (0) disconnected node: ui_in[3]
Cell tt_um_rejunity_vga_logo (0) disconnected node: ui_in[4]
Cell tt_um_rejunity_vga_logo (0) disconnected node: ui_in[5]
Cell tt_um_rejunity_vga_logo (0) disconnected node: ui_in[6]
Cell tt_um_rejunity_vga_logo (0) disconnected node: ui_in[7]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_in[0]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_in[1]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_in[2]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_in[3]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_in[4]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_in[5]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_in[6]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_in[7]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_oe[0]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_oe[1]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_oe[2]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_oe[3]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_oe[4]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_oe[5]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_oe[6]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_oe[7]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_out[0]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_out[1]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_out[2]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_out[3]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_out[4]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_out[5]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_out[6]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uio_out[7]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uo_out[0]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uo_out[1]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uo_out[2]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uo_out[3]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uo_out[4]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uo_out[5]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uo_out[6]
Cell tt_um_rejunity_vga_logo (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_rejunity_vga_logo         |Circuit 2: tt_um_rejunity_vga_logo         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_rejunity_vga_logo and tt_um_rejunity_vga_logo are equivalent.

Cell tt_um_rebeccargb_vga_pride (0) disconnected node: VGND
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: VPWR
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: clk
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ena
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: rst_n
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ui_in[0]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ui_in[1]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ui_in[2]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ui_in[3]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ui_in[4]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ui_in[5]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ui_in[6]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: ui_in[7]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_in[0]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_in[1]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_in[2]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_in[3]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_in[4]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_in[5]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_in[6]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_in[7]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_oe[0]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_oe[1]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_oe[2]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_oe[3]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_oe[4]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_oe[5]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_oe[6]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_oe[7]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_out[0]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_out[1]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_out[2]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_out[3]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_out[4]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_out[5]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_out[6]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uio_out[7]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uo_out[0]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uo_out[1]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uo_out[2]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uo_out[3]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uo_out[4]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uo_out[5]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uo_out[6]
Cell tt_um_rebeccargb_vga_pride (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_rebeccargb_vga_pride      |Circuit 2: tt_um_rebeccargb_vga_pride      
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_rebeccargb_vga_pride and tt_um_rebeccargb_vga_pride are equivalent.

Cell tt_um_factory_test (0) disconnected node: VGND
Cell tt_um_factory_test (0) disconnected node: VPWR
Cell tt_um_factory_test (0) disconnected node: clk
Cell tt_um_factory_test (0) disconnected node: ena
Cell tt_um_factory_test (0) disconnected node: rst_n
Cell tt_um_factory_test (0) disconnected node: ui_in[0]
Cell tt_um_factory_test (0) disconnected node: ui_in[1]
Cell tt_um_factory_test (0) disconnected node: ui_in[2]
Cell tt_um_factory_test (0) disconnected node: ui_in[3]
Cell tt_um_factory_test (0) disconnected node: ui_in[4]
Cell tt_um_factory_test (0) disconnected node: ui_in[5]
Cell tt_um_factory_test (0) disconnected node: ui_in[6]
Cell tt_um_factory_test (0) disconnected node: ui_in[7]
Cell tt_um_factory_test (0) disconnected node: uio_in[0]
Cell tt_um_factory_test (0) disconnected node: uio_in[1]
Cell tt_um_factory_test (0) disconnected node: uio_in[2]
Cell tt_um_factory_test (0) disconnected node: uio_in[3]
Cell tt_um_factory_test (0) disconnected node: uio_in[4]
Cell tt_um_factory_test (0) disconnected node: uio_in[5]
Cell tt_um_factory_test (0) disconnected node: uio_in[6]
Cell tt_um_factory_test (0) disconnected node: uio_in[7]
Cell tt_um_factory_test (0) disconnected node: uio_oe[0]
Cell tt_um_factory_test (0) disconnected node: uio_oe[1]
Cell tt_um_factory_test (0) disconnected node: uio_oe[2]
Cell tt_um_factory_test (0) disconnected node: uio_oe[3]
Cell tt_um_factory_test (0) disconnected node: uio_oe[4]
Cell tt_um_factory_test (0) disconnected node: uio_oe[5]
Cell tt_um_factory_test (0) disconnected node: uio_oe[6]
Cell tt_um_factory_test (0) disconnected node: uio_oe[7]
Cell tt_um_factory_test (0) disconnected node: uio_out[0]
Cell tt_um_factory_test (0) disconnected node: uio_out[1]
Cell tt_um_factory_test (0) disconnected node: uio_out[2]
Cell tt_um_factory_test (0) disconnected node: uio_out[3]
Cell tt_um_factory_test (0) disconnected node: uio_out[4]
Cell tt_um_factory_test (0) disconnected node: uio_out[5]
Cell tt_um_factory_test (0) disconnected node: uio_out[6]
Cell tt_um_factory_test (0) disconnected node: uio_out[7]
Cell tt_um_factory_test (0) disconnected node: uo_out[0]
Cell tt_um_factory_test (0) disconnected node: uo_out[1]
Cell tt_um_factory_test (0) disconnected node: uo_out[2]
Cell tt_um_factory_test (0) disconnected node: uo_out[3]
Cell tt_um_factory_test (0) disconnected node: uo_out[4]
Cell tt_um_factory_test (0) disconnected node: uo_out[5]
Cell tt_um_factory_test (0) disconnected node: uo_out[6]
Cell tt_um_factory_test (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_factory_test              |Circuit 2: tt_um_factory_test              
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_factory_test and tt_um_factory_test are equivalent.

Cell tt_ctrl (0) disconnected node: VGND
Cell tt_ctrl (0) disconnected node: VPWR
Cell tt_ctrl (0) disconnected node: ctrl_ena
Cell tt_ctrl (0) disconnected node: ctrl_sel_inc
Cell tt_ctrl (0) disconnected node: ctrl_sel_rst_n
Cell tt_ctrl (0) disconnected node: k_one
Cell tt_ctrl (0) disconnected node: k_zero
Cell tt_ctrl (0) disconnected node: pad_ui_in[0]
Cell tt_ctrl (0) disconnected node: pad_ui_in[1]
Cell tt_ctrl (0) disconnected node: pad_ui_in[2]
Cell tt_ctrl (0) disconnected node: pad_ui_in[3]
Cell tt_ctrl (0) disconnected node: pad_ui_in[4]
Cell tt_ctrl (0) disconnected node: pad_ui_in[5]
Cell tt_ctrl (0) disconnected node: pad_ui_in[6]
Cell tt_ctrl (0) disconnected node: pad_ui_in[7]
Cell tt_ctrl (0) disconnected node: pad_ui_in[8]
Cell tt_ctrl (0) disconnected node: pad_ui_in[9]
Cell tt_ctrl (0) disconnected node: pad_uio_in[0]
Cell tt_ctrl (0) disconnected node: pad_uio_in[1]
Cell tt_ctrl (0) disconnected node: pad_uio_in[2]
Cell tt_ctrl (0) disconnected node: pad_uio_in[3]
Cell tt_ctrl (0) disconnected node: pad_uio_in[4]
Cell tt_ctrl (0) disconnected node: pad_uio_in[5]
Cell tt_ctrl (0) disconnected node: pad_uio_in[6]
Cell tt_ctrl (0) disconnected node: pad_uio_in[7]
Cell tt_ctrl (0) disconnected node: pad_uio_oex[0]
Cell tt_ctrl (0) disconnected node: pad_uio_oex[1]
Cell tt_ctrl (0) disconnected node: pad_uio_oex[2]
Cell tt_ctrl (0) disconnected node: pad_uio_oex[3]
Cell tt_ctrl (0) disconnected node: pad_uio_oex[4]
Cell tt_ctrl (0) disconnected node: pad_uio_oex[5]
Cell tt_ctrl (0) disconnected node: pad_uio_oex[6]
Cell tt_ctrl (0) disconnected node: pad_uio_oex[7]
Cell tt_ctrl (0) disconnected node: pad_uio_out[0]
Cell tt_ctrl (0) disconnected node: pad_uio_out[1]
Cell tt_ctrl (0) disconnected node: pad_uio_out[2]
Cell tt_ctrl (0) disconnected node: pad_uio_out[3]
Cell tt_ctrl (0) disconnected node: pad_uio_out[4]
Cell tt_ctrl (0) disconnected node: pad_uio_out[5]
Cell tt_ctrl (0) disconnected node: pad_uio_out[6]
Cell tt_ctrl (0) disconnected node: pad_uio_out[7]
Cell tt_ctrl (0) disconnected node: pad_uo_out[0]
Cell tt_ctrl (0) disconnected node: pad_uo_out[1]
Cell tt_ctrl (0) disconnected node: pad_uo_out[2]
Cell tt_ctrl (0) disconnected node: pad_uo_out[3]
Cell tt_ctrl (0) disconnected node: pad_uo_out[4]
Cell tt_ctrl (0) disconnected node: pad_uo_out[5]
Cell tt_ctrl (0) disconnected node: pad_uo_out[6]
Cell tt_ctrl (0) disconnected node: pad_uo_out[7]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[0]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[1]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[2]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[3]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[4]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[5]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[6]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[7]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[8]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[9]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[10]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[11]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[12]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[13]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[14]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[15]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[16]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[17]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[18]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[19]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[20]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[21]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[22]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[23]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[24]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[25]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[26]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[27]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[28]
Cell tt_ctrl (0) disconnected node: spine_bot_iw[29]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[0]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[1]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[2]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[3]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[4]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[5]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[6]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[7]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[8]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[9]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[10]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[11]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[12]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[13]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[14]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[15]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[16]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[17]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[18]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[19]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[20]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[21]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[22]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[23]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[24]
Cell tt_ctrl (0) disconnected node: spine_bot_ow[25]
Cell tt_ctrl (0) disconnected node: spine_top_iw[0]
Cell tt_ctrl (0) disconnected node: spine_top_iw[1]
Cell tt_ctrl (0) disconnected node: spine_top_iw[2]
Cell tt_ctrl (0) disconnected node: spine_top_iw[3]
Cell tt_ctrl (0) disconnected node: spine_top_iw[4]
Cell tt_ctrl (0) disconnected node: spine_top_iw[5]
Cell tt_ctrl (0) disconnected node: spine_top_iw[6]
Cell tt_ctrl (0) disconnected node: spine_top_iw[7]
Cell tt_ctrl (0) disconnected node: spine_top_iw[8]
Cell tt_ctrl (0) disconnected node: spine_top_iw[9]
Cell tt_ctrl (0) disconnected node: spine_top_iw[10]
Cell tt_ctrl (0) disconnected node: spine_top_iw[11]
Cell tt_ctrl (0) disconnected node: spine_top_iw[12]
Cell tt_ctrl (0) disconnected node: spine_top_iw[13]
Cell tt_ctrl (0) disconnected node: spine_top_iw[14]
Cell tt_ctrl (0) disconnected node: spine_top_iw[15]
Cell tt_ctrl (0) disconnected node: spine_top_iw[16]
Cell tt_ctrl (0) disconnected node: spine_top_iw[17]
Cell tt_ctrl (0) disconnected node: spine_top_iw[18]
Cell tt_ctrl (0) disconnected node: spine_top_iw[19]
Cell tt_ctrl (0) disconnected node: spine_top_iw[20]
Cell tt_ctrl (0) disconnected node: spine_top_iw[21]
Cell tt_ctrl (0) disconnected node: spine_top_iw[22]
Cell tt_ctrl (0) disconnected node: spine_top_iw[23]
Cell tt_ctrl (0) disconnected node: spine_top_iw[24]
Cell tt_ctrl (0) disconnected node: spine_top_iw[25]
Cell tt_ctrl (0) disconnected node: spine_top_iw[26]
Cell tt_ctrl (0) disconnected node: spine_top_iw[27]
Cell tt_ctrl (0) disconnected node: spine_top_iw[28]
Cell tt_ctrl (0) disconnected node: spine_top_iw[29]
Cell tt_ctrl (0) disconnected node: spine_top_ow[0]
Cell tt_ctrl (0) disconnected node: spine_top_ow[1]
Cell tt_ctrl (0) disconnected node: spine_top_ow[2]
Cell tt_ctrl (0) disconnected node: spine_top_ow[3]
Cell tt_ctrl (0) disconnected node: spine_top_ow[4]
Cell tt_ctrl (0) disconnected node: spine_top_ow[5]
Cell tt_ctrl (0) disconnected node: spine_top_ow[6]
Cell tt_ctrl (0) disconnected node: spine_top_ow[7]
Cell tt_ctrl (0) disconnected node: spine_top_ow[8]
Cell tt_ctrl (0) disconnected node: spine_top_ow[9]
Cell tt_ctrl (0) disconnected node: spine_top_ow[10]
Cell tt_ctrl (0) disconnected node: spine_top_ow[11]
Cell tt_ctrl (0) disconnected node: spine_top_ow[12]
Cell tt_ctrl (0) disconnected node: spine_top_ow[13]
Cell tt_ctrl (0) disconnected node: spine_top_ow[14]
Cell tt_ctrl (0) disconnected node: spine_top_ow[15]
Cell tt_ctrl (0) disconnected node: spine_top_ow[16]
Cell tt_ctrl (0) disconnected node: spine_top_ow[17]
Cell tt_ctrl (0) disconnected node: spine_top_ow[18]
Cell tt_ctrl (0) disconnected node: spine_top_ow[19]
Cell tt_ctrl (0) disconnected node: spine_top_ow[20]
Cell tt_ctrl (0) disconnected node: spine_top_ow[21]
Cell tt_ctrl (0) disconnected node: spine_top_ow[22]
Cell tt_ctrl (0) disconnected node: spine_top_ow[23]
Cell tt_ctrl (0) disconnected node: spine_top_ow[24]
Cell tt_ctrl (0) disconnected node: spine_top_ow[25]

Subcircuit pins:
Circuit 1: tt_ctrl                         |Circuit 2: tt_ctrl                         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
ctrl_ena                                   |ctrl_ena                                   
ctrl_sel_inc                               |ctrl_sel_inc                               
ctrl_sel_rst_n                             |ctrl_sel_rst_n                             
k_one                                      |k_one                                      
k_zero                                     |k_zero                                     
pad_ui_in[0]                               |pad_ui_in[0]                               
pad_ui_in[1]                               |pad_ui_in[1]                               
pad_ui_in[2]                               |pad_ui_in[2]                               
pad_ui_in[3]                               |pad_ui_in[3]                               
pad_ui_in[4]                               |pad_ui_in[4]                               
pad_ui_in[5]                               |pad_ui_in[5]                               
pad_ui_in[6]                               |pad_ui_in[6]                               
pad_ui_in[7]                               |pad_ui_in[7]                               
pad_ui_in[8]                               |pad_ui_in[8]                               
pad_ui_in[9]                               |pad_ui_in[9]                               
pad_uio_in[0]                              |pad_uio_in[0]                              
pad_uio_in[1]                              |pad_uio_in[1]                              
pad_uio_in[2]                              |pad_uio_in[2]                              
pad_uio_in[3]                              |pad_uio_in[3]                              
pad_uio_in[4]                              |pad_uio_in[4]                              
pad_uio_in[5]                              |pad_uio_in[5]                              
pad_uio_in[6]                              |pad_uio_in[6]                              
pad_uio_in[7]                              |pad_uio_in[7]                              
pad_uio_oex[0]                             |pad_uio_oex[0]                             
pad_uio_oex[1]                             |pad_uio_oex[1]                             
pad_uio_oex[2]                             |pad_uio_oex[2]                             
pad_uio_oex[3]                             |pad_uio_oex[3]                             
pad_uio_oex[4]                             |pad_uio_oex[4]                             
pad_uio_oex[5]                             |pad_uio_oex[5]                             
pad_uio_oex[6]                             |pad_uio_oex[6]                             
pad_uio_oex[7]                             |pad_uio_oex[7]                             
pad_uio_out[0]                             |pad_uio_out[0]                             
pad_uio_out[1]                             |pad_uio_out[1]                             
pad_uio_out[2]                             |pad_uio_out[2]                             
pad_uio_out[3]                             |pad_uio_out[3]                             
pad_uio_out[4]                             |pad_uio_out[4]                             
pad_uio_out[5]                             |pad_uio_out[5]                             
pad_uio_out[6]                             |pad_uio_out[6]                             
pad_uio_out[7]                             |pad_uio_out[7]                             
pad_uo_out[0]                              |pad_uo_out[0]                              
pad_uo_out[1]                              |pad_uo_out[1]                              
pad_uo_out[2]                              |pad_uo_out[2]                              
pad_uo_out[3]                              |pad_uo_out[3]                              
pad_uo_out[4]                              |pad_uo_out[4]                              
pad_uo_out[5]                              |pad_uo_out[5]                              
pad_uo_out[6]                              |pad_uo_out[6]                              
pad_uo_out[7]                              |pad_uo_out[7]                              
spine_bot_iw[0]                            |spine_bot_iw[0]                            
spine_bot_iw[1]                            |spine_bot_iw[1]                            
spine_bot_iw[2]                            |spine_bot_iw[2]                            
spine_bot_iw[3]                            |spine_bot_iw[3]                            
spine_bot_iw[4]                            |spine_bot_iw[4]                            
spine_bot_iw[5]                            |spine_bot_iw[5]                            
spine_bot_iw[6]                            |spine_bot_iw[6]                            
spine_bot_iw[7]                            |spine_bot_iw[7]                            
spine_bot_iw[8]                            |spine_bot_iw[8]                            
spine_bot_iw[9]                            |spine_bot_iw[9]                            
spine_bot_iw[10]                           |spine_bot_iw[10]                           
spine_bot_iw[11]                           |spine_bot_iw[11]                           
spine_bot_iw[12]                           |spine_bot_iw[12]                           
spine_bot_iw[13]                           |spine_bot_iw[13]                           
spine_bot_iw[14]                           |spine_bot_iw[14]                           
spine_bot_iw[15]                           |spine_bot_iw[15]                           
spine_bot_iw[16]                           |spine_bot_iw[16]                           
spine_bot_iw[17]                           |spine_bot_iw[17]                           
spine_bot_iw[18]                           |spine_bot_iw[18]                           
spine_bot_iw[19]                           |spine_bot_iw[19]                           
spine_bot_iw[20]                           |spine_bot_iw[20]                           
spine_bot_iw[21]                           |spine_bot_iw[21]                           
spine_bot_iw[22]                           |spine_bot_iw[22]                           
spine_bot_iw[23]                           |spine_bot_iw[23]                           
spine_bot_iw[24]                           |spine_bot_iw[24]                           
spine_bot_iw[25]                           |spine_bot_iw[25]                           
spine_bot_iw[26]                           |spine_bot_iw[26]                           
spine_bot_iw[27]                           |spine_bot_iw[27]                           
spine_bot_iw[28]                           |spine_bot_iw[28]                           
spine_bot_iw[29]                           |spine_bot_iw[29]                           
spine_bot_ow[0]                            |spine_bot_ow[0]                            
spine_bot_ow[1]                            |spine_bot_ow[1]                            
spine_bot_ow[2]                            |spine_bot_ow[2]                            
spine_bot_ow[3]                            |spine_bot_ow[3]                            
spine_bot_ow[4]                            |spine_bot_ow[4]                            
spine_bot_ow[5]                            |spine_bot_ow[5]                            
spine_bot_ow[6]                            |spine_bot_ow[6]                            
spine_bot_ow[7]                            |spine_bot_ow[7]                            
spine_bot_ow[8]                            |spine_bot_ow[8]                            
spine_bot_ow[9]                            |spine_bot_ow[9]                            
spine_bot_ow[10]                           |spine_bot_ow[10]                           
spine_bot_ow[11]                           |spine_bot_ow[11]                           
spine_bot_ow[12]                           |spine_bot_ow[12]                           
spine_bot_ow[13]                           |spine_bot_ow[13]                           
spine_bot_ow[14]                           |spine_bot_ow[14]                           
spine_bot_ow[15]                           |spine_bot_ow[15]                           
spine_bot_ow[16]                           |spine_bot_ow[16]                           
spine_bot_ow[17]                           |spine_bot_ow[17]                           
spine_bot_ow[18]                           |spine_bot_ow[18]                           
spine_bot_ow[19]                           |spine_bot_ow[19]                           
spine_bot_ow[20]                           |spine_bot_ow[20]                           
spine_bot_ow[21]                           |spine_bot_ow[21]                           
spine_bot_ow[22]                           |spine_bot_ow[22]                           
spine_bot_ow[23]                           |spine_bot_ow[23]                           
spine_bot_ow[24]                           |spine_bot_ow[24]                           
spine_bot_ow[25]                           |spine_bot_ow[25]                           
spine_top_iw[0]                            |spine_top_iw[0]                            
spine_top_iw[1]                            |spine_top_iw[1]                            
spine_top_iw[2]                            |spine_top_iw[2]                            
spine_top_iw[3]                            |spine_top_iw[3]                            
spine_top_iw[4]                            |spine_top_iw[4]                            
spine_top_iw[5]                            |spine_top_iw[5]                            
spine_top_iw[6]                            |spine_top_iw[6]                            
spine_top_iw[7]                            |spine_top_iw[7]                            
spine_top_iw[8]                            |spine_top_iw[8]                            
spine_top_iw[9]                            |spine_top_iw[9]                            
spine_top_iw[10]                           |spine_top_iw[10]                           
spine_top_iw[11]                           |spine_top_iw[11]                           
spine_top_iw[12]                           |spine_top_iw[12]                           
spine_top_iw[13]                           |spine_top_iw[13]                           
spine_top_iw[14]                           |spine_top_iw[14]                           
spine_top_iw[15]                           |spine_top_iw[15]                           
spine_top_iw[16]                           |spine_top_iw[16]                           
spine_top_iw[17]                           |spine_top_iw[17]                           
spine_top_iw[18]                           |spine_top_iw[18]                           
spine_top_iw[19]                           |spine_top_iw[19]                           
spine_top_iw[20]                           |spine_top_iw[20]                           
spine_top_iw[21]                           |spine_top_iw[21]                           
spine_top_iw[22]                           |spine_top_iw[22]                           
spine_top_iw[23]                           |spine_top_iw[23]                           
spine_top_iw[24]                           |spine_top_iw[24]                           
spine_top_iw[25]                           |spine_top_iw[25]                           
spine_top_iw[26]                           |spine_top_iw[26]                           
spine_top_iw[27]                           |spine_top_iw[27]                           
spine_top_iw[28]                           |spine_top_iw[28]                           
spine_top_iw[29]                           |spine_top_iw[29]                           
spine_top_ow[0]                            |spine_top_ow[0]                            
spine_top_ow[1]                            |spine_top_ow[1]                            
spine_top_ow[2]                            |spine_top_ow[2]                            
spine_top_ow[3]                            |spine_top_ow[3]                            
spine_top_ow[4]                            |spine_top_ow[4]                            
spine_top_ow[5]                            |spine_top_ow[5]                            
spine_top_ow[6]                            |spine_top_ow[6]                            
spine_top_ow[7]                            |spine_top_ow[7]                            
spine_top_ow[8]                            |spine_top_ow[8]                            
spine_top_ow[9]                            |spine_top_ow[9]                            
spine_top_ow[10]                           |spine_top_ow[10]                           
spine_top_ow[11]                           |spine_top_ow[11]                           
spine_top_ow[12]                           |spine_top_ow[12]                           
spine_top_ow[13]                           |spine_top_ow[13]                           
spine_top_ow[14]                           |spine_top_ow[14]                           
spine_top_ow[15]                           |spine_top_ow[15]                           
spine_top_ow[16]                           |spine_top_ow[16]                           
spine_top_ow[17]                           |spine_top_ow[17]                           
spine_top_ow[18]                           |spine_top_ow[18]                           
spine_top_ow[19]                           |spine_top_ow[19]                           
spine_top_ow[20]                           |spine_top_ow[20]                           
spine_top_ow[21]                           |spine_top_ow[21]                           
spine_top_ow[22]                           |spine_top_ow[22]                           
spine_top_ow[23]                           |spine_top_ow[23]                           
spine_top_ow[24]                           |spine_top_ow[24]                           
spine_top_ow[25]                           |spine_top_ow[25]                           
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_ctrl and tt_ctrl are equivalent.

Cell tt_um_chip_rom (0) disconnected node: VGND
Cell tt_um_chip_rom (0) disconnected node: VPWR
Cell tt_um_chip_rom (0) disconnected node: clk
Cell tt_um_chip_rom (0) disconnected node: ena
Cell tt_um_chip_rom (0) disconnected node: rst_n
Cell tt_um_chip_rom (0) disconnected node: ui_in[0]
Cell tt_um_chip_rom (0) disconnected node: ui_in[1]
Cell tt_um_chip_rom (0) disconnected node: ui_in[2]
Cell tt_um_chip_rom (0) disconnected node: ui_in[3]
Cell tt_um_chip_rom (0) disconnected node: ui_in[4]
Cell tt_um_chip_rom (0) disconnected node: ui_in[5]
Cell tt_um_chip_rom (0) disconnected node: ui_in[6]
Cell tt_um_chip_rom (0) disconnected node: ui_in[7]
Cell tt_um_chip_rom (0) disconnected node: uio_in[0]
Cell tt_um_chip_rom (0) disconnected node: uio_in[1]
Cell tt_um_chip_rom (0) disconnected node: uio_in[2]
Cell tt_um_chip_rom (0) disconnected node: uio_in[3]
Cell tt_um_chip_rom (0) disconnected node: uio_in[4]
Cell tt_um_chip_rom (0) disconnected node: uio_in[5]
Cell tt_um_chip_rom (0) disconnected node: uio_in[6]
Cell tt_um_chip_rom (0) disconnected node: uio_in[7]
Cell tt_um_chip_rom (0) disconnected node: uio_oe[0]
Cell tt_um_chip_rom (0) disconnected node: uio_oe[1]
Cell tt_um_chip_rom (0) disconnected node: uio_oe[2]
Cell tt_um_chip_rom (0) disconnected node: uio_oe[3]
Cell tt_um_chip_rom (0) disconnected node: uio_oe[4]
Cell tt_um_chip_rom (0) disconnected node: uio_oe[5]
Cell tt_um_chip_rom (0) disconnected node: uio_oe[6]
Cell tt_um_chip_rom (0) disconnected node: uio_oe[7]
Cell tt_um_chip_rom (0) disconnected node: uio_out[0]
Cell tt_um_chip_rom (0) disconnected node: uio_out[1]
Cell tt_um_chip_rom (0) disconnected node: uio_out[2]
Cell tt_um_chip_rom (0) disconnected node: uio_out[3]
Cell tt_um_chip_rom (0) disconnected node: uio_out[4]
Cell tt_um_chip_rom (0) disconnected node: uio_out[5]
Cell tt_um_chip_rom (0) disconnected node: uio_out[6]
Cell tt_um_chip_rom (0) disconnected node: uio_out[7]
Cell tt_um_chip_rom (0) disconnected node: uo_out[0]
Cell tt_um_chip_rom (0) disconnected node: uo_out[1]
Cell tt_um_chip_rom (0) disconnected node: uo_out[2]
Cell tt_um_chip_rom (0) disconnected node: uo_out[3]
Cell tt_um_chip_rom (0) disconnected node: uo_out[4]
Cell tt_um_chip_rom (0) disconnected node: uo_out[5]
Cell tt_um_chip_rom (0) disconnected node: uo_out[6]
Cell tt_um_chip_rom (0) disconnected node: uo_out[7]

Subcircuit pins:
Circuit 1: tt_um_chip_rom                  |Circuit 2: tt_um_chip_rom                  
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_chip_rom and tt_um_chip_rom are equivalent.

Cell sg13g2_IOPadInOut30mA (0) disconnected node: c2p
Cell sg13g2_IOPadInOut30mA (0) disconnected node: c2p_en
Cell sg13g2_IOPadInOut30mA (0) disconnected node: iovdd
Cell sg13g2_IOPadInOut30mA (0) disconnected node: iovss
Cell sg13g2_IOPadInOut30mA (0) disconnected node: p2c
Cell sg13g2_IOPadInOut30mA (0) disconnected node: pad
Cell sg13g2_IOPadInOut30mA (0) disconnected node: vdd
Cell sg13g2_IOPadInOut30mA (0) disconnected node: vss

Subcircuit pins:
Circuit 1: sg13g2_IOPadInOut30mA           |Circuit 2: sg13g2_IOPadInOut30mA           
-------------------------------------------|-------------------------------------------
c2p                                        |c2p                                        
c2p_en                                     |c2p_en                                     
iovdd                                      |iovdd                                      
iovss                                      |iovss                                      
p2c                                        |p2c                                        
pad                                        |pad                                        
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sg13g2_IOPadInOut30mA and sg13g2_IOPadInOut30mA are equivalent.

Cell tt_ihp_wrapper (0) disconnected node: pad_raw[6]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[7]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[16]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[17]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[18]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[19]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[20]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[21]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[22]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[23]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[24]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[25]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[26]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[27]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[28]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[29]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[30]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[31]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[50]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[51]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[52]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[53]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[54]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[55]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[56]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[57]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[58]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[59]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[60]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[61]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[62]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[63]
Cell tt_ihp_wrapper (0) disconnected node: tt_um_silicon_art:118/(no pins)
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[31]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[30]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[29]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[28]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[27]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[26]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[25]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[24]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[23]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[22]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[21]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[20]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[19]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[18]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[17]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[16]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[7]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[6]
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Removing zero-valued device r from cell tt_ihp_wrapper (0) makes a better match
Making another compare attempt.

Cell tt_ihp_wrapper (0) disconnected node: pad_raw[6]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[7]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[16]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[17]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[18]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[19]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[20]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[21]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[22]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[23]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[24]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[25]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[26]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[27]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[28]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[29]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[30]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[31]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[50]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[51]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[52]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[53]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[54]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[55]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[56]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[57]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[58]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[59]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[60]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[61]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[62]
Cell tt_ihp_wrapper (0) disconnected node: pad_raw[63]
Cell tt_ihp_wrapper (0) disconnected node: tt_um_silicon_art:118/(no pins)
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[31]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[30]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[29]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[28]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[27]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[26]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[25]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[24]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[23]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[22]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[21]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[20]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[19]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[18]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[17]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[16]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[7]
Cell tt_ihp_wrapper (1) disconnected node: pad_raw[6]
Subcircuit summary:
Circuit 1: tt_ihp_wrapper                  |Circuit 2: tt_ihp_wrapper                  
-------------------------------------------|-------------------------------------------
sg13g2_Corner (4)                          |sg13g2_Corner (4)                          
bondpad_70x70 (64)                         |bondpad_70x70 (64)                         
sg13g2_Filler10000 (162)                   |sg13g2_Filler10000 (162)                   
sg13g2_Filler2000 (4)                      |sg13g2_Filler2000 (4)                      
sg13g2_IOPadIn (16)                        |sg13g2_IOPadIn (16)                        
sg13g2_Filler400 (90)                      |sg13g2_Filler400 (90)                      
sg13g2_IOPadIOVss (23)                     |sg13g2_IOPadIOVss (23)                     
sg13g2_IOPadOut30mA (8)                    |sg13g2_IOPadOut30mA (8)                    
sg13g2_IOPadVdd (2)                        |sg13g2_IOPadVdd (2)                        
sg13g2_IOPadIOVdd (5)                      |sg13g2_IOPadIOVdd (5)                      
tt_pg_1v5_ll_1 (8)                         |tt_pg_1v5_ll_1 (7) **Mismatch**            
tt_um_rebeccargb_universal_decoder (1)     |tt_um_rebeccargb_universal_decoder (1)     
tt_um_rebeccargb_hardware_utf8 (1)         |tt_um_rebeccargb_hardware_utf8 (1)         
tt_um_rebeccargb_intercal_alu (1)          |tt_um_rebeccargb_intercal_alu (1)          
tt_um_urish_simon (1)                      |tt_um_urish_simon (1)                      
tt_um_silicon_art (1)                      |tt_um_silicon_art (1)                      
tt_um_aksp_mbist_mbisr (1)                 |tt_um_aksp_mbist_mbisr (1)                 
sg13g2_Filler4000 (60)                     |sg13g2_Filler4000 (60)                     
sg13g2_IOPadVss (2)                        |sg13g2_IOPadVss (2)                        
tt_mux (17)                                |tt_mux (17)                                
tt_pg_1v5_ll_2 (2)                         |tt_pg_1v5_ll_2 (2)                         
tt_um_rejunity_vga_logo (1)                |tt_um_rejunity_vga_logo (1)                
tt_um_rebeccargb_vga_pride (1)             |tt_um_rebeccargb_vga_pride (1)             
tt_um_factory_test (1)                     |tt_um_factory_test (1)                     
tt_ctrl (1)                                |tt_ctrl (1)                                
tt_um_chip_rom (1)                         |tt_um_chip_rom (1)                         
sg13g2_IOPadInOut30mA (8)                  |sg13g2_IOPadInOut30mA (8)                  
Number of devices: 486 **Mismatch**        |Number of devices: 485 **Mismatch**        
Number of nets: 4812 **Mismatch**          |Number of nets: 4767 **Mismatch**          
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: tt_ihp_wrapper                  |Circuit 2: tt_ihp_wrapper                  

---------------------------------------------------------------------------------------
Net: net_11190                             |Net: \top_I.branch[16].check_mask.block[3] 
  tt_pg_1v5_ll_1/GPWR = 1                  |  tt_pg_1v5_ll_1/GPWR = 1                  
  tt_um_urish_simon/VPWR = 1               |  tt_um_silicon_art/VPWR = 1               
                                           |                                           
Net: net_4505                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_pg_1v5_ll_1/ctrl = 1                  |  tt_um_silicon_art/clk = 1                
  tt_mux/um_pg_ena[5] = 1                  |  tt_mux/um_iw[54] = 1                     
                                           |                                           
Net: dummy_4803                            |Net: \top_I.branch[16].check_mask.block[3] 
  tt_um_silicon_art/proxyuo_out[0] = 1     |  tt_um_silicon_art/ena = 1                
                                           |  tt_mux/um_ena[3] = 1                     
                                           |                                           
Net: net_11270                             |Net: \top_I.branch[16].check_mask.block[3] 
  tt_pg_1v5_ll_1/GPWR = 1                  |  tt_um_silicon_art/rst_n = 1              
                                           |  tt_mux/um_iw[55] = 1                     
                                           |                                           
Net: net_5650                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ena[3] = 1                     |  tt_um_silicon_art/ui_in[7] = 1           
                                           |  tt_mux/um_iw[63] = 1                     
                                           |                                           
Net: net_5632                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[54] = 1                     |  tt_um_silicon_art/ui_in[6] = 1           
                                           |  tt_mux/um_iw[62] = 1                     
                                           |                                           
Net: net_5614                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[55] = 1                     |  tt_um_silicon_art/ui_in[5] = 1           
                                           |  tt_mux/um_iw[61] = 1                     
                                           |                                           
Net: net_5596                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[56] = 1                     |  tt_um_silicon_art/ui_in[4] = 1           
                                           |  tt_mux/um_iw[60] = 1                     
                                           |                                           
Net: net_5578                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[57] = 1                     |  tt_um_silicon_art/ui_in[3] = 1           
                                           |  tt_mux/um_iw[59] = 1                     
                                           |                                           
Net: net_5560                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[58] = 1                     |  tt_um_silicon_art/ui_in[2] = 1           
                                           |  tt_mux/um_iw[58] = 1                     
                                           |                                           
Net: net_5542                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[59] = 1                     |  tt_um_silicon_art/ui_in[1] = 1           
                                           |  tt_mux/um_iw[57] = 1                     
                                           |                                           
Net: net_5524                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[60] = 1                     |  tt_um_silicon_art/ui_in[0] = 1           
                                           |  tt_mux/um_iw[56] = 1                     
                                           |                                           
Net: net_5506                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[61] = 1                     |  tt_um_silicon_art/uio_in[7] = 1          
                                           |  tt_mux/um_iw[71] = 1                     
                                           |                                           
Net: net_5486                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[62] = 1                     |  tt_um_silicon_art/uio_in[6] = 1          
                                           |  tt_mux/um_iw[70] = 1                     
                                           |                                           
Net: net_5468                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[63] = 1                     |  tt_um_silicon_art/uio_in[5] = 1          
                                           |  tt_mux/um_iw[69] = 1                     
                                           |                                           
Net: net_5450                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[64] = 1                     |  tt_um_silicon_art/uio_in[4] = 1          
                                           |  tt_mux/um_iw[68] = 1                     
                                           |                                           
Net: net_5432                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[65] = 1                     |  tt_um_silicon_art/uio_in[3] = 1          
                                           |  tt_mux/um_iw[67] = 1                     
                                           |                                           
Net: net_5414                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[66] = 1                     |  tt_um_silicon_art/uio_in[2] = 1          
                                           |  tt_mux/um_iw[66] = 1                     
                                           |                                           
Net: net_5396                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[67] = 1                     |  tt_um_silicon_art/uio_in[1] = 1          
                                           |  tt_mux/um_iw[65] = 1                     
                                           |                                           
Net: net_5378                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[68] = 1                     |  tt_um_silicon_art/uio_in[0] = 1          
                                           |  tt_mux/um_iw[64] = 1                     
                                           |                                           
Net: net_5360                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[69] = 1                     |  tt_um_silicon_art/uio_oe[7] = 1          
                                           |  tt_mux/um_ow[95] = 1                     
                                           |                                           
Net: net_5342                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[70] = 1                     |  tt_um_silicon_art/uio_oe[6] = 1          
                                           |  tt_mux/um_ow[94] = 1                     
                                           |                                           
Net: net_5324                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_iw[71] = 1                     |  tt_um_silicon_art/uio_oe[5] = 1          
                                           |  tt_mux/um_ow[93] = 1                     
                                           |                                           
Net: net_5322                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[72] = 1                     |  tt_um_silicon_art/uio_oe[4] = 1          
                                           |  tt_mux/um_ow[92] = 1                     
                                           |                                           
Net: net_5318                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[73] = 1                     |  tt_um_silicon_art/uio_oe[3] = 1          
                                           |  tt_mux/um_ow[91] = 1                     
                                           |                                           
Net: net_5312                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[74] = 1                     |  tt_um_silicon_art/uio_oe[2] = 1          
                                           |  tt_mux/um_ow[90] = 1                     
                                           |                                           
Net: net_5307                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[75] = 1                     |  tt_um_silicon_art/uio_oe[1] = 1          
                                           |  tt_mux/um_ow[89] = 1                     
                                           |                                           
Net: net_5303                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[76] = 1                     |  tt_um_silicon_art/uio_oe[0] = 1          
                                           |  tt_mux/um_ow[88] = 1                     
                                           |                                           
Net: net_5299                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[77] = 1                     |  tt_um_silicon_art/uio_out[7] = 1         
                                           |  tt_mux/um_ow[87] = 1                     
                                           |                                           
Net: net_5294                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[78] = 1                     |  tt_um_silicon_art/uio_out[6] = 1         
                                           |  tt_mux/um_ow[86] = 1                     
                                           |                                           
Net: net_5289                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[79] = 1                     |  tt_um_silicon_art/uio_out[5] = 1         
                                           |  tt_mux/um_ow[85] = 1                     
                                           |                                           
Net: net_5283                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[80] = 1                     |  tt_um_silicon_art/uio_out[4] = 1         
                                           |  tt_mux/um_ow[84] = 1                     
                                           |                                           
Net: net_5276                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[81] = 1                     |  tt_um_silicon_art/uio_out[3] = 1         
                                           |  tt_mux/um_ow[83] = 1                     
                                           |                                           
Net: net_5268                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[82] = 1                     |  tt_um_silicon_art/uio_out[2] = 1         
                                           |  tt_mux/um_ow[82] = 1                     
                                           |                                           
Net: net_5260                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[83] = 1                     |  tt_um_silicon_art/uio_out[1] = 1         
                                           |  tt_mux/um_ow[81] = 1                     
                                           |                                           
Net: net_5252                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[84] = 1                     |  tt_um_silicon_art/uio_out[0] = 1         
                                           |  tt_mux/um_ow[80] = 1                     
                                           |                                           
Net: net_5244                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[85] = 1                     |  tt_um_silicon_art/uo_out[7] = 1          
                                           |  tt_mux/um_ow[79] = 1                     
                                           |                                           
Net: net_5236                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[86] = 1                     |  tt_um_silicon_art/uo_out[6] = 1          
                                           |  tt_mux/um_ow[78] = 1                     
                                           |                                           
Net: net_5229                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[87] = 1                     |  tt_um_silicon_art/uo_out[5] = 1          
                                           |  tt_mux/um_ow[77] = 1                     
                                           |                                           
Net: net_5222                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[88] = 1                     |  tt_um_silicon_art/uo_out[4] = 1          
                                           |  tt_mux/um_ow[76] = 1                     
                                           |                                           
Net: net_5214                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[89] = 1                     |  tt_um_silicon_art/uo_out[3] = 1          
                                           |  tt_mux/um_ow[75] = 1                     
                                           |                                           
Net: net_5204                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[90] = 1                     |  tt_um_silicon_art/uo_out[2] = 1          
                                           |  tt_mux/um_ow[74] = 1                     
                                           |                                           
Net: net_5196                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[91] = 1                     |  tt_um_silicon_art/uo_out[1] = 1          
                                           |  tt_mux/um_ow[73] = 1                     
                                           |                                           
Net: net_5189                              |Net: \top_I.branch[16].check_mask.block[3] 
  tt_mux/um_ow[92] = 1                     |  tt_um_silicon_art/uo_out[0] = 1          
                                           |  tt_mux/um_ow[72] = 1                     
                                           |                                           
Net: net_5183                              |Net: \top_I.branch[16].check_mask.block[5] 
  tt_mux/um_ow[93] = 1                     |  tt_um_silicon_art/_I /GPWR = 1           
                                           |  tt_um_urish_simon/VPWR = 1               
                                           |                                           
Net: net_5177                              |Net: \top_I.branch[16].check_mask.block[5] 
  tt_mux/um_ow[94] = 1                     |  tt_um_silicon_art/ctrl = 1               
                                           |  tt_mux/um_pg_ena[5] = 1                  
                                           |                                           
Net: net_5171                              |Net: dummy_4770                            
  tt_mux/um_ow[95] = 1                     |  tt_um_silicon_art/yproxyuo_out[0] = 1    
                                           |                                           
Net: vgnd                                  |Net: vgnd                                  
  sg13g2_Corner/vss = 4                    |  sg13g2_Corner/vss = 4                    
  sg13g2_Filler10000/vss = 162             |  sg13g2_Filler10000/vss = 162             
  sg13g2_Filler2000/vss = 4                |  sg13g2_Filler2000/vss = 4                
  sg13g2_IOPadIn/vss = 16                  |  sg13g2_IOPadIn/vss = 16                  
  sg13g2_Filler400/vss = 90                |  sg13g2_Filler400/vss = 90                
  sg13g2_IOPadIOVss/vss = 23               |  sg13g2_IOPadIOVss/vss = 23               
  sg13g2_IOPadOut30mA/vss = 8              |  sg13g2_IOPadOut30mA/vss = 8              
  sg13g2_IOPadVdd/vss = 2                  |  sg13g2_IOPadVdd/vss = 2                  
  sg13g2_IOPadIOVdd/vss = 5                |  sg13g2_IOPadIOVdd/vss = 5                
  tt_pg_1v5_ll_1/VGND = 8                  |  tt_pg_1v5_ll_1/VGND = 7                  
  tt_um_rebeccargb_universal_decoder/VGND  |  tt_um_rebeccargb_universal_decoder/VGND  
  tt_um_rebeccargb_hardware_utf8/VGND = 1  |  tt_um_rebeccargb_hardware_utf8/VGND = 1  
  tt_um_rebeccargb_intercal_alu/VGND = 1   |  tt_um_rebeccargb_intercal_alu/VGND = 1   
  tt_um_urish_simon/VGND = 1               |  tt_um_urish_simon/VGND = 1               
  tt_um_aksp_mbist_mbisr/VGND = 1          |  tt_um_aksp_mbist_mbisr/VGND = 1          
  bondpad_70x70/pad = 2                    |  bondpad_70x70/pad = 2                    
  sg13g2_Filler4000/vss = 60               |  sg13g2_Filler4000/vss = 60               
  sg13g2_IOPadVss/vss = 2                  |  sg13g2_IOPadVss/vss = 2                  
  tt_mux/VGND = 17                         |  tt_mux/VGND = 17                         
  tt_pg_1v5_ll_2/VGND = 2                  |  tt_pg_1v5_ll_2/VGND = 2                  
  tt_um_rejunity_vga_logo/VGND = 1         |  tt_um_rejunity_vga_logo/VGND = 1         
  tt_um_rebeccargb_vga_pride/VGND = 1      |  tt_um_rebeccargb_vga_pride/VGND = 1      
  tt_um_factory_test/VGND = 1              |  tt_um_factory_test/VGND = 1              
  tt_ctrl/VGND = 1                         |  tt_ctrl/VGND = 1                         
  tt_um_chip_rom/VGND = 1                  |  tt_um_chip_rom/VGND = 1                  
  sg13g2_IOPadInOut30mA/vss = 8            |  sg13g2_IOPadInOut30mA/vss = 8            
                                           |  tt_um_silicon_art/VGND = 1               
                                           |  tt_um_silicon_art/VGND = 1               
                                           |                                           
Net: dummy_4804                            |(no matching net)                          
  tt_um_silicon_art/proxyuo_out[1] = 1     |                                           
                                           |                                           
Net: dummy_4805                            |(no matching net)                          
  tt_um_silicon_art/proxyuo_out[2] = 1     |                                           
                                           |                                           
Net: dummy_4806                            |(no matching net)                          
  tt_um_silicon_art/proxyuo_out[3] = 1     |                                           
                                           |                                           
Net: dummy_4807                            |(no matching net)                          
  tt_um_silicon_art/proxyuo_out[4] = 1     |                                           
                                           |                                           
Net: dummy_4808                            |(no matching net)                          
  tt_um_silicon_art/proxyuo_out[5] = 1     |                                           
                                           |                                           
Net: dummy_4809                            |(no matching net)                          
  tt_um_silicon_art/proxyuo_out[6] = 1     |                                           
                                           |                                           
Net: dummy_4810                            |(no matching net)                          
  tt_um_silicon_art/proxyuo_out[7] = 1     |                                           
                                           |                                           
Net: dummy_4811                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_out[0] = 1    |                                           
                                           |                                           
Net: dummy_4812                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_out[1] = 1    |                                           
                                           |                                           
Net: dummy_4813                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_out[2] = 1    |                                           
                                           |                                           
Net: dummy_4814                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_out[3] = 1    |                                           
                                           |                                           
Net: dummy_4815                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_out[4] = 1    |                                           
                                           |                                           
Net: dummy_4816                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_out[5] = 1    |                                           
                                           |                                           
Net: dummy_4817                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_out[6] = 1    |                                           
                                           |                                           
Net: dummy_4818                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_out[7] = 1    |                                           
                                           |                                           
Net: dummy_4819                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_oe[0] = 1     |                                           
                                           |                                           
Net: dummy_4820                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_oe[1] = 1     |                                           
                                           |                                           
Net: dummy_4821                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_oe[2] = 1     |                                           
                                           |                                           
Net: dummy_4822                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_oe[3] = 1     |                                           
                                           |                                           
Net: dummy_4823                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_oe[4] = 1     |                                           
                                           |                                           
Net: dummy_4824                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_oe[5] = 1     |                                           
                                           |                                           
Net: dummy_4825                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_oe[6] = 1     |                                           
                                           |                                           
Net: dummy_4826                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_oe[7] = 1     |                                           
                                           |                                           
Net: dummy_4827                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_in[0] = 1     |                                           
                                           |                                           
Net: dummy_4828                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_in[1] = 1     |                                           
                                           |                                           
Net: dummy_4829                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_in[2] = 1     |                                           
                                           |                                           
Net: dummy_4830                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_in[3] = 1     |                                           
                                           |                                           
Net: dummy_4831                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_in[4] = 1     |                                           
                                           |                                           
Net: dummy_4832                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_in[5] = 1     |                                           
                                           |                                           
Net: dummy_4833                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_in[6] = 1     |                                           
                                           |                                           
Net: dummy_4834                            |(no matching net)                          
  tt_um_silicon_art/proxyuio_in[7] = 1     |                                           
                                           |                                           
Net: dummy_4835                            |(no matching net)                          
  tt_um_silicon_art/proxyui_in[0] = 1      |                                           
                                           |                                           
Net: dummy_4836                            |(no matching net)                          
  tt_um_silicon_art/proxyui_in[1] = 1      |                                           
                                           |                                           
Net: dummy_4837                            |(no matching net)                          
  tt_um_silicon_art/proxyui_in[2] = 1      |                                           
                                           |                                           
Net: dummy_4838                            |(no matching net)                          
  tt_um_silicon_art/proxyui_in[3] = 1      |                                           
                                           |                                           
Net: dummy_4839                            |(no matching net)                          
  tt_um_silicon_art/proxyui_in[4] = 1      |                                           
                                           |                                           
Net: dummy_4840                            |(no matching net)                          
  tt_um_silicon_art/proxyui_in[5] = 1      |                                           
                                           |                                           
Net: dummy_4841                            |(no matching net)                          
  tt_um_silicon_art/proxyui_in[6] = 1      |                                           
                                           |                                           
Net: dummy_4842                            |(no matching net)                          
  tt_um_silicon_art/proxyui_in[7] = 1      |                                           
                                           |                                           
Net: dummy_4843                            |(no matching net)                          
  tt_um_silicon_art/proxyrst_n = 1         |                                           
                                           |                                           
Net: dummy_4844                            |(no matching net)                          
  tt_um_silicon_art/proxyena = 1           |                                           
                                           |                                           
Net: dummy_4845                            |(no matching net)                          
  tt_um_silicon_art/proxyclk = 1           |                                           
                                           |                                           
Net: dummy_4846                            |(no matching net)                          
  tt_um_silicon_art/proxyVPWR = 1          |                                           
                                           |                                           
Net: dummy_4847                            |(no matching net)                          
  tt_um_silicon_art/proxyVGND = 1          |                                           
                                           |                                           
Net: dummy_4848                            |(no matching net)                          
  tt_um_silicon_art/(no pins) = 1          |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vdpwr                                 |Net: vdpwr                                 
  sg13g2_Corner/vdd = 4                    |  sg13g2_Corner/vdd = 4                    
  sg13g2_Filler10000/vdd = 162             |  sg13g2_Filler10000/vdd = 162             
  sg13g2_Filler2000/vdd = 4                |  sg13g2_Filler2000/vdd = 4                
  sg13g2_IOPadIn/vdd = 16                  |  sg13g2_IOPadIn/vdd = 16                  
  sg13g2_Filler400/vdd = 90                |  sg13g2_Filler400/vdd = 90                
  sg13g2_IOPadIOVss/vdd = 23               |  sg13g2_IOPadIOVss/vdd = 23               
  sg13g2_IOPadOut30mA/vdd = 8              |  sg13g2_IOPadOut30mA/vdd = 8              
  sg13g2_IOPadVdd/vdd = 2                  |  sg13g2_IOPadVdd/vdd = 2                  
  sg13g2_IOPadIOVdd/vdd = 5                |  sg13g2_IOPadIOVdd/vdd = 5                
  bondpad_70x70/pad = 2                    |  bondpad_70x70/pad = 2                    
  tt_pg_1v5_ll_1/VPWR = 8                  |  tt_pg_1v5_ll_1/VPWR = 7                  
  sg13g2_Filler4000/vdd = 60               |  sg13g2_Filler4000/vdd = 60               
  sg13g2_IOPadVss/vdd = 2                  |  sg13g2_IOPadVss/vdd = 2                  
  tt_mux/VPWR = 17                         |  tt_mux/VPWR = 17                         
  tt_pg_1v5_ll_2/VPWR = 2                  |  tt_pg_1v5_ll_2/VPWR = 2                  
  tt_ctrl/VPWR = 1                         |  tt_ctrl/VPWR = 1                         
  sg13g2_IOPadInOut30mA/vdd = 8            |  sg13g2_IOPadInOut30mA/vdd = 8            
                                           |  tt_um_silicon_art/VPWR = 1               
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: tt_ihp_wrapper                  |Circuit 2: tt_ihp_wrapper                  

---------------------------------------------------------------------------------------
Instance: tt_pg_1v5_ll_1:115               |(no matching instance)                     
  GPWR = 2                                 |                                           
  VGND = 423                               |                                           
  VPWR = 414                               |                                           
  ctrl = 2                                 |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: tt_um_silicon_art:118            |Instance: \top_I.branch[16].check_mask.blo 
  proxyuo_out[0] = 1                       |  uo_out[0] = 2                            
  proxyuo_out[1] = 1                       |  uo_out[1] = 2                            
  proxyuo_out[2] = 1                       |  uo_out[2] = 2                            
  proxyuo_out[3] = 1                       |  uo_out[3] = 2                            
  proxyuo_out[4] = 1                       |  uo_out[4] = 2                            
  proxyuo_out[5] = 1                       |  uo_out[5] = 2                            
  proxyuo_out[6] = 1                       |  uo_out[6] = 2                            
  proxyuo_out[7] = 1                       |  uo_out[7] = 2                            
  proxyuio_out[0] = 1                      |  uio_out[0] = 2                           
  proxyuio_out[1] = 1                      |  uio_out[1] = 2                           
  proxyuio_out[2] = 1                      |  uio_out[2] = 2                           
  proxyuio_out[3] = 1                      |  uio_out[3] = 2                           
  proxyuio_out[4] = 1                      |  uio_out[4] = 2                           
  proxyuio_out[5] = 1                      |  uio_out[5] = 2                           
  proxyuio_out[6] = 1                      |  uio_out[6] = 2                           
  proxyuio_out[7] = 1                      |  uio_out[7] = 2                           
  proxyuio_oe[0] = 1                       |  uio_oe[0] = 2                            
  proxyuio_oe[1] = 1                       |  uio_oe[1] = 2                            
  proxyuio_oe[2] = 1                       |  uio_oe[2] = 2                            
  proxyuio_oe[3] = 1                       |  uio_oe[3] = 2                            
  proxyuio_oe[4] = 1                       |  uio_oe[4] = 2                            
  proxyuio_oe[5] = 1                       |  uio_oe[5] = 2                            
  proxyuio_oe[6] = 1                       |  uio_oe[6] = 2                            
  proxyuio_oe[7] = 1                       |  uio_oe[7] = 2                            
  proxyuio_in[0] = 1                       |  uio_in[0] = 2                            
  proxyuio_in[1] = 1                       |  uio_in[1] = 2                            
  proxyuio_in[2] = 1                       |  uio_in[2] = 2                            
  proxyuio_in[3] = 1                       |  uio_in[3] = 2                            
  proxyuio_in[4] = 1                       |  uio_in[4] = 2                            
  proxyuio_in[5] = 1                       |  uio_in[5] = 2                            
  proxyuio_in[6] = 1                       |  uio_in[6] = 2                            
  proxyuio_in[7] = 1                       |  uio_in[7] = 2                            
  proxyui_in[0] = 1                        |  ui_in[0] = 2                             
  proxyui_in[1] = 1                        |  ui_in[1] = 2                             
  proxyui_in[2] = 1                        |  ui_in[2] = 2                             
  proxyui_in[3] = 1                        |  ui_in[3] = 2                             
  proxyui_in[4] = 1                        |  ui_in[4] = 2                             
  proxyui_in[5] = 1                        |  ui_in[5] = 2                             
  proxyui_in[6] = 1                        |  ui_in[6] = 2                             
  proxyui_in[7] = 1                        |  ui_in[7] = 2                             
  proxyrst_n = 1                           |  rst_n = 2                                
  proxyena = 1                             |  ena = 2                                  
  proxyclk = 1                             |  clk = 2                                  
  proxyVPWR = 1                            |  VPWR = 2                                 
  proxyVGND = 1                            |  VGND = 424                               
  (no pins) = 1                            |  _I /GPWR = 2                             
  proxyproxyproxyuo_out[0] = 0             |  yproxyuo_out[0] = 1                      
                                           |  VGND = 424                               
                                           |  VPWR = 414                               
                                           |  ctrl = 2                                 
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: tt_ihp_wrapper                  |Circuit 2: tt_ihp_wrapper                  
-------------------------------------------|-------------------------------------------
vgnd                                       |(no pin, node is \top_I.branch[16].check_m 
pad_raw[32]                                |pad_raw[32]                                
pad_raw[33]                                |pad_raw[33]                                
pad_raw[34]                                |pad_raw[34]                                
pad_raw[35]                                |pad_raw[35]                                
pad_raw[36]                                |pad_raw[36]                                
pad_raw[37]                                |pad_raw[37]                                
pad_raw[38]                                |pad_raw[38]                                
pad_raw[39]                                |pad_raw[39]                                
pad_raw[10]                                |pad_raw[10]                                
pad_raw[11]                                |pad_raw[11]                                
pad_raw[12]                                |pad_raw[12]                                
pad_raw[13]                                |pad_raw[13]                                
pad_raw[14]                                |pad_raw[14]                                
pad_raw[15]                                |pad_raw[15]                                
pad_raw[8]                                 |pad_raw[8]                                 
pad_raw[9]                                 |pad_raw[9]                                 
pad_raw[0]                                 |pad_raw[0]                                 
pad_raw[1]                                 |pad_raw[1]                                 
pad_raw[2]                                 |pad_raw[2]                                 
pad_raw[40]                                |pad_raw[40]                                
pad_raw[41]                                |pad_raw[41]                                
pad_raw[42]                                |pad_raw[42]                                
pad_raw[43]                                |pad_raw[43]                                
pad_raw[44]                                |pad_raw[44]                                
pad_raw[45]                                |pad_raw[45]                                
pad_raw[46]                                |pad_raw[46]                                
pad_raw[47]                                |pad_raw[47]                                
pad_raw[48]                                |pad_raw[48]                                
pad_raw[49]                                |pad_raw[49]                                
pad_raw[5]                                 |pad_raw[5]                                 
pad_raw[4]                                 |pad_raw[4]                                 
pad_raw[3]                                 |pad_raw[3]                                 
vdpwr                                      |vdpwr                                      
iovss                                      |iovss                                      
iovdd                                      |iovdd                                      
pad_raw[6]                                 |pad_raw[6]                                 
pad_raw[7]                                 |pad_raw[7]                                 
pad_raw[16]                                |pad_raw[16]                                
pad_raw[17]                                |pad_raw[17]                                
pad_raw[18]                                |pad_raw[18]                                
pad_raw[19]                                |pad_raw[19]                                
pad_raw[20]                                |pad_raw[20]                                
pad_raw[21]                                |pad_raw[21]                                
pad_raw[22]                                |pad_raw[22]                                
pad_raw[23]                                |pad_raw[23]                                
pad_raw[24]                                |pad_raw[24]                                
pad_raw[25]                                |pad_raw[25]                                
pad_raw[26]                                |pad_raw[26]                                
pad_raw[27]                                |pad_raw[27]                                
pad_raw[28]                                |pad_raw[28]                                
pad_raw[29]                                |pad_raw[29]                                
pad_raw[30]                                |pad_raw[30]                                
pad_raw[31]                                |pad_raw[31]                                
(no pin, node is dummy_4848)               |vgnd                                       
pad_raw[50]                                |(no matching pin)                          
pad_raw[51]                                |(no matching pin)                          
pad_raw[52]                                |(no matching pin)                          
pad_raw[53]                                |(no matching pin)                          
pad_raw[54]                                |(no matching pin)                          
pad_raw[55]                                |(no matching pin)                          
pad_raw[56]                                |(no matching pin)                          
pad_raw[57]                                |(no matching pin)                          
pad_raw[58]                                |(no matching pin)                          
pad_raw[59]                                |(no matching pin)                          
pad_raw[60]                                |(no matching pin)                          
pad_raw[61]                                |(no matching pin)                          
pad_raw[62]                                |(no matching pin)                          
pad_raw[63]                                |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for tt_ihp_wrapper and tt_ihp_wrapper altered to match.
Device classes tt_ihp_wrapper and tt_ihp_wrapper are equivalent.

Final result: Top level cell failed pin matching.
