<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd" xd:vendor="xilinx.com" xd:library="ip" xd:name="axi_perf_mon" xd:version="5.0">
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="axi_perf_mon" xd:version="5.0" xd:type="monitor">
        <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockPort="s_axi_aclk"/>
        <xd:busInterface xd:name="SLOT_0_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_0_axi_aclk" xd:resetRef="slot_0_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_1_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_1_axi_aclk" xd:resetRef="slot_1_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_2_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_2_axi_aclk" xd:resetRef="slot_2_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_3_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_3_axi_aclk" xd:resetRef="slot_3_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_4_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_4_axi_aclk" xd:resetRef="slot_4_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_5_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_5_axi_aclk" xd:resetRef="slot_5_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_6_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_6_axi_aclk" xd:resetRef="slot_6_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT_7_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="slot_7_axi_aclk" xd:resetRef="slot_7_axi_aresetn"/>
        <xd:busInterface xd:name="S_AXI_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axi_aclk"/>
        <xd:busInterface xd:name="S_AXI_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="s_axi_aresetn"/>
        <xd:busInterface xd:name="slot0_axi_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_0_axi_aclk"/>
        <xd:busInterface xd:name="SLOT0_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_0_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT1_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_1_axi_aclk"/>
        <xd:busInterface xd:name="SLOT1_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_1_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT2_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_2_axi_aclk"/>
        <xd:busInterface xd:name="SLOT2_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_2_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT3_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_3_axi_aclk"/>
        <xd:busInterface xd:name="SLOT3_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_3_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT4_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_4_axi_aclk"/>
        <xd:busInterface xd:name="SLOT4_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_4_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT5_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_5_axi_aclk"/>
        <xd:busInterface xd:name="SLOT5_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_5_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT6_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_6_axi_aclk"/>
        <xd:busInterface xd:name="SLOT6_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_6_axi_aresetn"/>
        <xd:busInterface xd:name="SLOT7_AXI_CLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_7_axi_aclk"/>
        <xd:busInterface xd:name="SLOT7_AXI_RST" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="slot_7_axi_aresetn"/>
        <xd:busInterface xd:name="INTR" xd:busTypeRef="interrupt" xd:mode="master" xd:direction="out" xd:library="signal" xd:port="interrupt"/>
        <xd:busInterface xd:name="CORE_ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="core_aclk"/>
        <xd:busInterface xd:name="CORE_ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="core_aresetn"/>
    </xd:component>
</xd:repository>
