Info, Log file moved to new working directory
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Types.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit STD_LOGIC_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading package Types into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Mux2.vhd into library work
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
-- Loading architecture RegArch of Reg into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegUnit.vhd into library work
-- Loading entity RegUnit into library work
-- Loading architecture RegUnitArch of RegUnit into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegRow.vhd into library work
"/media/sf_CNN_Accelerator/CNN/RegRow.vhd",line 4: Warning, math_real is not declared in library IEEE.
-- Loading entity RegRow into library work
-- Loading architecture RegRowArch of RegRow into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Decoder.vhd into library work
"/media/sf_CNN_Accelerator/Utils/Decoder.vhd",line 3: Warning, math_real is not declared in library IEEE.
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity Decoder into library work
-- Loading architecture DecoderArch of Decoder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegFile.vhd into library work
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd",line 4: Warning, math_real is not declared in library IEEE.
-- Loading entity RegFile into library work
-- Loading architecture RegFileArch of RegFile into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Loading entity FullAdder into library work
-- Loading architecture FullAdderArch of FullAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
-- Loading architecture NBitAdderArch of NBitAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/BinaryMux.vhd into library work
-- Loading entity BinaryMux into library work
-- Loading architecture BinaryMuxArch of BinaryMux into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ShiftRegister.vhd into library work
-- Loading entity ShiftReg into library work
-- Loading architecture ShiftRegArch of ShiftReg into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/TransitionDetector.vhd into library work
-- Loading entity TransitionDetector into library work
-- Loading architecture TransitionDetectorArch of TransitionDetector into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ALUs/BoothStep.vhd into library work
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/syn_unsi.vhd for unit std_logic_unsigned
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Loading entity BoothStep into library work
-- Loading architecture BoothStepArch of BoothStep into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ALUs/Mul8X16.vhd into library work
-- Loading entity Mul8x16 into library work
-- Loading architecture Mul8x16Arch of Mul8x16 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNMuls.vhd into library work
-- Loading entity CNNMuls into library work
-- Loading architecture CNNMulsArch of CNNMuls into library work
"/media/sf_CNN_Accelerator/CNN/CNNMuls.vhd",line 23: Warning, inout outputs is used as output only.
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder4Values.vhd into library work
-- Loading entity Adder4Values into library work
-- Loading architecture Adder4ValuesArch of Adder4Values into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder8Values.vhd into library work
-- Loading entity Adder8Values into library work
-- Loading architecture Adder8ValuesArch of Adder8Values into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNAdders.vhd into library work
-- Loading entity CNNAdders into library work
-- Loading architecture CNNAddersArch of CNNAdders into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNShifter.vhd into library work
-- Loading entity CNNShifter into library work
-- Loading architecture CNNShifterArch of CNNShifter into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNCores.vhd into library work
-- Loading entity CNNCores into library work
-- Loading architecture CNNCoresArch of CNNCores into library work
-- Compiling root entity CNNCores(CNNCoresArch)
-- Compiling entity RegFile_8_16_5_5_3_3(RegFileArch)
-- Compiling entity Decoder_3(DecoderArch)
-- Compiling entity RegRow_8_16_5_3(RegRowArch)
-- Compiling entity RegUnit_8_16(RegUnitArch)
-- Compiling entity Mux2_16(Mux2Arch)
-- Compiling entity Reg_16(RegArch)
-- Compiling entity Reg_8(RegArch)
-- Compiling entity CNNMuls_25(CNNMulsArch)
-- Compiling entity Mul8x16(Mul8x16Arch)
-- Compiling entity Reg_33(RegArch)
-- Compiling entity BinaryMux_33(BinaryMuxArch)
-- Compiling entity BoothStep(BoothStepArch)
-- Compiling entity NBitAdder_24(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Compiling entity TransitionDetector(TransitionDetectorArch)
-- Compiling entity ShiftReg_3(ShiftRegArch)
-- Compiling entity Reg_1(RegArch)
-- Compiling entity CNNAdders_16(CNNAddersArch)
-- Compiling entity Adder8Values_16(Adder8ValuesArch)
-- Compiling entity Adder4Values_16(Adder4ValuesArch)
-- Compiling entity NBitAdder_16(NBitAdderArch)
-- Compiling entity CNNShifter_16(CNNShifterArch)
Info, Command 'read' finished successfully
Info: setting resource_sharing to FALSE
FALSE
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Types.vhd into library work
-- Loading package Types into library work
"/media/sf_CNN_Accelerator/Utils/Types.vhd",line 5: Warning, replacing Types in HDL library work.
Info: "/media/sf_CNN_Accelerator/Utils/Types.vhd" Nothing to synthesize
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Mux2.vhd into library work
-- Loading entity Mux2 into library work
"/media/sf_CNN_Accelerator/Utils/Mux2.vhd",line 9: Warning, replacing Mux2 in HDL library work.
-- Loading architecture Mux2Arch of Mux2 into library work
"/media/sf_CNN_Accelerator/Utils/Mux2.vhd",line 23: Warning, replacing Mux2Arch of entity Mux2.
-- Compiling root entity CNNShifter(CNNShifterArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
"/media/sf_CNN_Accelerator/Utils/Reg.vhd",line 6: Warning, replacing Reg in HDL library work.
-- Loading architecture RegArch of Reg into library work
"/media/sf_CNN_Accelerator/Utils/Reg.vhd",line 20: Warning, replacing RegArch of entity Reg.
-- Compiling root entity CNNShifter(CNNShifterArch)
-- Info, replacing CNNShifter(CNNShifterArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegUnit.vhd into library work
-- Loading entity RegUnit into library work
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd",line 19: Warning, replacing RegUnit in HDL library work.
-- Loading architecture RegUnitArch of RegUnit into library work
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd",line 40: Warning, replacing RegUnitArch of entity RegUnit.
-- Compiling root entity RegUnit(RegUnitArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegRow.vhd into library work
"/media/sf_CNN_Accelerator/CNN/RegRow.vhd",line 4: Warning, math_real is not declared in library IEEE.
-- Loading entity RegRow into library work
"/media/sf_CNN_Accelerator/CNN/RegRow.vhd",line 26: Warning, replacing RegRow in HDL library work.
-- Loading architecture RegRowArch of RegRow into library work
"/media/sf_CNN_Accelerator/CNN/RegRow.vhd",line 53: Warning, replacing RegRowArch of entity RegRow.
-- Compiling root entity RegRow(RegRowArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Decoder.vhd into library work
"/media/sf_CNN_Accelerator/Utils/Decoder.vhd",line 3: Warning, math_real is not declared in library IEEE.
-- Loading entity Decoder into library work
"/media/sf_CNN_Accelerator/Utils/Decoder.vhd",line 8: Warning, replacing Decoder in HDL library work.
-- Loading architecture DecoderArch of Decoder into library work
"/media/sf_CNN_Accelerator/Utils/Decoder.vhd",line 21: Warning, replacing DecoderArch of entity Decoder.
-- Compiling root entity Decoder(DecoderArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegFile.vhd into library work
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd",line 4: Warning, math_real is not declared in library IEEE.
-- Loading entity RegFile into library work
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd",line 24: Warning, replacing RegFile in HDL library work.
-- Loading architecture RegFileArch of RegFile into library work
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd",line 50: Warning, replacing RegFileArch of entity RegFile.
-- Compiling root entity RegFile(RegFileArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Loading entity FullAdder into library work
"/media/sf_CNN_Accelerator/Utils/FullAdder.vhd",line 5: Warning, replacing FullAdder in HDL library work.
-- Loading architecture FullAdderArch of FullAdder into library work
"/media/sf_CNN_Accelerator/Utils/FullAdder.vhd",line 16: Warning, replacing FullAdderArch of entity FullAdder.
-- Compiling root entity RegFile(RegFileArch)
-- Info, replacing RegFile(RegFileArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd",line 6: Warning, replacing NBitAdder in HDL library work.
-- Loading architecture NBitAdderArch of NBitAdder into library work
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd",line 21: Warning, replacing NBitAdderArch of entity NBitAdder.
-- Compiling root entity RegFile(RegFileArch)
-- Info, replacing RegFile(RegFileArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/BinaryMux.vhd into library work
-- Loading entity BinaryMux into library work
"/media/sf_CNN_Accelerator/Utils/BinaryMux.vhd",line 6: Warning, replacing BinaryMux in HDL library work.
-- Loading architecture BinaryMuxArch of BinaryMux into library work
"/media/sf_CNN_Accelerator/Utils/BinaryMux.vhd",line 16: Warning, replacing BinaryMuxArch of entity BinaryMux.
-- Compiling root entity RegFile(RegFileArch)
-- Info, replacing RegFile(RegFileArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ShiftRegister.vhd into library work
-- Loading entity ShiftReg into library work
"/media/sf_CNN_Accelerator/Utils/ShiftRegister.vhd",line 5: Warning, replacing ShiftReg in HDL library work.
-- Loading architecture ShiftRegArch of ShiftReg into library work
"/media/sf_CNN_Accelerator/Utils/ShiftRegister.vhd",line 13: Warning, replacing ShiftRegArch of entity ShiftReg.
-- Compiling root entity ShiftReg(ShiftRegArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/TransitionDetector.vhd into library work
-- Loading entity TransitionDetector into library work
"/media/sf_CNN_Accelerator/Utils/TransitionDetector.vhd",line 7: Warning, replacing TransitionDetector in HDL library work.
-- Loading architecture TransitionDetectorArch of TransitionDetector into library work
"/media/sf_CNN_Accelerator/Utils/TransitionDetector.vhd",line 15: Warning, replacing TransitionDetectorArch of entity TransitionDetector.
-- Compiling root entity TransitionDetector(TransitionDetectorArch)
-- Info, replacing TransitionDetector(TransitionDetectorArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ALUs/BoothStep.vhd into library work
-- Loading entity BoothStep into library work
"/media/sf_CNN_Accelerator/Utils/ALUs/BoothStep.vhd",line 6: Warning, replacing BoothStep in HDL library work.
-- Loading architecture BoothStepArch of BoothStep into library work
"/media/sf_CNN_Accelerator/Utils/ALUs/BoothStep.vhd",line 14: Warning, replacing BoothStepArch of entity BoothStep.
-- Compiling root entity TransitionDetector(TransitionDetectorArch)
-- Info, replacing TransitionDetector(TransitionDetectorArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ALUs/Mul8X16.vhd into library work
-- Loading entity Mul8x16 into library work
"/media/sf_CNN_Accelerator/Utils/ALUs/Mul8X16.vhd",line 6: Warning, replacing Mul8x16 in HDL library work.
-- Loading architecture Mul8x16Arch of Mul8x16 into library work
"/media/sf_CNN_Accelerator/Utils/ALUs/Mul8X16.vhd",line 16: Warning, replacing Mul8x16Arch of entity Mul8x16.
-- Compiling root entity Mul8x16(Mul8x16Arch)
-- Info, replacing Mul8x16(Mul8x16Arch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNMuls.vhd into library work
-- Loading entity CNNMuls into library work
"/media/sf_CNN_Accelerator/CNN/CNNMuls.vhd",line 18: Warning, replacing CNNMuls in HDL library work.
-- Loading architecture CNNMulsArch of CNNMuls into library work
"/media/sf_CNN_Accelerator/CNN/CNNMuls.vhd",line 23: Warning, inout outputs is used as output only.
"/media/sf_CNN_Accelerator/CNN/CNNMuls.vhd",line 30: Warning, replacing CNNMulsArch of entity CNNMuls.
-- Compiling root entity CNNMuls(CNNMulsArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder4Values.vhd into library work
-- Loading entity Adder4Values into library work
"/media/sf_CNN_Accelerator/CNN/Adder4Values.vhd",line 8: Warning, replacing Adder4Values in HDL library work.
-- Loading architecture Adder4ValuesArch of Adder4Values into library work
"/media/sf_CNN_Accelerator/CNN/Adder4Values.vhd",line 21: Warning, replacing Adder4ValuesArch of entity Adder4Values.
-- Compiling root entity Adder4Values(Adder4ValuesArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder8Values.vhd into library work
-- Loading entity Adder8Values into library work
"/media/sf_CNN_Accelerator/CNN/Adder8Values.vhd",line 9: Warning, replacing Adder8Values in HDL library work.
-- Loading architecture Adder8ValuesArch of Adder8Values into library work
"/media/sf_CNN_Accelerator/CNN/Adder8Values.vhd",line 22: Warning, replacing Adder8ValuesArch of entity Adder8Values.
-- Compiling root entity Adder8Values(Adder8ValuesArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNAdders.vhd into library work
-- Loading entity CNNAdders into library work
"/media/sf_CNN_Accelerator/CNN/CNNAdders.vhd",line 12: Warning, replacing CNNAdders in HDL library work.
-- Loading architecture CNNAddersArch of CNNAdders into library work
"/media/sf_CNN_Accelerator/CNN/CNNAdders.vhd",line 26: Warning, replacing CNNAddersArch of entity CNNAdders.
-- Compiling root entity CNNAdders(CNNAddersArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNShifter.vhd into library work
-- Loading entity CNNShifter into library work
"/media/sf_CNN_Accelerator/CNN/CNNShifter.vhd",line 12: Warning, replacing CNNShifter in HDL library work.
-- Loading architecture CNNShifterArch of CNNShifter into library work
"/media/sf_CNN_Accelerator/CNN/CNNShifter.vhd",line 26: Warning, replacing CNNShifterArch of entity CNNShifter.
-- Compiling root entity CNNShifter(CNNShifterArch)
-- Info, replacing CNNShifter(CNNShifterArch)
Info, Command 'read' finished successfully
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNCores.vhd into library work
-- Loading entity CNNCores into library work
"/media/sf_CNN_Accelerator/CNN/CNNCores.vhd",line 29: Warning, replacing CNNCores in HDL library work.
-- Loading architecture CNNCoresArch of CNNCores into library work
"/media/sf_CNN_Accelerator/CNN/CNNCores.vhd",line 52: Warning, replacing CNNCoresArch of entity CNNCores.
-- Compiling root entity CNNCores(CNNCoresArch)
-- Info, replacing CNNCores(CNNCoresArch)
Info, Command 'read' finished successfully
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.Decoder_3.DecoderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Mux2_16.Mux2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_16.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_8.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.RegUnit_8_16.RegUnitArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.RegRow_8_16_5_3.RegRowArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.RegFile_8_16_5_5_3_3.RegFileArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Reg_33.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.BinaryMux_33.BinaryMuxArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.FullAdder.FullAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_24.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.BoothStep.BoothStepArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Mul8x16.Mul8x16Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.TransitionDetector.TransitionDetectorArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.ShiftReg_3.ShiftRegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_1.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNMuls_25.CNNMulsArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.NBitAdder_16.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Adder4Values_16.Adder4ValuesArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Adder8Values_16.Adder8ValuesArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNAdders_16.CNNAddersArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNShifter_16.CNNShifterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNCores.CNNCoresArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
Re-checking DRC after adjustments
Info, Command 'optimize' finished successfully
-- Start timing optimization for design .work.Decoder_3.DecoderArch
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 3 CPU secs.
Timing characterization done, time = 3 CPU secs.
Info, Command 'optimize_timing' finished successfully
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.Decoder_3.DecoderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Mux2_16.Mux2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_16.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_8.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.RegUnit_8_16.RegUnitArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.RegRow_8_16_5_3.RegRowArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.RegFile_8_16_5_5_3_3.RegFileArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_33.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.BinaryMux_33.BinaryMuxArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.FullAdder.FullAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_24.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.BoothStep.BoothStepArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Mul8x16.Mul8x16Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.TransitionDetector.TransitionDetectorArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.ShiftReg_3.ShiftRegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_1.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNMuls_25.CNNMulsArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_16.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Adder4Values_16.Adder4ValuesArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Adder8Values_16.Adder8ValuesArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNAdders_16.CNNAddersArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNShifter_16.CNNShifterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNCores.CNNCoresArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Info, Command 'optimize' finished successfully
-- Start timing optimization for design .work.Decoder_3.DecoderArch
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 4 CPU secs.
Timing characterization done, time = 4 CPU secs.
Info, Command 'optimize_timing' finished successfully
