.idea
.vscode
src/iFPGA/build
src/iFPGA/data/result
src/yosys/build
src/yosys/Makefile.conf
data/yosys-bench
test/pcl_test/log
test/pcl_test/result

