effici approach simultan transistor interconnect size paper studi simultan transistor interconnect size sti problem defin class optim problem chposynomi program reveal gener domin properti chposynomi program show sti problem number transistor delay model chposynomi program propos effici nearoptim sti algorithm base domin properti use solv simultan driverbuff wire size problem real design reduc maximum delay 161 significantli reduc power consumpt factor 163x compar origin design use solv transistor size problem achiev smooth areadelay tradeoff moreov algorithm optim clock net 367 driversbuff 59304 spl mumlong wire 120 second 32bit adder 1026 transistor 66 second sparc5 workstat b introduct interconnect delay becom domin factor determin circuit perform deep submicron design believ effect approach perform optim deep submicron design consid logic interconnect design throughout entir design process rtl level layout design part effort develop unifi methodolog platform simultan logic interconnect design optim studi simultan transistor interconnect size sti problem paper previou work layout optim size transistor interconnect separ may lead suboptim design transistor size problem find optim width transistor certain object function studi 14 18 gate size problem find optim width gate assum transistor size within gate increas decreas uniform factor 1 5 2 interconnect size problem also call wires problem first introduc 10 11 determin optim width wire segment interconnect first polynomialtim optim algorithm develop later altern wires algorithm propos 17 23 25 6 3 recent sever studi consid simultan transistor interconnect size special case work partial supportedbi arpacsto contract jfbi93112 nsf young investig award mip 9357582 grant intel corpor author 8 propos effici algorithm simultan driver wire size problem author 16 solv simultan buffer insert wire size problem dynam program approach author 19 studi simultan gate wire size problem solv sequenti quadrat program techniqu recent author 20 solv simultan buffer insert wires tree construct problem gate size formul howev may lead suboptim design especi fullcustom layout order achiev better design sti formul abl optim size everi transistor width everi wire segment nonuniform wire seg mentat effici algorithm develop base gener domin properti use either global plan tool initi floorplan place ment global rout determin size global interconnect interblock driversbuff blocklevel optim tool comput optim size transistor gate wire within function block remaind paper organ follow section 2 present formul sti prob lem section 3 reveal domin properti class optim problem name chposynomi program show sti problem number transistor model chposynomi program section 4 propos polynomialtim algorithm comput set lower upper bound optim solut sti problem section 5 experiment result show algorithm often achiev ident lower upper bound lead optim solut thu nearoptim algorithm practic novel contribut work algorithm applic optim problem chposynomi program proof theorem given technic report 7 2 formul 21 delay model transistor interconnect model transistor sourcedrain effect resist rd gate sourc drain capacit cg cs cd let x transistor width rd cg cs cd written follow cg0 cs0 cd0 well cg1 cs1 cd1 constant determin technolog addit rd0 unit effect resist defin follow assum ntype transistor driven rise input transistor size x capacit load cl 50 delay defin effect resist rd unit effect resist rd0 transistor unit effect resist ptype transistor defin similarli fall input let xng denot size transistor wire point gener rd0 function x ie unit effect resist transistor depend size transistor wire design use rd0 instead rd0 x simplic present model rout tree distribut rc tree similar 11 6 wire segment divid sequenc uniseg uniseg treat type rc circuit wire width assum uniform within uni segment simplic assum uniseg wire length unitwidth uniseg wire resist r0 wire area capacit c0 wire fring capacit c1 resist r capacit c uniseg width x delay comput similar switch level time analysi tool crystal 21 delay comput base stage dccurrent path signal sourc either vdd ground gate transistor includ transistor wire delay stage p ns n ns sourc n sink written eqn 9 accord elmor delay formul 24 f st f st st deltax st st x width either transistor wire f st st st h st st coeffici function determin similar way 11 6 point unit effect resist rd0 transistor alway appear multipli factor coeffici function furthermor rd0 multipli constant determin size procedur fact help prove domin properti sti problem section 3 similar delay formul transistor use 21 14 except model interconnect lump capacit instead distribut rc tree model use formul note unit effect resist rd0 transistor formul 21 function x howev formul constant independ x 14 22 sti problem minim delay multipl order minim delay along multipl critic path circuit simultan propos minim weight delay tx stage set critic path denot p st penalti weight st indic critic stage provid either design time simul comput iter use lagrangianrelax method 3 minim maximum delay note although number critic path circuit may grow exponenti respect number logic gate number critic stage grow almost linearli let st st st st st delta g st 13 st delta h st elimin term independ x eqn 10 becom respect eqn 15 defin follow sti problem minim delay multipl critic path formul 1 given circuit lower upper bound width transistor wire sti problem determin width transistor wire equival size solut x weight delay multipl critic path given eqn 15 minim practic often case want size transistor wire without increas layout area use free space current layout bound increas layout area therefor upper bound associ transistor wire optim hand lower bound associ devic wire due technolog featur size reliabl concern electromigr thu lower upper bound use handl constraint seen later lower upper bound start point sti algorithm easi see sti problem equival wires problem ident lower upper bound given width transistor equival transistor size problem ident lower upper bound given wire width wire 3 domin properti instead develop ad hoc heurist method sti problem defin class optim problem name chposynomi program reveal domin properti chposynomi program show sti problem sever delay model ch posynomi program effici sti algorithm develop base domin properti 31 domin properti chposynomi program function fx defin gener chposynomi follow form api coeffici function satisfi follow condit function x monoton increas respect increas x pi still monoton decreas respect increas x ii function x j monoton decreas respect increas x j bqj still monoton increas respect increas x coeffici function eqn 16 constant function fx call simpl chposynomi class simpl chposynomi subset posynomi function defin 13 call optim problem minim simpl gener chposynomi subject l x u simpl gener chposynomi program introduc follow concept domin relat local refin oper definit 1 two vector x x 0 defin x domin denot 2 local refin oper solut vector x respect particular variabl x function fx minim fx subject chang keep valu x j j 6 unchang say result solut vector local refin x respect x simplic also use term solut instead solut vector let x optim solut minim fx say problem optim fx satisfi domin properti domin x impli local refin x still domin x x domin x impli local refin x still domin x show follow import theorem foundat sti algorithm present section 4 theorem 1 domin properti hold simpl gener chposynomi program author 11 first propos domin properti singlesourc wires problem result greatli gener concept domin properti reveal domin properti hold much larger class optim problem one show singlesourc wires problem 11 multisourc wires problem 6 simultan driver wire size problem 8 instanc simpl chposynomi pro gram domin properti lead effici polynomialtim algorithm section 4 show sti problem chposynomi program order use algorithm 32 domin properti sti problem recal unit effect resist rd0 transistor alway multipli factor coeffici function h1 eqn 15 fact determin whether eqn 15 chposynomi two type model unit effect resist rd0 step model assum input transistor alway step rd0 constant independ size solut x result coeffici eqn 15 posit constant independ x follow theorem theorem 2 sti problem step model simpl chposynomi program domin properti step model use 14 transistor size wires work 11 17 6 simultan driver wire size work 8 model driver howev step input ideal assumpt invert let 0 delay step input delay slope input whose transit time follow relat given 15 fi constant determin technolog show delay increas function input transit time recal definit effect resist eqn 5 larger input transit time larger effect resist unit effect resi tanc furthermor associ input transit time transistor size follow sinc increas size transistor alway increas gate capacit output previou stage input becom slower contribut larger load capacit turn slower input increas unit effect resist precis defin follow dpslope model definit 3 dpslope model transistor model unit effect resist transistor increas function size given definit also follow theorem theorem 3 sti problem dpslope model gener chposynomi program domin properti worthwhil mention eqn 17 use comput gate delay assum input transit time twice elmor delay previou stage transistor size formul 18 path delay simpl chposynomi sti problem delay model simpl chposynomi program nevertheless theorem 3 gener sens applic dpslope model form even without close form dpslope model without close form discuss section 4 4 sti algorithm 41 optim use domin properti chposynomi fx l x u local refin base algorithm lra algorithm use comput set lower upper bound optim solut minim fx greedi algorithm base iter local refin oper begin solut l travers everi x specif order perform local refin oper x domin x local refin still domin x process repeat x becom increasingli closer alway domin x process produc set lower bound x stop improv achiev last round travers similarli set upper bound x obtain perform local refin oper begin essenc lra algorithm gener greedi wires algorithm gwsa 11 defin lower upper bound x lrtight tighten local refin oper lra algorithm comput lrtight lower upper bound x polynomi time r averag number possibl evalu x l cost singl local refin oper discuss next subsect practic usual find lrtight lower upper bound meet lead optim solut immedi 42 comput coeffici function local refin order initi coeffici function effici transistor interconnect prepartit dcc dcc set transistor wire connect dccurrent path contain transistor channel wire dc current cross boundari dcc case dcc gate g rout tree connect output g input gate driven g sinc coeffici defin eqn comput basic within dcc comput finish total number dcc circuit total number transistor wire uniseg ith roughli number variabl x cost local refin oper relat delay model use step model tablebas slope model comparison sinc sti problem step model simpl chposynomi program constant coeffici object function local refin oper finish om time still total number transistor wire uniseg ith dcc assum dpslope model gener form unit effect resist rd0 transistor size given sinc sti problem type slope model gener chposynomi program coeffici eqn 15 fact function size solut x close form associ x unit effect resist gener close form relat variabl coeffici gener chposynomi local refin oper becom expens even imposs propos follow start solut first 1 complex bruteforc enumer n updat coeffici function respect x 0 comput local refin respect coeffici function novel contribut work prove domin properti still hold gener chposynomi program respect type local refin sinc updat coeffici function local refin oper finish om time local refin oper gener chposynomi program still finish om time instead simpl analyt model eqn 17 lookup tabl precomput valu unit effect resist rd0 transistor gener rd0 transistor depend size input transit time capacit load threedimension tabl need straightforward implement three paramet howev combin one factor call slope ratio determin rd0 sole 22 21 thu onedimension tabl use instead threedimension tabl tabl built everi type transistor base spice simul 43 overview nearoptim sti algorithm overal sti algorithm includ three step initi coeffici function ii comput lrtight lower upper bound optim solut iii comput optim solut lrtight lower upper bound note coeffici function updat size procedur unit effect resist rd0 dpslope model depend size solut x furthermor prove exist optim sti solut optim wire width monoton within wire segment enabl us gener concept bundl refin oper bundledrefin base wires algorithm owbr al gorithm 6 sti formul shown 6 owbr algorithm run 100x time faster localrefin base wires algorithm 11 final lrtight lower upper bound ident everi transistor wire optim solut achiev immedi observ ident lr tight lower upper bound often achiev ex periment case sinc coeffici lr tight lower upper bound comput polynomi time respect optim sti solut achiev polynomialtim moreov lrtight lower upper bound meet gap small often one discret width experi percent nonident lower upper bound also small thu enumer carri reason time enumer width transistor wire lrtight lower upper bound width transistor wire determin local refin oper rather enumer thu optim solut achiev effici practic worthwhil mention lrtight lower upper bound zero sensit thu sensit base method use obtain solut better lrtight lower upper bound 5 experiment result 51 simultan driverbuff wire size implement nearoptim sti algorithm sun sparc5 workstat test algorithm length max delay ns devic area 2 wire area 2 averag power mw runtim driver cdw sti cdw sti cdw sti cdw sti net1 15 3600 1063 0876177 5630 1886 4320 3240 319 217 008 net2 net3 36 10070 1326 122576 87732 32224 23967 19242 458 142 077 net4 net5 total 129 179800 280468 119343 227661 192570 2104 8059 718 tabl 1 simultan driver wire size multisourc net net wire length max delay ns averag power mw runtim driver origin sbw sti origin sbw sti clk 367 593040 62016 6157807 5903548 4997 2868426 2856428 12079 tabl 2 comparison buffer wire size clock net transistor 16bit adder 514 transistor 32bit adder 1026 transistor tabl 3 delayarea tradeoff transistor size number exampl advanc ic technolog first use sti algorithm solv simultan driver wire size sdw problem multisourc net 2 net extract intel highperform microprocessor design use 12 6 topolog construct wires optim assum chain cascad driver use sourc first stage minimums 1x driver compar sti method cdw method cdw method use constant stage ratio gate capacit 1x driver cl total load capacit wire minimum width stage number n chosen ff around e base natur logarithm perform optim cdw method appli owbr algorithm 6 obtain optim wires solut sti method use stage number n assum first stage also 1x driver size wire transistor stage determin sti algorithm use paramet mcnc 05m cmo technolog use 6 assum net driven clock 20mhz report hspice simul result tabl 1 even though owbr algorithm achiev optim wires solut given driver size solut sti formul consist outperform cdw maximum delay reduc 177 signif icantli total devic area total power dissip reduc 574 617 respect although comput optim width everi transistor everi 10mlong wire total runtim sti algorithm 718 second furthermor point sti algorithm use find even better size solut tri differ stage number alreadi observ experi 2 sdw formul 8 applic singlesourc net use sti algorithm solv simultan buffer wire size sbw problem spread spectrum transceiv chip design recent 4 12 2layer metal scmo technolog use two clock net name dclk clk use chain 4 cascad driver clock signal sourc chain 4 cascad buffer order drive long interconnect regist file clock sourc driver buffer tune manual origin design retain size first stage driver input port regist file appli sti algorithm optim size everi 06mlong wire everi transistor driversbuff sti algorithm optim two design 6124 12079 second respect report hspice simul result tabl 2 compar origin design two clock net sti design reduc maximum delay 144 48 spectiv significantli reduc power consumpt 242 428 respect moreov compar result recent work 9 sbw problem studi base gate size formul step model transistor compari son sti sbw algorithm use step model experi sti algorithm achiev delay reduct almost power dissip sinc model use gain come transistor size formul 52 areadelay tradeoff transistor size order achiev areadelay tradeoff introduc follow object function scale weight sum area delay fl 0 adjust areadelay tradeoff one easili verifi eqn 18 still chposynomi appli sti algorithm effici use sti algorithm solv transistor size problem areadelay tradeoff 3 size 8bit 16bit rippleadd respect report total devic area maximum delay tabl 3 still use paramet mcnc 05m cmo technolog assum primari input adder come 2x invert primari output drive 2x invert sti algorithm optim 32bit adder 1026 transistor 66 second smooth delayarea tradeoff observ maximum delay reduc 308 2x time area compar minimums design point adder implement cmo complex gate simpli assum everi transistor time critic weight penalti plan use lagrangian relax method 3 obtain optim weight penalti assign studi impact weight penalti assign comparison previou transistor size work 14 18 also plan besid areadelay tradeoff formul easili extend powerdelay tradeoff 6 conclus major contribut work reveal domin properti chposynomi program show sti problem number delay model chposynomi program base domin prop erti polynomi time algorithm propos comput lower upper bound optim solut ch posynomi program algorithm often achiev ident lower upper bound lead optim solut sti problem nearoptim algorithm practic observ achiev larg delay power reduct appli real design furthermor algorithm applic optim problem formul chposynomi program acknowledg author would like thank professor cj richard shi univers iowa chengkok koh patrick madden ucla help discuss r gate size mo digit circuit linear program iter gate size approach accur delay evalu fast performancedriven optim buffer clock tree base lagrangian relax 127mchip alldigit bpsk direct sequenc spreadspectrum transceiv 12m cmo time area optim standardcel vlsi circuit design optim wires interconnect multipl sourc simultan transistor interconnect size base gener domin prop erti simulatan driver wire size perform power optim simulatan buffer wire size perform power optim perform driven interconnect design base distribut rc delay model optim wires distribut elmor delay model perform driven rout multipl sourc geometr program method comput appicalt tilo psoynomi program approach transistor size cmo circuit speed buffer optim optim wire size buffer insert low power gener delay model rc interconnect optimizationund elmor delay model exact solut transistor size problem cmo circuit use convex optim sequenti quadrat program approach concurr gate wire size buffer steiner tree construct wire size interconnect layout optimiza tion switchlevel time verifi digit mo vlsi circuit model predict transient delay lsi logic system rc interconnect synthesi moment fit approach signal delay rc tree network post rout perform optim via multilink insert nonuniform wire size tr performancedriven interconnect design base distribut rc delay model rc interconnect synthesismyampersandmdasha moment fit approach simultan driver wire size perform power optim rc interconnect optim elmor delay model optim wire size buffer insert low power gener delay model sequenti quadrat program approach concurr gate wire size iter gate size approach accur delay evalu post rout perform optim via multilink insert nonuniform wires optim wires interconnect multipl sourc fast performancedriven optim buffer clock tree base lagrangian relax buffer steiner tree construct wire size interconnect layout optim simultan buffer wire size perform power optim gate size mo digit circuit linear program ctr jason cong lei effici techniqu devic interconnect optim deep submicron design proceed 1998 intern symposium physic design p4551 april 0608 1998 monterey california unit state chri c n chu f wong greedi wires linear time proceed 1998 intern symposium physic design p3944 april 0608 1998 monterey california unit state chri c n chu f wong close form solut simultan buffer insertions wire size proceed 1997 intern symposium physic design p192197 april 1416 1997 napa valley california unit state chungp chen chri c n chu f wong fast exact simultan gate wire size lagrangian relax proceed 1998 ieeeacm intern confer computeraid design p617624 novemb 0812 1998 san jose california unit state chri c n chu f wong new approach simultan buffer insert wire size proceed 1997 ieeeacm intern confer computeraid design p614621 novemb 0913 1997 san jose california unit state c c n chu f wong polynomi time optim algorithm simultan buffer wire size proceed confer design autom test europ p479487 februari 2326 1998 le palai de congr de pari franc jason cong lei optim wires interconnect multipl sourc acm transact design autom electron system toda v1 n4 p478511 oct 1996 jason cong lei chengkok koh zhigang pan global interconnect size space consider coupl capacit proceed 1997 ieeeacm intern confer computeraid design p628633 novemb 0913 1997 san jose california unit state jason cong zhigang pan lei chengkok koh keiyong khoo interconnect design deep submicron ic proceed 1997 ieeeacm intern confer computeraid design p478485 novemb 0913 1997 san jose california unit state