<root><simulation><result_generated_time />2023-05-13 01:35:50<layer><layer_spec />{'B': 1, 'K': 16, 'C': 32, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6422528<total_data_size_element />{'W': 512, 'I': 401408, 'O': 200704}<total_data_reuse />{'W': 12544, 'I': 16.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'OY_8']}, {'Row': ['OX_4', 'OY_8']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [1024, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 4)], [('OX', 16), ('OY', 2)]], [[('C', 8)], []], [], []]<I />[[], [[('C', 8), ('OY', 4)], [('OX', 16), ('OY', 2)]], [], []]<O />[[[('C', 8)], []], [[('OY', 4)], [('OX', 16), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 8), ('C', 2), ('OY', 2), ('C', 2), ('OX', 7), ('OY', 7)], [], []]<I />[[('K', 2), ('K', 8), ('C', 2), ('OY', 2), ('C', 2)], [('OX', 7), ('OY', 7)], []]<O />[[('K', 2), ('K', 8), ('C', 2), ('OY', 2), ('C', 2)], [('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [128.0, 98, 1, 1], 'I': [1.0, 16.0, 1.0, 1.0], 'O': [8.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 4096, 4096], 'I': [64, 3211264, 3211264], 'O': [256, 1605632, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.12, 0.1, 0.0], 'O': [0.5, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.14, 0.0], 'I': [0.12, 0.14, 0.0], 'O': [0.5, 0.14, 0.0]}<effective_mem_size_bit />{'W': [512, 4096, 4096], 'I': [32, 3211264, 3211264], 'O': [256, 229376, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 229376, 1605632]}<total_unit_count />{'W': [1024, 8, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [128.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[50176, 512], [512, 512], [512, 0]]<I />[[401408, 401408], [401408, 401408], [401408, 0]]<O />[[(602112, 802816), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(602112, 802816), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6272, 64], [8, 8], [2, 0]]<I />[[50176, 50176], [6272, 6272], [1568, 0]]<O />[[(75264, 100352), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([75264, 100352], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />6422528<idle />0</mac_count></basic_info><energy><total_energy />14044755.1<mem_energy_breakdown><W />[2.1, 1.6, 2.7]<I />[35.2, 1243.0, 2088.3]<O />[70.3, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />14039646.2<idle_MAC />0.0<total />14039646.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4994<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4994<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />12560<latency_cycle_without_data_loading />6272<ideal_computing_cycle />6272<data_loading><load_cycle_total />6288<load_cycle_individual />{'W': [8, 8, 0], 'I': [128, 6272, 0]}<load_cycle_combined />{'W': 9, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6271], [-128, -6272], [-6272, -6272]], 'I': [[-6271], [-6096, 0], [-6272, -6272]], 'O': [[-6272], [-6076, -3136], [-3136, -5488]]}<mem_stall_cycle_shared />{'W': [[-6271], [-128, 0], [0, 0]], 'I': [[-6271], [-6096, 0], [0, 0]], 'O': [[-6272], [-6076, -3136], [-3136, -5488]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 4096, 4096], 'I': [64, 3211264, 3211264], 'O': [256, 1605632, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [4096, 4096, 4096], 'I': [65536, 3211264, 3211264], 'O': [32768, 1605632, 1605632]}<loop_cycles_each_level />{'W': [6272, 6272, 6272], 'I': [128, 6272, 6272], 'O': [128, 6272, 6272]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [0.7, 0.7], [0.7, 0.7]], 'I': [[8.0, 0.5], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 2.0], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [32.0, 0.7], [0.7, 0.7]], 'I': [[8.0, 0.5], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 4.0], [512.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [32.0, 0.7], [0.7, 0]], 'I': [[8.0, 0.5], [512.0, 512.0], [512.0, 0]], 'O': [[8.0, 2.0], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [800.0, 768.7], [512.7, 256.0]], 'I': [[8.0, 0.5], [800.0, 768.7], [512.7, 256.0]], 'O': [[8.0, 2.0], [800.0, 768.7], [512.7, 256.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6272], [128, 6272, 1], [6272, 6272, 1]], 'I': [[1, 1, 6272], [128, 128, 49], [6272, 6272, 1]], 'O': [[1, 1, 6272], [128, 128, 49], [6272, 6272, 1]]}<trans_time_real />{'W': [[0, 1, 6272], [[8, 6272, 1], [8, 6272, 1]], [[8, 6272, 1], [2, 6272, 1]]], 'I': [[0, 1, 6272], [[1, 128, 49], [128, 128, 49]], [[6272, 6272, 1], [1568, 6272, 1]]], 'O': [[0, 1, 6272], [[4, 128, 49], [64, 128, 49]], [[3136, 6272, 1], [784, 6272, 1]]]}<single_stall_cycle />{'W': [[-1], [-120, -120], [-6264, -6270]], 'I': [[-1], [-127, 0], [0, -4704]], 'O': [[-1], [-124, -64], [-3136, -5488]]}<single_stall_count />{'W': [6271, 0, 0], 'I': [6271, 48, 0], 'O': [6272, 49, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}, 1: {'W': [0, 0], 'I': [6144, 0], 'O': [3136, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-6272, -6272], [-3136, -6272]], 1: [[-128, -6272], [-3136, -3136]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>