<div id="pf33" class="pf w0 h0" data-page-no="33"><div class="pc pc33 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg33.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">3.3.1.3<span class="_ _b"> </span>System Tick Timer</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The CLKSOURCE bit in SysTick Control and Status register selects either the core clock</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">(when CLKSOURCE = 1) or a divide-by-16 of the core clock (when CLKSOURCE = 0).</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">Because the timing reference is a variable frequency, the TENMS bit in the SysTick</div><div class="t m0 x9 hf y2d8 ff3 fs5 fc0 sc0 ls0 ws0">Calibration Value Register is always zero.</div><div class="t m0 x9 h1b y2d9 ff1 fsc fc0 sc0 ls0 ws0">3.3.1.4<span class="_ _b"> </span>Debug Facilities</div><div class="t m0 x9 hf y2da ff3 fs5 fc0 sc0 ls0 ws0">This device supports standard ARM 2-pin SWD debug port.</div><div class="t m0 x9 h1b y2db ff1 fsc fc0 sc0 ls0 ws0">3.3.1.5<span class="_ _b"> </span>Core Privilege Levels</div><div class="t m0 x9 hf y2dc ff3 fs5 fc0 sc0 ls0 ws0">The Core on this device is implemented with both Privileged and Unprivileged levels.</div><div class="t m0 x9 hf y207 ff3 fs5 fc0 sc0 ls0 ws0">The ARM documentation uses different terms than this document to distinguish between</div><div class="t m0 x9 hf y2dd ff3 fs5 fc0 sc0 ls0 ws0">privilege levels.</div><div class="t m0 x9a h6 y2de ff1 fs3 fc0 sc0 ls0 ws0">If you see this term...<span class="_ _8d"> </span>it also means this term...</div><div class="t m0 x89 h7 y2df ff2 fs4 fc0 sc0 ls0 ws1a9">Privileged Supervisor</div><div class="t m0 x89 h7 y2e0 ff2 fs4 fc0 sc0 ls0 ws0">Unprivileged or user<span class="_ _8e"> </span>User</div><div class="t m0 x9 he y2e1 ff1 fs1 fc0 sc0 ls0 ws0">3.3.2<span class="_ _b"> </span>Nested Vectored Interrupt Controller (NVIC) Configuration</div><div class="t m0 x9 hf y2e2 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. Full</div><div class="t m0 x9 hf y2e3 ff3 fs5 fc0 sc0 ls0 ws0">documentation for this module is provided by ARM and can be found at <span class="fc1 ws1a6">www.arm.com</span>.</div><div class="c x9c y2e4 w6 h1c"><div class="t m0 x8b h19 y2e5 ff2 fsa fc0 sc0 ls0 ws0">Nested Vectored</div><div class="t m0 x95 h19 y2e6 ff2 fsa fc0 sc0 ls0 ws0">Interrupt Controller</div><div class="t m0 x7b h19 y2e7 ff2 fsa fc0 sc0 ls0">(NVIC)</div><div class="t m2 x84 h1a y2e8 ff2 fsb fc0 sc0 ls0 ws0">ARM Cortex-M0+</div><div class="t m2 x9d h1a y2e9 ff2 fsb fc0 sc0 ls0">core</div><div class="t m0 x9e h1a y2ea ff2 fsb fc0 sc0 ls0 ws1aa">Interrupts <span class="v5">Module</span></div><div class="t m0 x28 h1a y2eb ff2 fsb fc0 sc0 ls0">Module</div><div class="t m0 x28 h1a y2ec ff2 fsb fc0 sc0 ls0">Module</div><div class="t m0 x9f h1a y2ed ff2 fsb fc0 sc0 ls0">PPB</div></div><div class="t m0 x86 h9 y2ee ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-2. NVIC configuration</div><div class="t m0 x3b h9 y2ef ff1 fs2 fc0 sc0 ls0 ws0">Table 3-5.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y2f0 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y2f1 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _21"> </span>Nested Vectored</div><div class="t m0 x8c h7 y2f2 ff2 fs4 fc0 sc0 ls0 ws0">Interrupt Controller</div><div class="t m0 x24 h7 y2f3 ff2 fs4 fc0 sc0 ls0">(NVIC)</div><div class="t m0 xa0 h7 y2f1 ff2 fs4 fc1 sc0 ls0 ws0">ARM Cortex-M0+ Technical Reference Manual</div><div class="t m0 x1b h7 y2f4 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>51</div><a class="l" href="http://www.arm.com"><div class="d m1" style="border-style:none;position:absolute;left:461.904000px;bottom:262.450000px;width:83.202000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://www.arm.com"><div class="d m1" style="border-style:none;position:absolute;left:313.398000px;bottom:102.430000px;width:186.804000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
