<html><body><samp><pre>
<!@TC:1556112007>
#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: MONTREWKN78960

# Wed Apr 24 09:20:07 2019

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1556112009> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1556112009> | Running in 64-bit mode 
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_MEM\AHB_MEM.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_MMIO\AHB_MMIO.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v" (library MIRSLV2MIRMSTRBRIDGE_AHB_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHBtoAPB3\AHBtoAPB3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\APB3_Bus\APB3_Bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\JTAG\JTAG.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\CCC_0\MSS_SubSystem_sb_CCC_0_FCCC.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xing.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_amoalu.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_alu.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rvcexpander.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_ibuf.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_identity_module.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfilter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v:837:9:837:35:@W:CG1337:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(837)</a><!@TM:1556112009> | Net debug_1_io_ctrl_pb_haltreq is not declared.</font>
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\Timer\Timer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\Top_Level\Top_Level.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Top_Level
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@N:CG775:@XP_MSG">coreahblite.v(23)</a><!@TM:1556112009> | Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:21:7:21:31:@N:CG775:@XP_MSG">mirslv2mirmstrbridge_ahb.v(21)</a><!@TM:1556112009> | Component MIRSLV2MIRMSTRBRIDGE_AHB not found in library "work" or "__hyper__lib__", but found in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:25:7:25:20:@N:CG775:@XP_MSG">coreahbtoapb3.v(25)</a><!@TM:1556112009> | Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@N:CG775:@XP_MSG">coreapb3.v(13)</a><!@TM:1556112009> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:22:7:22:20:@N:CG775:@XP_MSG">corejtagdebug.v(22)</a><!@TM:1556112009> | Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG775:@XP_MSG">coretimer.v(24)</a><!@TM:1556112009> | Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v:20:7:20:33:@N:CG364:@XP_MSG">coreahblite_defaultslavesm.v(20)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1556112009> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_0_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_0_1_0_0_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1556112009> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:20:7:20:31:@N:CG364:@XP_MSG">coreahblite_slavearbiter.v(20)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z3
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:22:7:22:29:@N:CG364:@XP_MSG">coreahblite_slavestage.v(22)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1556112009> | Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b000
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBLite_Z4
Running optimization stage 1 on CoreAHBLite_Z4 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:125:19:125:27:@W:CL318:@XP_MSG">coreahblite.v(125)</a><!@TM:1556112009> | *Output HRESP_M0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:136:19:136:27:@W:CL318:@XP_MSG">coreahblite.v(136)</a><!@TM:1556112009> | *Output HRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:147:19:147:27:@W:CL318:@XP_MSG">coreahblite.v(147)</a><!@TM:1556112009> | *Output HRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:158:19:158:27:@W:CL318:@XP_MSG">coreahblite.v(158)</a><!@TM:1556112009> | *Output HRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:167:19:167:28:@W:CL318:@XP_MSG">coreahblite.v(167)</a><!@TM:1556112009> | *Output HTRANS_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:180:19:180:28:@W:CL318:@XP_MSG">coreahblite.v(180)</a><!@TM:1556112009> | *Output HTRANS_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:193:19:193:28:@W:CL318:@XP_MSG">coreahblite.v(193)</a><!@TM:1556112009> | *Output HTRANS_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:206:19:206:28:@W:CL318:@XP_MSG">coreahblite.v(206)</a><!@TM:1556112009> | *Output HTRANS_S3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:219:19:219:28:@W:CL318:@XP_MSG">coreahblite.v(219)</a><!@TM:1556112009> | *Output HTRANS_S4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:232:19:232:28:@W:CL318:@XP_MSG">coreahblite.v(232)</a><!@TM:1556112009> | *Output HTRANS_S5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:245:19:245:28:@W:CL318:@XP_MSG">coreahblite.v(245)</a><!@TM:1556112009> | *Output HTRANS_S6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:258:19:258:28:@W:CL318:@XP_MSG">coreahblite.v(258)</a><!@TM:1556112009> | *Output HTRANS_S7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:271:19:271:28:@W:CL318:@XP_MSG">coreahblite.v(271)</a><!@TM:1556112009> | *Output HTRANS_S8 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:284:19:284:28:@W:CL318:@XP_MSG">coreahblite.v(284)</a><!@TM:1556112009> | *Output HTRANS_S9 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:297:19:297:29:@W:CL318:@XP_MSG">coreahblite.v(297)</a><!@TM:1556112009> | *Output HTRANS_S10 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:310:19:310:29:@W:CL318:@XP_MSG">coreahblite.v(310)</a><!@TM:1556112009> | *Output HTRANS_S11 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:323:19:323:29:@W:CL318:@XP_MSG">coreahblite.v(323)</a><!@TM:1556112009> | *Output HTRANS_S12 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:336:19:336:29:@W:CL318:@XP_MSG">coreahblite.v(336)</a><!@TM:1556112009> | *Output HTRANS_S13 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:349:19:349:29:@W:CL318:@XP_MSG">coreahblite.v(349)</a><!@TM:1556112009> | *Output HTRANS_S14 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:362:19:362:29:@W:CL318:@XP_MSG">coreahblite.v(362)</a><!@TM:1556112009> | *Output HTRANS_S15 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:375:19:375:29:@W:CL318:@XP_MSG">coreahblite.v(375)</a><!@TM:1556112009> | *Output HTRANS_S16 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_MEM\AHB_MEM.v:9:7:9:14:@N:CG364:@XP_MSG">AHB_MEM.v(9)</a><!@TM:1556112009> | Synthesizing module AHB_MEM in library work.
Running optimization stage 1 on AHB_MEM .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000011000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z5
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z5 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000011000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1556112009> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z6
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z6 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1556112009> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1556112009> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000011000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1556112009> | Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b1
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000011000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBLite_Z7
Running optimization stage 1 on CoreAHBLite_Z7 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:125:19:125:27:@W:CL318:@XP_MSG">coreahblite.v(125)</a><!@TM:1556112009> | *Output HRESP_M0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:136:19:136:27:@W:CL318:@XP_MSG">coreahblite.v(136)</a><!@TM:1556112009> | *Output HRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:147:19:147:27:@W:CL318:@XP_MSG">coreahblite.v(147)</a><!@TM:1556112009> | *Output HRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:158:19:158:27:@W:CL318:@XP_MSG">coreahblite.v(158)</a><!@TM:1556112009> | *Output HRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:167:19:167:28:@W:CL318:@XP_MSG">coreahblite.v(167)</a><!@TM:1556112009> | *Output HTRANS_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:180:19:180:28:@W:CL318:@XP_MSG">coreahblite.v(180)</a><!@TM:1556112009> | *Output HTRANS_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:193:19:193:28:@W:CL318:@XP_MSG">coreahblite.v(193)</a><!@TM:1556112009> | *Output HTRANS_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:206:19:206:28:@W:CL318:@XP_MSG">coreahblite.v(206)</a><!@TM:1556112009> | *Output HTRANS_S3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:219:19:219:28:@W:CL318:@XP_MSG">coreahblite.v(219)</a><!@TM:1556112009> | *Output HTRANS_S4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:232:19:232:28:@W:CL318:@XP_MSG">coreahblite.v(232)</a><!@TM:1556112009> | *Output HTRANS_S5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:245:19:245:28:@W:CL318:@XP_MSG">coreahblite.v(245)</a><!@TM:1556112009> | *Output HTRANS_S6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:258:19:258:28:@W:CL318:@XP_MSG">coreahblite.v(258)</a><!@TM:1556112009> | *Output HTRANS_S7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:271:19:271:28:@W:CL318:@XP_MSG">coreahblite.v(271)</a><!@TM:1556112009> | *Output HTRANS_S8 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:284:19:284:28:@W:CL318:@XP_MSG">coreahblite.v(284)</a><!@TM:1556112009> | *Output HTRANS_S9 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:297:19:297:29:@W:CL318:@XP_MSG">coreahblite.v(297)</a><!@TM:1556112009> | *Output HTRANS_S10 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:310:19:310:29:@W:CL318:@XP_MSG">coreahblite.v(310)</a><!@TM:1556112009> | *Output HTRANS_S11 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:323:19:323:29:@W:CL318:@XP_MSG">coreahblite.v(323)</a><!@TM:1556112009> | *Output HTRANS_S12 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:336:19:336:29:@W:CL318:@XP_MSG">coreahblite.v(336)</a><!@TM:1556112009> | *Output HTRANS_S13 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:349:19:349:29:@W:CL318:@XP_MSG">coreahblite.v(349)</a><!@TM:1556112009> | *Output HTRANS_S14 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:362:19:362:29:@W:CL318:@XP_MSG">coreahblite.v(362)</a><!@TM:1556112009> | *Output HTRANS_S15 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:375:19:375:29:@W:CL318:@XP_MSG">coreahblite.v(375)</a><!@TM:1556112009> | *Output HTRANS_S16 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_MMIO\AHB_MMIO.v:9:7:9:15:@N:CG364:@XP_MSG">AHB_MMIO.v(9)</a><!@TM:1556112009> | Synthesizing module AHB_MMIO in library work.
Running optimization stage 1 on AHB_MMIO .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:21:7:21:31:@N:CG364:@XP_MSG">mirslv2mirmstrbridge_ahb.v(21)</a><!@TM:1556112009> | Synthesizing module MIRSLV2MIRMSTRBRIDGE_AHB in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB.

	MSTR_DRI_UPR_4_ADDR_BITS=32'b00000000000000000000000000000001
	UPR_4_ADDR_BITS=32'b00000000000000000000000000000000
	ADDR=2'b01
	DATA=2'b10
   Generated name = MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2
Running optimization stage 1 on MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.v:9:7:9:29:@N:CG364:@XP_MSG">AHB_Slave2MasterBridge.v(9)</a><!@TM:1556112009> | Synthesizing module AHB_Slave2MasterBridge in library work.
Running optimization stage 1 on AHB_Slave2MasterBridge .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:26:7:26:31:@N:CG364:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(26)</a><!@TM:1556112009> | Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:26:7:26:37:@N:CG364:@XP_MSG">coreahbtoapb3_penablescheduler.v(26)</a><!@TM:1556112009> | Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:27:7:27:32:@N:CG364:@XP_MSG">coreahbtoapb3_apbaddrdata.v(27)</a><!@TM:1556112009> | Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:25:7:25:20:@N:CG364:@XP_MSG">coreahbtoapb3.v(25)</a><!@TM:1556112009> | Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_24s_0s
Running optimization stage 1 on COREAHBTOAPB3_24s_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHBtoAPB3\AHBtoAPB3.v:9:7:9:16:@N:CG364:@XP_MSG">AHBtoAPB3.v(9)</a><!@TM:1556112009> | Synthesizing module AHBtoAPB3 in library work.
Running optimization stage 1 on AHBtoAPB3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v:13:0:13:7:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(13)</a><!@TM:1556112009> | Synthesizing module CAPB3II in library COREAPB3_LIB.
Running optimization stage 1 on CAPB3II .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@N:CG364:@XP_MSG">coreapb3.v(13)</a><!@TM:1556112009> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0111
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
	CAPB3OOl=32'b00000000000000000000000000000000
	CAPB3IOl=32'b00000000000000000000000000000001
	CAPB3lOl=32'b00000000000000000000000000000010
	CAPB3OIl=32'b00000000000000000000000000000011
	CAPB3IIl=32'b00000000000000000000000000000100
	CAPB3lIl=32'b00000000000000000000000000000101
	CAPB3Oll=32'b00000000000000000000000000000110
	CAPB3Ill=32'b00000000000000000000000000000111
	CAPB3lll=32'b00000000000000000000000000001000
	CAPB3O0l=32'b00000000000000000000000000001001
	CAPB3I0l=32'b00000000000000000000000000001010
	CAPB3l0l=32'b00000000000000000000000000001011
	CAPB3O1l=32'b00000000000000000000000000001100
	CAPB3I1l=32'b00000000000000000000000000001101
	CAPB3l1l=32'b00000000000000000000000000001110
	CAPB3OO0=32'b00000000000000000000000000001111
	CAPB3IO0=32'b00000000000000000000000000010000
	CAPB3lO0=32'b00000000000000000000000000010001
	CAPB3OI0=16'b0000000000000001
	CAPB3II0=16'b0000000000000010
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
	CAPB3II1=16'b0000000000000000
	CAPB3lI1=16'b0000000000000000
   Generated name = CoreAPB3_Z8
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:1495:0:1495:9:@W:CG360:@XP_MSG">coreapb3.v(1495)</a><!@TM:1556112009> | Removing wire CAPB3IlOI, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z8 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\APB3_Bus\APB3_Bus.v:9:7:9:15:@N:CG364:@XP_MSG">APB3_Bus.v(9)</a><!@TM:1556112009> | Synthesizing module APB3_Bus in library work.
Running optimization stage 1 on APB3_Bus .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:5:7:5:24:@N:CG364:@XP_MSG">BasicIO_Interface_syn.v(5)</a><!@TM:1556112009> | Synthesizing module BasicIO_Interface in library work.
Running optimization stage 1 on BasicIO_Interface .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:171:7:171:21:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(171)</a><!@TM:1556112009> | *Output FTDI_UART0_RXD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:172:7:172:17:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(172)</a><!@TM:1556112009> | *Output LED1_GREEN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:173:7:173:15:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(173)</a><!@TM:1556112009> | *Output LED1_RED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:174:7:174:17:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(174)</a><!@TM:1556112009> | *Output LED2_GREEN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:175:7:175:15:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(175)</a><!@TM:1556112009> | *Output LED2_RED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:176:14:176:23:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(176)</a><!@TM:1556112009> | *Output PRDATA_in has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:177:7:177:16:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(177)</a><!@TM:1556112009> | *Output PREADY_in has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:178:7:178:17:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(178)</a><!@TM:1556112009> | *Output PSLVERR_in has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:179:7:179:19:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(179)</a><!@TM:1556112009> | *Output USER_PB1_IRQ has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\BasicIO_Interface\BasicIO_Interface_syn.v:180:7:180:19:@W:CL318:@XP_MSG">BasicIO_Interface_syn.v(180)</a><!@TM:1556112009> | *Output USER_PB2_IRQ has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:22:7:22:20:@N:CG364:@XP_MSG">corejtagdebug.v(22)</a><!@TM:1556112009> | Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011000
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000001
   Generated name = COREJTAGDEBUG_Z9
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v:687:7:687:12:@N:CG364:@XP_MSG">igloo2.v(687)</a><!@TM:1556112009> | Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v:39:7:39:34:@N:CG364:@XP_MSG">corejtagdebug_ujtag_wrapper.v(39)</a><!@TM:1556112009> | Synthesizing module COREJTAGDEBUG_UJTAG_WRAPPER in library COREJTAGDEBUG_LIB.
Running optimization stage 1 on COREJTAGDEBUG_UJTAG_WRAPPER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v:47:7:47:28:@N:CG364:@XP_MSG">corejtagdebug_uj_jtag.v(47)</a><!@TM:1556112009> | Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_85_0_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v:362:7:362:13:@N:CG364:@XP_MSG">igloo2.v(362)</a><!@TM:1556112009> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:147:8:147:53:@W:CG360:@XP_MSG">corejtagdebug.v(147)</a><!@TM:1556112009> | Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:154:8:154:53:@W:CG360:@XP_MSG">corejtagdebug.v(154)</a><!@TM:1556112009> | Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:161:8:161:53:@W:CG360:@XP_MSG">corejtagdebug.v(161)</a><!@TM:1556112009> | Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:168:8:168:53:@W:CG360:@XP_MSG">corejtagdebug.v(168)</a><!@TM:1556112009> | Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:219:28:219:36:@W:CG360:@XP_MSG">corejtagdebug.v(219)</a><!@TM:1556112009> | Removing wire URSTBInt, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:220:28:220:39:@W:CG360:@XP_MSG">corejtagdebug.v(220)</a><!@TM:1556112009> | Removing wire URSTBInvInt, as there is no assignment to it.</font>
Running optimization stage 1 on COREJTAGDEBUG_Z9 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\JTAG\JTAG.v:9:7:9:11:@N:CG364:@XP_MSG">JTAG.v(9)</a><!@TM:1556112009> | Synthesizing module JTAG in library work.
Running optimization stage 1 on JTAG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar.v:64:7:64:58:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_identity_module.v:64:7:64:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_identity_module.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:64:7:64:67:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:718:13:718:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:718:13:718:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:714:13:714:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:714:13:714:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:710:13:710:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:710:13:710:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:706:13:706:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:706:13:706:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:702:13:702:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:702:13:702:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:698:13:698:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:698:13:698:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:693:2:693:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(693)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:161:13:161:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(161)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:163:13:163:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(163)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:165:13:165:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(165)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:167:13:167:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(167)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:169:13:169:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(169)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:171:13:171:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(171)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:692:10:692:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(692)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:64:7:64:55:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(281)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(281)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(277)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(277)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(273)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(273)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:262:13:262:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(262)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:262:13:262:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(262)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:257:13:257:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(257)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:257:13:257:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(257)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:252:13:252:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(252)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:252:13:252:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(252)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:247:13:247:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(247)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:247:13:247:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(247)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:242:13:242:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(242)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:242:13:242:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(242)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:237:13:237:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(237)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:237:13:237:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(237)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(233)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(87)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(95)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(103)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(111)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(119)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(127)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(135)</a><!@TM:1556112009> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(143)</a><!@TM:1556112009> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(145)</a><!@TM:1556112009> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(147)</a><!@TM:1556112009> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(232)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112009> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112009> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112009> | Found RAM ram_address, depth=2, width=31
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112009> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112009> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112009> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112009> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:64:7:64:57:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(281)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(281)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(277)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(277)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(273)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(273)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:262:13:262:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(262)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:262:13:262:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(262)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:257:13:257:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(257)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:257:13:257:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(257)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:252:13:252:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(252)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:252:13:252:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(252)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:247:13:247:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(247)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:247:13:247:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(247)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:242:13:242:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(242)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:242:13:242:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(242)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:237:13:237:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(237)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:237:13:237:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(237)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(233)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(87)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(95)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(103)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(111)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(119)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(127)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(135)</a><!@TM:1556112009> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(143)</a><!@TM:1556112009> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(145)</a><!@TM:1556112009> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(147)</a><!@TM:1556112009> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(232)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112009> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112009> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112009> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112009> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112009> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112009> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112009> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:64:7:64:57:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4 in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:193:13:193:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(193)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:193:13:193:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(193)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:189:13:189:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(189)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:189:13:189:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(189)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:185:13:185:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(185)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:185:13:185:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(185)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:179:13:179:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(179)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:179:13:179:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(179)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:174:13:174:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(174)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:174:13:174:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(174)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:169:13:169:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(169)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:169:13:169:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(169)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:165:2:165:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(165)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:79:13:79:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(79)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(87)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(95)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(103)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(105)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(107)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:164:10:164:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(164)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1556112009> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1556112009> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1556112009> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:64:7:64:57:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5 in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:259:13:259:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(259)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:259:13:259:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(259)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:255:13:255:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(255)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:255:13:255:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(255)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(251)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(251)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:245:13:245:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(245)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:245:13:245:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(245)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:240:13:240:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(240)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:240:13:240:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(240)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:235:13:235:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(235)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:235:13:235:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(235)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:230:13:230:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(230)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:230:13:230:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(230)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:225:13:225:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(225)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:225:13:225:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(225)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:220:13:220:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(220)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:220:13:220:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(220)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:216:2:216:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(216)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(85)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(93)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(101)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(109)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:117:13:117:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(117)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:125:13:125:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(125)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:133:13:133:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(133)</a><!@TM:1556112009> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(135)</a><!@TM:1556112009> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(137)</a><!@TM:1556112009> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:215:10:215:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(215)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112009> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112009> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112009> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112009> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112009> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112009> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v:64:7:64:84:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v:64:7:64:96:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:299:13:299:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:299:13:299:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:295:13:295:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:295:13:295:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:291:13:291:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:291:13:291:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:287:13:287:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:287:13:287:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:283:13:283:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:283:13:283:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:278:2:278:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(278)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(105)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(107)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(109)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(111)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(113)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:277:10:277:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(277)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:64:7:64:57:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6 in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(281)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(281)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(277)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(277)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(273)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(273)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(267)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(267)</a><!@TM:1556112009> | Repeat multiplier in concatenation evaluates to 1</font>

Only the first 100 messages of id 'CG390' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CG390' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG390} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(233)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(87)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(95)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(103)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(111)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(119)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(127)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(135)</a><!@TM:1556112009> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(143)</a><!@TM:1556112009> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(145)</a><!@TM:1556112009> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(147)</a><!@TM:1556112009> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(232)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112009> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112009> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112009> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112009> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112009> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112009> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112009> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:64:7:64:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:747:2:747:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(747)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(111)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(113)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:115:13:115:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(115)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:157:13:157:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(157)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:159:13:159:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(159)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:161:13:161:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(161)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:163:13:163:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(163)</a><!@TM:1556112009> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:746:10:746:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(746)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:64:7:64:72:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:303:2:303:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(303)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(103)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(105)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(107)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(109)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(111)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:302:10:302:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(302)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v:64:7:64:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_system_bus_sbus.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:64:7:64:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:513:2:513:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(513)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:131:13:131:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(131)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:133:13:133:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(133)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(135)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(137)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:139:13:139:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(139)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:512:10:512:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(512)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:64:7:64:58:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(146)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(85)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(87)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(89)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(91)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(93)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(95)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v:145:10:145:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(145)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:64:7:64:60:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(146)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(85)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(87)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(89)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(91)</a><!@TM:1556112009> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(93)</a><!@TM:1556112009> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(95)</a><!@TM:1556112009> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:145:10:145:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(145)</a><!@TM:1556112009> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:64:7:64:95:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1012:2:1012:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:156:13:156:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(156)</a><!@TM:1556112009> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:158:13:158:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(158)</a><!@TM:1556112009> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:160:13:160:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(160)</a><!@TM:1556112009> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112009> | Register bit _T_688 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112009> | Register bit _T_912 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112009> | Register bit _T_1136 is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:64:7:64:100:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1126:2:1126:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1556112009> | Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1556112009> | Register bit _T_232_0_lut[0] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1556112009> | Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v:64:7:64:91:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_periphery_bus_pbus.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v:64:7:64:64:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlwidth_widget.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v:64:7:64:67:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v:64:7:64:72:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfilter.v:64:7:64:58:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfilter.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFILTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:64:7:64:63:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:87:2:87:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(87)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v:64:7:64:58:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v:175:2:175:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(175)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:64:7:64:61:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4030:2:4030:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4030)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2014:59:2014:91:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2014)</a><!@TM:1556112009> | Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:64:7:64:82:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:545:2:545:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(545)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v:64:7:64:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:64:7:64:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:401:2:401:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(401)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:64:7:64:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v:64:7:64:76:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v:64:7:64:75:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v:64:7:64:74:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_sync_crossing_source.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v:64:7:64:93:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v:64:7:64:93:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v:64:7:64:66:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v:64:7:64:93:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_1.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_2.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(246)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(74)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_3.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_4.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_5.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v:64:7:64:66:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v:206:71:206:115:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(206)</a><!@TM:1556112009> | Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v:64:7:64:82:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:64:7:64:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:221:2:221:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(221)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7047:2:7047:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7047)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved2 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_0[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[4] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Register bit abstractGeneratedMem_1[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(74)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:206:71:206:115:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(206)</a><!@TM:1556112009> | Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:64:7:64:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(246)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(74)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:64:7:64:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:184:71:184:115:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(184)</a><!@TM:1556112009> | Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v:64:7:64:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v:64:7:64:70:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_debug.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v:138:8:138:31:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_debug.v(138)</a><!@TM:1556112009> | Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v:64:7:64:71:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v:440:2:440:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(440)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v:64:7:64:67:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar_int_xbar.v(64)</a><!@TM:1556112009> | Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:78:4:78:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(78)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:86:2:86:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(86)</a><!@TM:1556112009> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:106:21:106:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(106)</a><!@TM:1556112009> | Found RAM ram, depth=128, width=21
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(79)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(87)</a><!@TM:1556112009> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110)</a><!@TM:1556112009> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110)</a><!@TM:1556112009> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110)</a><!@TM:1556112009> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110)</a><!@TM:1556112009> | Found RAM ram, depth=2048, width=8
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v:549:2:549:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(549)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2559:2:2559:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2559)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112009> | Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112009> | Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112009> | Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112009> | Register bit s2_waw_hazard is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112009> | Register bit _T_948 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112009> | Register bit s2_meta_correctable_errors is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112009> | Register bit s2_meta_uncorrectable_errors is always 0.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(79)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(87)</a><!@TM:1556112009> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:107:21:107:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(107)</a><!@TM:1556112009> | Found RAM ram, depth=128, width=20
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(79)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(87)</a><!@TM:1556112009> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:107:21:107:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(107)</a><!@TM:1556112009> | Found RAM ram, depth=2048, width=32
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v:342:2:342:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(342)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v:396:2:396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(396)</a><!@TM:1556112009> | Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v:302:2:302:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(302)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:397:2:397:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(397)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:353:2:353:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(353)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1556112009> | Register bit s2_tlb_resp_miss is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1556112009> | Register bit s1_pc[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1556112009> | Register bit s1_pc[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1556112009> | Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(233)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112009> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112009> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112009> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112009> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112009> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112009> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112009> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v:159:2:159:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(159)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:199:2:199:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(199)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1556112009> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1556112009> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1556112009> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1556112009> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1556112009> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v:111:2:111:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(111)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v:78:2:78:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(78)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1398:2:1398:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1398)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v:367:2:367:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(367)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2498:2:2498:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2498)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:1488:106:1488:139:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1488)</a><!@TM:1556112009> | Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112009> | Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112009> | Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112009> | Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112009> | Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL265:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112009> | Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112009> | Found RAM _T_1151, depth=31, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112009> | Found RAM _T_1151, depth=31, width=32
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112009> | Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v:78:2:78:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(78)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:253:2:253:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(253)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112009> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112009> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112009> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112009> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112009> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112009> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112009> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v:460:2:460:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb_converter.v(460)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:459:2:459:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(459)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v:141:2:141:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(141)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v:131:2:131:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(131)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v:375:2:375:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlerror_error.v(375)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:493:2:493:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(493)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:611:2:611:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(611)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v:357:2:357:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(357)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(74)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(146)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v:77:2:77:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch_2.v(77)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:102:2:102:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(102)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:467:2:467:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(467)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v:1835:2:1835:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(1835)</a><!@TM:1556112009> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM .......

	RESET_VECTOR_ADDR_1=32'b00000000000000000110000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	EXT_HALT=32'b00000000000000000000000000000000
	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:57:18:57:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(57)</a><!@TM:1556112009> | Removing wire ICACHE_SEC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:58:18:58:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(58)</a><!@TM:1556112009> | Removing wire ICACHE_DED, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:59:18:59:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(59)</a><!@TM:1556112009> | Removing wire DCACHE_SEC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:60:18:60:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(60)</a><!@TM:1556112009> | Removing wire DCACHE_DED, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:103:34:103:41:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(103)</a><!@TM:1556112009> | Removing wire DRV_TDO, as there is no assignment to it.</font>
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:57:18:57:28:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(57)</a><!@TM:1556112009> | *Output ICACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:58:18:58:28:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(58)</a><!@TM:1556112009> | *Output ICACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:59:18:59:28:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(59)</a><!@TM:1556112009> | *Output DCACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:60:18:60:28:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(60)</a><!@TM:1556112009> | *Output DCACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v:103:34:103:41:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(103)</a><!@TM:1556112009> | *Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Running optimization stage 1 on MiV_Core32 .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on CCC .......
Running optimization stage 1 on MSS_SubSystem_sb_CCC_0_FCCC .......

	DATA_LOCATION=32'b00000000000000111110100000000000
	ADDR_SYSREG_SOFT_RESET=32'b01000000000000111000000001001000
	ADDR_SYSREG_ENVM_BUSY=32'b01000000000000111000000101011000
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
	S7=32'b00000000000000000000000000000111
	S8=32'b00000000000000000000000000001000
	S9=32'b00000000000000000000000000001001
	S10=32'b00000000000000000000000000001010
	S11=32'b00000000000000000000000000001011
	S12=32'b00000000000000000000000000001100
	S13=32'b00000000000000000000000000001101
	S14=32'b00000000000000000000000000001110
	S15=32'b00000000000000000000000000001111
	S16=32'b00000000000000000000000000010000
	S17=32'b00000000000000000000000000010001
	S18=32'b00000000000000000000000000010010
	S19=32'b00000000000000000000000000010011
	S20=32'b00000000000000000000000000010100
	S21=32'b00000000000000000000000000010101
	S22=32'b00000000000000000000000000010110
	P0=32'b00000000000000000000000000100000
	P1=32'b00000000000000000000000000100001
	P2=32'b00000000000000000000000000100010
	P3=32'b00000000000000000000000000100011
	P4=32'b00000000000000000000000000100100
	P5=32'b00000000000000000000000000100101
	P6=32'b00000000000000000000000000100110
	OP_COPY=7'b0000000
	OP_POLL=7'b0000010
	OP_LOAD=7'b0000011
	OP_STORE=7'b0000100
	OP_AND=7'b0000101
	OP_OR=7'b0000110
   Generated name = CoreConfigMaster_Z10
Running optimization stage 1 on CoreConfigMaster_Z10 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z11
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z11 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1556112009> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z12
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z12 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1556112009> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b10000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s .......

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b1
	SC_1=1'b0
	SC_2=1'b1
	SC_3=1'b0
	SC_4=1'b1
	SC_5=1'b0
	SC_6=1'b1
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b1
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b10000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000001010101
   Generated name = CoreAHBLite_Z13
Running optimization stage 1 on CoreAHBLite_Z13 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:125:19:125:27:@W:CL318:@XP_MSG">coreahblite.v(125)</a><!@TM:1556112009> | *Output HRESP_M0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:136:19:136:27:@W:CL318:@XP_MSG">coreahblite.v(136)</a><!@TM:1556112009> | *Output HRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:147:19:147:27:@W:CL318:@XP_MSG">coreahblite.v(147)</a><!@TM:1556112009> | *Output HRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:158:19:158:27:@W:CL318:@XP_MSG">coreahblite.v(158)</a><!@TM:1556112009> | *Output HRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:167:19:167:28:@W:CL318:@XP_MSG">coreahblite.v(167)</a><!@TM:1556112009> | *Output HTRANS_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:180:19:180:28:@W:CL318:@XP_MSG">coreahblite.v(180)</a><!@TM:1556112009> | *Output HTRANS_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:193:19:193:28:@W:CL318:@XP_MSG">coreahblite.v(193)</a><!@TM:1556112009> | *Output HTRANS_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:206:19:206:28:@W:CL318:@XP_MSG">coreahblite.v(206)</a><!@TM:1556112009> | *Output HTRANS_S3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:219:19:219:28:@W:CL318:@XP_MSG">coreahblite.v(219)</a><!@TM:1556112009> | *Output HTRANS_S4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:232:19:232:28:@W:CL318:@XP_MSG">coreahblite.v(232)</a><!@TM:1556112009> | *Output HTRANS_S5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:245:19:245:28:@W:CL318:@XP_MSG">coreahblite.v(245)</a><!@TM:1556112009> | *Output HTRANS_S6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:258:19:258:28:@W:CL318:@XP_MSG">coreahblite.v(258)</a><!@TM:1556112009> | *Output HTRANS_S7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:271:19:271:28:@W:CL318:@XP_MSG">coreahblite.v(271)</a><!@TM:1556112009> | *Output HTRANS_S8 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:284:19:284:28:@W:CL318:@XP_MSG">coreahblite.v(284)</a><!@TM:1556112009> | *Output HTRANS_S9 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:297:19:297:29:@W:CL318:@XP_MSG">coreahblite.v(297)</a><!@TM:1556112009> | *Output HTRANS_S10 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:310:19:310:29:@W:CL318:@XP_MSG">coreahblite.v(310)</a><!@TM:1556112009> | *Output HTRANS_S11 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:323:19:323:29:@W:CL318:@XP_MSG">coreahblite.v(323)</a><!@TM:1556112009> | *Output HTRANS_S12 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:336:19:336:29:@W:CL318:@XP_MSG">coreahblite.v(336)</a><!@TM:1556112009> | *Output HTRANS_S13 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:349:19:349:29:@W:CL318:@XP_MSG">coreahblite.v(349)</a><!@TM:1556112009> | *Output HTRANS_S14 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:362:19:362:29:@W:CL318:@XP_MSG">coreahblite.v(362)</a><!@TM:1556112009> | *Output HTRANS_S15 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:375:19:375:29:@W:CL318:@XP_MSG">coreahblite.v(375)</a><!@TM:1556112009> | *Output HTRANS_S16 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>

	FAMILY=32'b00000000000000000000000000010011
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	VERSION_MAJOR=32'b00000000000000000000000000000111
	VERSION_MINOR=32'b00000000000000000000000000000000
	VERSION_MAJOR_VECTOR=16'b0000000000000111
	VERSION_MINOR_VECTOR=16'b0000000000000000
	S0=2'b00
	S1=2'b01
	S2=2'b10
   Generated name = CoreConfigP_Z14
Running optimization stage 1 on CoreConfigP_Z14 .......

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z15
Running optimization stage 1 on CoreResetP_Z15 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1556112009> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1556112009> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1556112009> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1556112009> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1556112009> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1556112009> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1556112009> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1556112009> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1556112009> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1556112009> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1556112009> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1556112009> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1556112009> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1556112009> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1556112009> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1556112009> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1556112009> | Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1556112009> | Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1556112009> | Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1556112009> | Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1556112009> | Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1556112009> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1556112009> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1556112009> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1556112009> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1556112009> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1556112009> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:58:7:58:13:@W:CL318:@XP_MSG">osc_comps.v(58)</a><!@TM:1556112009> | *Output CLKOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Running optimization stage 1 on RCOSC_25_50MHZ .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:17:7:17:13:@W:CL318:@XP_MSG">osc_comps.v(17)</a><!@TM:1556112009> | *Output CLKOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Running optimization stage 1 on MSS_SubSystem_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">MSS_SubSystem_sb_FABOSC_0_OSC.v(17)</a><!@TM:1556112009> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">MSS_SubSystem_sb_FABOSC_0_OSC.v(18)</a><!@TM:1556112009> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">MSS_SubSystem_sb_FABOSC_0_OSC.v(19)</a><!@TM:1556112009> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">MSS_SubSystem_sb_FABOSC_0_OSC.v(20)</a><!@TM:1556112009> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Running optimization stage 1 on OUTBUF .......
Running optimization stage 1 on OUTBUF_DIFF .......
Running optimization stage 1 on BIBUF .......
Running optimization stage 1 on BIBUF_DIFF .......
Running optimization stage 1 on INBUF .......
Running optimization stage 1 on MSS_025 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1172:7:1172:30:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1172)</a><!@TM:1556112009> | *Output CAN_RXBUS_MGPIO3A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1173:7:1173:30:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1173)</a><!@TM:1556112009> | *Output CAN_RXBUS_MGPIO3A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1174:7:1174:31:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1174)</a><!@TM:1556112009> | *Output CAN_TX_EBL_MGPIO4A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1175:7:1175:31:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1175)</a><!@TM:1556112009> | *Output CAN_TX_EBL_MGPIO4A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1176:7:1176:30:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1176)</a><!@TM:1556112009> | *Output CAN_TXBUS_MGPIO2A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1177:7:1177:30:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1177)</a><!@TM:1556112009> | *Output CAN_TXBUS_MGPIO2A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1178:7:1178:21:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1178)</a><!@TM:1556112009> | *Output CLK_CONFIG_APB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1179:7:1179:16:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1179)</a><!@TM:1556112009> | *Output COMMS_INT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1180:7:1180:22:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1180)</a><!@TM:1556112009> | *Output CONFIG_PRESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1181:13:1181:23:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1181)</a><!@TM:1556112009> | *Output EDAC_ERROR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1182:14:1182:25:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1182)</a><!@TM:1556112009> | *Output F_FM0_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1183:7:1183:21:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1183)</a><!@TM:1556112009> | *Output F_FM0_READYOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1184:7:1184:17:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1184)</a><!@TM:1556112009> | *Output F_FM0_RESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1185:14:1185:24:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1185)</a><!@TM:1556112009> | *Output F_HM0_ADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1186:7:1186:19:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1186)</a><!@TM:1556112009> | *Output F_HM0_ENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v:1187:7:1187:16:@W:CL318:@XP_MSG">MSS_SubSystem_sb_HPMS_syn.v(1187)</a><!@TM:1556112009> | *Output F_HM0_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MSS_SubSystem_sb_HPMS .......
Running optimization stage 1 on SYSRESET .......
Running optimization stage 1 on MSS_SubSystem_sb .......

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_24s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:273:37:273:42:@N:CG179:@XP_MSG">coretimer.v(273)</a><!@TM:1556112009> | Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_24s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1556112009> | Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1556112009> | Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1556112009> | Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1556112009> | Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL279:@XP_MSG">coretimer.v(146)</a><!@TM:1556112009> | Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 1 on Timer .......
Running optimization stage 1 on Top_Level .......
Running optimization stage 2 on Top_Level .......
Running optimization stage 2 on Timer .......
Running optimization stage 2 on CoreTimer_32s_1s_24s_0s .......
Running optimization stage 2 on MSS_SubSystem_sb .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on MSS_SubSystem_sb_HPMS .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v:93:14:93:32:@W:CL247:@XP_MSG">MSS_SubSystem_sb_HPMS.v(93)</a><!@TM:1556112009> | Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused</font>

Running optimization stage 2 on MSS_025 .......
Running optimization stage 2 on INBUF .......
Running optimization stage 2 on BIBUF_DIFF .......
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on OUTBUF_DIFF .......
Running optimization stage 2 on OUTBUF .......
Running optimization stage 2 on MSS_SubSystem_sb_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">MSS_SubSystem_sb_FABOSC_0_OSC.v(14)</a><!@TM:1556112009> | Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Running optimization stage 2 on CoreResetP_Z15 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1556112009> | Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1556112009> | Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1556112009> | Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1556112009> | Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1556112009> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1556112009> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1556112009> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1556112009> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1556112009> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1556112009> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1556112009> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1556112009> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1556112009> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1556112009> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1556112009> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1556112009> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1556112009> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1556112009> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1556112009> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1556112009> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1556112009> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1556112009> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1556112009> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1556112009> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1556112009> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1556112009> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1556112009> | Input SDIF3_PRDATA is unused.
Running optimization stage 2 on CoreConfigP_Z14 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v:447:4:447:10:@N:CL201:@XP_MSG">coreconfigp.v(447)</a><!@TM:1556112009> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBLite_Z13 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:123:15:123:24:@N:CL159:@XP_MSG">coreahblite.v(123)</a><!@TM:1556112009> | Input HBURST_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:124:15:124:23:@N:CL159:@XP_MSG">coreahblite.v(124)</a><!@TM:1556112009> | Input HPROT_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:134:15:134:24:@N:CL159:@XP_MSG">coreahblite.v(134)</a><!@TM:1556112009> | Input HBURST_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:135:15:135:23:@N:CL159:@XP_MSG">coreahblite.v(135)</a><!@TM:1556112009> | Input HPROT_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:145:15:145:24:@N:CL159:@XP_MSG">coreahblite.v(145)</a><!@TM:1556112009> | Input HBURST_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:146:15:146:23:@N:CL159:@XP_MSG">coreahblite.v(146)</a><!@TM:1556112009> | Input HPROT_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:156:15:156:24:@N:CL159:@XP_MSG">coreahblite.v(156)</a><!@TM:1556112009> | Input HBURST_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:157:15:157:23:@N:CL159:@XP_MSG">coreahblite.v(157)</a><!@TM:1556112009> | Input HPROT_M3 is unused.
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:60:18:60:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(60)</a><!@TM:1556112009> | Input HWDATA_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:69:18:69:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(69)</a><!@TM:1556112009> | Input HWDATA_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:73:18:73:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(73)</a><!@TM:1556112009> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:74:13:74:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(74)</a><!@TM:1556112009> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:75:13:75:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(75)</a><!@TM:1556112009> | Input HRESP_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:84:18:84:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(84)</a><!@TM:1556112009> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:85:13:85:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(85)</a><!@TM:1556112009> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:86:13:86:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(86)</a><!@TM:1556112009> | Input HRESP_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:95:18:95:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(95)</a><!@TM:1556112009> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:96:13:96:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(96)</a><!@TM:1556112009> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:97:13:97:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(97)</a><!@TM:1556112009> | Input HRESP_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:106:18:106:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(106)</a><!@TM:1556112009> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:107:13:107:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(107)</a><!@TM:1556112009> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:108:13:108:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(108)</a><!@TM:1556112009> | Input HRESP_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:117:18:117:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(117)</a><!@TM:1556112009> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:118:13:118:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(118)</a><!@TM:1556112009> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:119:13:119:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(119)</a><!@TM:1556112009> | Input HRESP_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:128:18:128:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(128)</a><!@TM:1556112009> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:129:13:129:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(129)</a><!@TM:1556112009> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:130:13:130:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(130)</a><!@TM:1556112009> | Input HRESP_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:139:18:139:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(139)</a><!@TM:1556112009> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:140:13:140:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(140)</a><!@TM:1556112009> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:141:13:141:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(141)</a><!@TM:1556112009> | Input HRESP_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:150:18:150:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(150)</a><!@TM:1556112009> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:151:13:151:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(151)</a><!@TM:1556112009> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:152:13:152:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(152)</a><!@TM:1556112009> | Input HRESP_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:161:18:161:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(161)</a><!@TM:1556112009> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:162:13:162:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(162)</a><!@TM:1556112009> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:163:13:163:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(163)</a><!@TM:1556112009> | Input HRESP_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:172:18:172:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(172)</a><!@TM:1556112009> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:173:13:173:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(173)</a><!@TM:1556112009> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:174:13:174:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(174)</a><!@TM:1556112009> | Input HRESP_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:183:18:183:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(183)</a><!@TM:1556112009> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:184:13:184:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(184)</a><!@TM:1556112009> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:185:13:185:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(185)</a><!@TM:1556112009> | Input HRESP_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:194:18:194:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(194)</a><!@TM:1556112009> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:195:13:195:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(195)</a><!@TM:1556112009> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:196:13:196:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(196)</a><!@TM:1556112009> | Input HRESP_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:205:18:205:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(205)</a><!@TM:1556112009> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:206:13:206:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(206)</a><!@TM:1556112009> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:207:13:207:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(207)</a><!@TM:1556112009> | Input HRESP_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:216:18:216:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(216)</a><!@TM:1556112009> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:217:13:217:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(217)</a><!@TM:1556112009> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:218:13:218:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(218)</a><!@TM:1556112009> | Input HRESP_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:227:18:227:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(227)</a><!@TM:1556112009> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:228:13:228:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(228)</a><!@TM:1556112009> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:229:13:229:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(229)</a><!@TM:1556112009> | Input HRESP_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:238:18:238:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(238)</a><!@TM:1556112009> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:239:13:239:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(239)</a><!@TM:1556112009> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:240:13:240:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(240)</a><!@TM:1556112009> | Input HRESP_S15 is unused.
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1556112009> | Input SDATAREADY is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@N:CL159:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1556112009> | Input SHRESP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:52:16:52:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(52)</a><!@TM:1556112009> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:53:11:53:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(53)</a><!@TM:1556112009> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:54:16:54:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(54)</a><!@TM:1556112009> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:55:11:55:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(55)</a><!@TM:1556112009> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:56:16:56:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(56)</a><!@TM:1556112009> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:57:11:57:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(57)</a><!@TM:1556112009> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:58:16:58:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(58)</a><!@TM:1556112009> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:59:11:59:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(59)</a><!@TM:1556112009> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:60:16:60:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(60)</a><!@TM:1556112009> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:61:11:61:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(61)</a><!@TM:1556112009> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:62:16:62:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(62)</a><!@TM:1556112009> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:63:11:63:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(63)</a><!@TM:1556112009> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:64:16:64:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(64)</a><!@TM:1556112009> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:65:11:65:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(65)</a><!@TM:1556112009> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:66:16:66:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(66)</a><!@TM:1556112009> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:67:11:67:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(67)</a><!@TM:1556112009> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:68:16:68:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(68)</a><!@TM:1556112009> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:69:11:69:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(69)</a><!@TM:1556112009> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:70:16:70:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(70)</a><!@TM:1556112009> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:71:11:71:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(71)</a><!@TM:1556112009> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:72:16:72:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(72)</a><!@TM:1556112009> | Input HRDATA_S10 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z12 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1556112009> | Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1556112009> | Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z11 .......
Running optimization stage 2 on CoreConfigMaster_Z10 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@W:CL190:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1556112009> | Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@W:CL260:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1556112009> | Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@N:CL201:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1556112009> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 29 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   100000
   100001
   100010
   100011
   100100
   100101
   100110
Running optimization stage 2 on MSS_SubSystem_sb_CCC_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on MiV_Core32 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1556112009> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1556112009> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1556112009> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1556112009> | Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1556112009> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(627)</a><!@TM:1556112009> | Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(627)</a><!@TM:1556112009> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(627)</a><!@TM:1556112009> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:537:2:537:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(537)</a><!@TM:1556112009> | Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:69:16:69:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(69)</a><!@TM:1556112009> | Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v:538:2:538:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538)</a><!@TM:1556112009> | Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v:70:16:70:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb_converter.v(70)</a><!@TM:1556112009> | Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v:96:2:96:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96)</a><!@TM:1556112009> | Found sequential shift sync with address depth of 3 words and data bit width of 31.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v:405:2:405:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(405)</a><!@TM:1556112009> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112009> | Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v:96:2:96:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(96)</a><!@TM:1556112009> | Found sequential shift sync with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v:129:2:129:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(129)</a><!@TM:1556112009> | Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1556112009> | Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:75:16:75:31:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(75)</a><!@TM:1556112009> | Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:77:16:77:34:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(77)</a><!@TM:1556112009> | Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112009> | Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112009> | Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v:396:2:396:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(396)</a><!@TM:1556112009> | Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v:71:16:71:45:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(71)</a><!@TM:1556112009> | Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v:77:16:77:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(77)</a><!@TM:1556112009> | Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v:77:16:77:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(77)</a><!@TM:1556112009> | Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v:78:16:78:27:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(78)</a><!@TM:1556112009> | Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112009> | Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v:67:16:67:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_dcache_data_array.v(67)</a><!@TM:1556112009> | Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v:462:2:462:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(462)</a><!@TM:1556112009> | Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1556112009> | Removing register 'mem_0_error' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1556112009> | Removing register 'mem_0_param' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1556112009> | Removing register 'mem_0_sink' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112009> | Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:72:16:72:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(72)</a><!@TM:1556112009> | Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:86:16:86:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(86)</a><!@TM:1556112009> | Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1556112009> | Removing register 'mem_0_param' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1556112009> | Removing register 'mem_0_source' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:70:16:70:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70)</a><!@TM:1556112009> | Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:70:16:70:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70)</a><!@TM:1556112009> | Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL247:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1556112009> | Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1556112009> | Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1556112009> | Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423)</a><!@TM:1556112009> | Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423)</a><!@TM:1556112009> | Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423)</a><!@TM:1556112009> | Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:74:16:74:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74)</a><!@TM:1556112009> | Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:74:16:74:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74)</a><!@TM:1556112009> | Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:104:16:104:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(104)</a><!@TM:1556112009> | Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:104:16:104:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(104)</a><!@TM:1556112009> | Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:539:2:539:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539)</a><!@TM:1556112009> | Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:723:2:723:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723)</a><!@TM:1556112009> | Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
Running optimization stage 2 on JTAG .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_85_0_0 .......
Running optimization stage 2 on COREJTAGDEBUG_UJTAG_WRAPPER .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z9 .......
Running optimization stage 2 on BasicIO_Interface .......
Running optimization stage 2 on APB3_Bus .......
Running optimization stage 2 on CoreAPB3_Z8 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:407:0:407:5:@W:CL246:@XP_MSG">coreapb3.v(407)</a><!@TM:1556112009> | Input port bits 31 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on CAPB3II .......
Running optimization stage 2 on AHBtoAPB3 .......
Running optimization stage 2 on COREAHBTOAPB3_24s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:33:28:33:34:@W:CL247:@XP_MSG">coreahbtoapb3.v(33)</a><!@TM:1556112009> | Input port bit 0 of HTRANS[1:0] is unused</font>

Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:111:4:111:10:@N:CL201:@XP_MSG">coreahbtoapb3_penablescheduler.v(111)</a><!@TM:1556112009> | Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:265:4:265:10:@N:CL201:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(265)</a><!@TM:1556112009> | Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on AHB_Slave2MasterBridge .......
Running optimization stage 2 on MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:120:0:120:6:@N:CL201:@XP_MSG">mirslv2mirmstrbridge_ahb.v(120)</a><!@TM:1556112009> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 2 reachable states with original encodings of:
   01
   10
Running optimization stage 2 on AHB_MMIO .......
Running optimization stage 2 on CoreAHBLite_Z7 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z6 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1556112009> | Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1556112009> | Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1556112009> | Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1556112009> | Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z5 .......
Running optimization stage 2 on AHB_MEM .......
Running optimization stage 2 on CoreAHBLite_Z4 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1556112009> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1556112009> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

Running optimization stage 2 on COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s .......
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z3 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112009> | Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_0_1_0_0_0s_0_1_0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1556112009> | Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1556112009> | Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 09:20:08 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1556112009> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 09:20:08 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 09:20:08 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1556112007>

@A: : <!@TM:1556112009> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File:  <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_multi_srs_gen.srr:@XP_FILE">Top_Level_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1556112007>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1556112007>
# Wed Apr 24 09:20:09 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1556112014> | Setting synthesis effort to medium for the design 
Linked File:  <a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_scck.rpt:@XP_FILE">Top_Level_scck.rpt</a>
Printing clock  summary report in "D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1556112014> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1556112014> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1556112014> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 185MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 185MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1556112014> | Setting synthesis effort to medium for the design 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3580:2:3580:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3580)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3534:2:3534:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3534)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3488:2:3488:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3488)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3442:2:3442:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3442)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3396:2:3396:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3396)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3304:2:3304:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3304)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3258:2:3258:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3258)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_8 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3212:2:3212:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3212)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_7 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3166:2:3166:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3166)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_6 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3120:2:3120:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3120)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3074:2:3074:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3074)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3028:2:3028:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3028)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2982:2:2982:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2982)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3350:2:3350:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3350)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2936:2:2936:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2936)</a><!@TM:1556112014> | Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3626:2:3626:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3626)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3580:2:3580:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3580)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3534:2:3534:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3534)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3488:2:3488:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3488)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3442:2:3442:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3442)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3396:2:3396:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3396)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3304:2:3304:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3304)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3258:2:3258:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3258)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3120:2:3120:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3120)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3074:2:3074:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3074)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3028:2:3028:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3028)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2982:2:2982:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2982)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3350:2:3350:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3350)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2936:2:2936:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2936)</a><!@TM:1556112014> | Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:723:2:723:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:304:2:304:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:304:2:304:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:329:2:329:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:329:2:329:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:539:2:539:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:176:2:176:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(176)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_10.v:210:2:210:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(210)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:563:2:563:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:423:2:423:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:168:71:168:80:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(168)</a><!@TM:1556112014> | Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v:183:71:183:80:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(183)</a><!@TM:1556112014> | Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:151:71:151:80:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(151)</a><!@TM:1556112014> | Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1556112014> | Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:183:71:183:80:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(183)</a><!@TM:1556112014> | Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:168:71:168:80:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(168)</a><!@TM:1556112014> | Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:161:71:161:80:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(161)</a><!@TM:1556112014> | Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3580:2:3580:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3580)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3534:2:3534:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3534)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3488:2:3488:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3488)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3442:2:3442:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3442)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3396:2:3396:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3396)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3304:2:3304:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3304)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3258:2:3258:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3258)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3212:2:3212:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3212)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3166:2:3166:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3166)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3120:2:3120:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3120)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3074:2:3074:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3074)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3028:2:3028:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3028)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2982:2:2982:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2982)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3350:2:3350:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3350)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2936:2:2936:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2936)</a><!@TM:1556112014> | Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1556112014> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1556112014> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1556112014> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:147:8:147:53:@N:MO111:@XP_MSG">corejtagdebug.v(147)</a><!@TM:1556112014> | Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:154:8:154:53:@N:MO111:@XP_MSG">corejtagdebug.v(154)</a><!@TM:1556112014> | Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:161:8:161:53:@N:MO111:@XP_MSG">corejtagdebug.v(161)</a><!@TM:1556112014> | Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:168:8:168:53:@N:MO111:@XP_MSG">corejtagdebug.v(168)</a><!@TM:1556112014> | Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:60:18:60:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(60)</a><!@TM:1556112014> | Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:59:18:59:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(59)</a><!@TM:1556112014> | Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:103:34:103:41:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(103)</a><!@TM:1556112014> | Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:58:18:58:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(58)</a><!@TM:1556112014> | Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:57:18:57:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(57)</a><!@TM:1556112014> | Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\mss_subsystem_sb\fabosc_0\mss_subsystem_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">mss_subsystem_sb_fabosc_0_osc.v(17)</a><!@TM:1556112014> | Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1556112014> | Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112014> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1556112014> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1556112014> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112014> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1556112014> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1556112014> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112014> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1556112014> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1556112014> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1556112014> | Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1556112014> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1556112014> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1556112014> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112014> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1556112014> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1556112014> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112014> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1556112014> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1556112014> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112014> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1556112014> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1556112014> | Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1556112014> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1556112014> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2022:59:2022:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2022)</a><!@TM:1556112014> | Removing instance LevelGateway_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2030:59:2030:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2030)</a><!@TM:1556112014> | Removing instance LevelGateway_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2038:59:2038:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2038)</a><!@TM:1556112014> | Removing instance LevelGateway_3 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2046:59:2046:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2046)</a><!@TM:1556112014> | Removing instance LevelGateway_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2054:59:2054:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2054)</a><!@TM:1556112014> | Removing instance LevelGateway_5 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2062:59:2062:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2062)</a><!@TM:1556112014> | Removing instance LevelGateway_6 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2070:59:2070:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2070)</a><!@TM:1556112014> | Removing instance LevelGateway_7 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2078:59:2078:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2078)</a><!@TM:1556112014> | Removing instance LevelGateway_8 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2086:59:2086:73:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2086)</a><!@TM:1556112014> | Removing instance LevelGateway_9 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2094:59:2094:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2094)</a><!@TM:1556112014> | Removing instance LevelGateway_10 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2102:59:2102:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2102)</a><!@TM:1556112014> | Removing instance LevelGateway_11 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2110:59:2110:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2110)</a><!@TM:1556112014> | Removing instance LevelGateway_12 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2118:59:2118:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2118)</a><!@TM:1556112014> | Removing instance LevelGateway_13 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2126:59:2126:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2126)</a><!@TM:1556112014> | Removing instance LevelGateway_14 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2134:59:2134:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2134)</a><!@TM:1556112014> | Removing instance LevelGateway_15 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2142:59:2142:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2142)</a><!@TM:1556112014> | Removing instance LevelGateway_16 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2150:59:2150:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2150)</a><!@TM:1556112014> | Removing instance LevelGateway_17 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2158:59:2158:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2158)</a><!@TM:1556112014> | Removing instance LevelGateway_18 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2166:59:2166:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2166)</a><!@TM:1556112014> | Removing instance LevelGateway_19 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2174:59:2174:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2174)</a><!@TM:1556112014> | Removing instance LevelGateway_20 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2182:59:2182:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2182)</a><!@TM:1556112014> | Removing instance LevelGateway_21 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2190:59:2190:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2190)</a><!@TM:1556112014> | Removing instance LevelGateway_22 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2198:59:2198:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2198)</a><!@TM:1556112014> | Removing instance LevelGateway_23 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2206:59:2206:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2206)</a><!@TM:1556112014> | Removing instance LevelGateway_24 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2214:59:2214:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2214)</a><!@TM:1556112014> | Removing instance LevelGateway_25 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2222:59:2222:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2222)</a><!@TM:1556112014> | Removing instance LevelGateway_26 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2230:59:2230:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2230)</a><!@TM:1556112014> | Removing instance LevelGateway_27 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2238:59:2238:74:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2238)</a><!@TM:1556112014> | Removing instance LevelGateway_28 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v:298:54:298:80:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(298)</a><!@TM:1556112014> | Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v:270:54:270:61:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(270)</a><!@TM:1556112014> | Removing instance Queue_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v:235:54:235:55:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlerror_error.v(235)</a><!@TM:1556112014> | Removing instance c (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1556112014> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z12_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112014> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1556112014> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1556112014> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z12_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112014> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1556112014> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1556112014> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1556112014> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112014> | Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112014> | Removing sequential instance ram_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112014> | Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1556112014> | Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1556112014> | Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1556112014> | Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1556112014> | Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1556112014> | Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1556112014> | Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1556112014> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1556112014> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1556112014> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1556112014> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1556112014> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1556112014> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1556112014> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1556112014> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1556112014> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1556112014> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1556112014> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1556112014> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112014> | Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112014> | Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(176)</a><!@TM:1556112014> | Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_15.v:129:2:129:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(129)</a><!@TM:1556112014> | Removing sequential instance value_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1556112014> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v:123:65:123:72:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_jtag_tap_controller.v(123)</a><!@TM:1556112014> | Removing instance tdoeReg (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1556112014> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1556112014> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1556112014> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1556112014> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112014> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112014> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(84)</a><!@TM:1556112014> | Removing sequential instance reg\$(in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112014> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1556112014> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1556112014> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1556112014> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1556112014> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1556112014> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1556112014> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1556112014> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1556112014> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1556112014> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1556112014> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1556112014> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112014> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112014> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112014> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112014> | Removing sequential instance ram_sink (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112014> | Removing sequential instance grantInProgress (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31,dsps=34  set on top level netlist Top_Level

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 227MB peak: 231MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                         Requested     Requested     Clock                                                                    Clock                   Clock
Level     Clock                                                         Frequency     Period        Type                                                                     Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           50.0 MHz      20.000        declared                                                                 default_clkgroup        31   
1 .         MSS_SubSystem_sb_0/CCC_0/GL0                                50.0 MHz      20.000        generated (from MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        5595 
                                                                                                                                                                                                          
0 -       MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     12.5 MHz      80.000        declared                                                                 default_clkgroup        109  
                                                                                                                                                                                                          
0 -       System                                                        100.0 MHz     10.000        system                                                                   system_clkgroup         0    
                                                                                                                                                                                                          
0 -       TCK                                                           6.0 MHz       166.670       declared                                                                 default_clkgroup        0    
                                                                                                                                                                                                          
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_1     363  
==========================================================================================================================================================================================================



Clock Load Summary
***********************

                                                              Clock     Source                                                                                Clock Pin                                                                                                                              Non-clock Pin     Non-clock Pin                                                                                  
Clock                                                         Load      Pin                                                                                   Seq Example                                                                                                                            Seq Example       Comb Example                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           31        MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                   MSS_SubSystem_sb_0.CORERESETP_0.count_ddr_enable_q1.C                                                                                  -                 MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)                         
MSS_SubSystem_sb_0/CCC_0/GL0                                  5595      MSS_SubSystem_sb_0.CCC_0.CCC_INST.GL0(CCC)                                            BasicIO_Interface_0.PCLK                                                                                                               -                 MSS_SubSystem_sb_0.CCC_0.GL0_INST.I(BUFG)                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                      
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     109       MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_025)     MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CLK_MDDR_APB                                                                 -                 MSS_SubSystem_sb_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)                                
                                                                                                                                                                                                                                                                                                                                                                                                                      
System                                                        0         -                                                                                     -                                                                                                                                      -                 -                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                      
TCK                                                           0         TCK(port)                                                                             -                                                                                                                                      -                 -                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                      
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              363       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)           MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q.C     -                 MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
======================================================================================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug_uj_jtag.v:195:0:195:6:@W:MT530:@XP_MSG">corejtagdebug_uj_jtag.v(195)</a><!@TM:1556112014> | Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 363 sequential elements including JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1556112014> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1556112014> | Writing default property annotation file D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 215MB peak: 231MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:120:0:120:6:@N:MO225:@XP_MSG">mirslv2mirmstrbridge_ahb.v(120)</a><!@TM:1556112014> | There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z10(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z14(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z15(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 224MB peak: 242MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1556112014> | Found issues with constraints. Please check constraint checker report "D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 225MB peak: 242MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 111MB peak: 242MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Apr 24 09:20:14 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1556112007>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1556112007>
# Wed Apr 24 09:20:14 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1556112095> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1556112095> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1556112095> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1556112095> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1556112095> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 181MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:168:8:168:53:@N:MO111:@XP_MSG">corejtagdebug.v(168)</a><!@TM:1556112095> | Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:161:8:161:53:@N:MO111:@XP_MSG">corejtagdebug.v(161)</a><!@TM:1556112095> | Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:154:8:154:53:@N:MO111:@XP_MSG">corejtagdebug.v(154)</a><!@TM:1556112095> | Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:147:8:147:53:@N:MO111:@XP_MSG">corejtagdebug.v(147)</a><!@TM:1556112095> | Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:103:34:103:41:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(103)</a><!@TM:1556112095> | Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:60:18:60:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(60)</a><!@TM:1556112095> | Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:59:18:59:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(59)</a><!@TM:1556112095> | Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:58:18:58:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(58)</a><!@TM:1556112095> | Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v:57:18:57:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(57)</a><!@TM:1556112095> | Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1556112095> | Tristate driver DRV_TDO_t (in view: work.MiV_Core32(verilog)) on net DRV_TDO (in view: work.MiV_Core32(verilog)) has its enable tied to GND. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@W:BN132:@XP_MSG">coreresetp.v(884)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@W:BN132:@XP_MSG">coreresetp.v(884)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:BN132:@XP_MSG">coreresetp.v(1581)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:BN132:@XP_MSG">coreresetp.v(1549)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:BN132:@XP_MSG">coreresetp.v(1517)</a><!@TM:1556112095> | Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif1_core because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Removing sequential instance _T_650[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v:538:2:538:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538)</a><!@TM:1556112095> | Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:537:2:537:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(537)</a><!@TM:1556112095> | Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_29.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_27.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_26.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v:405:2:405:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(405)</a><!@TM:1556112095> | Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112095> | Removing sequential instance _T_282[25:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112095> | Removing sequential instance _T_278[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 189MB)

<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112095> | Register bit AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1556112095> | Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v:120:0:120:6:@N:MO225:@XP_MSG">mirslv2mirmstrbridge_ahb.v(120)</a><!@TM:1556112095> | There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:97:4:97:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(97)</a><!@TM:1556112095> | Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:265:4:265:10:@W:BN132:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(265)</a><!@TM:1556112095> | Removing sequential instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:329:2:329:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329)</a><!@TM:1556112095> | Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:329:2:329:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329)</a><!@TM:1556112095> | Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 16 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 7 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 11 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO161:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1556112095> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1556112095> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1556112095> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[20] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[21] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[22] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[23] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[24] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[25] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:563:2:563:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563)</a><!@TM:1556112095> | Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1556112095> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1556112095> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1556112095> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1556112095> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_2.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_3.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_4.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_5.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_6.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_7.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_8.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_9.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_10.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_11.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_12.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_13.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_14.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Register bit DMCONTROL.reg_15.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 16 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 11 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 4 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine release_state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91)</a><!@TM:1556112095> | RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91)</a><!@TM:1556112095> | RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91)</a><!@TM:1556112095> | RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91)</a><!@TM:1556112095> | RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:90:2:90:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(90)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Removing sequential instance pstore2_addr[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Removing sequential instance pstore2_addr[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Removing sequential instance pstore1_addr[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Removing sequential instance pstore1_addr[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Register bit s1_req_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Register bit s1_req_tag[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Register bit pstore1_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:1662:25:1662:45:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(1662)</a><!@TM:1556112095> | Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:1836:18:1836:47:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(1836)</a><!@TM:1556112095> | Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:1671:19:1671:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(1671)</a><!@TM:1556112095> | Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:1727:19:1727:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(1727)</a><!@TM:1556112095> | Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1556112095> | Removing sequential instance s1_probe (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(91)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(91)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v:238:18:238:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(238)</a><!@TM:1556112095> | Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_4_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_4_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_3_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_3_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_2_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_2_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_1_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_1_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_0_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1556112095> | Register bit elts_0_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | RAM _T_1151_1[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | RAM _T_1151[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[30] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[29] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[28] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[27] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[26] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[25] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[24] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[23] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[22] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[21] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[20] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[19] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[18] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[17] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[16] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[15] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[14] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[13] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[12] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[10] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[9] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[6] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[5] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Register bit ex_cause[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:211:18:211:34:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(211)</a><!@TM:1556112095> | Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:247:18:247:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(247)</a><!@TM:1556112095> | Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:258:18:258:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(258)</a><!@TM:1556112095> | Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:201:17:201:32:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(201)</a><!@TM:1556112095> | Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v:405:2:405:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(405)</a><!@TM:1556112095> | Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1556112095> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v:401:2:401:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tlerror_error.v(401)</a><!@TM:1556112095> | Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v:401:2:401:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tlerror_error.v(401)</a><!@TM:1556112095> | Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine CORECONFIGP_0.state[2:0] (in view: work.MSS_SubSystem_sb(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@W:MO160:@XP_MSG">coreconfigp.v(255)</a><!@TM:1556112095> | Register bit CORECONFIGP_0.paddr[16] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1556112095> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1556112095> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1556112095> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1556112095> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:BN132:@XP_MSG">coreconfigp.v(546)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z10(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:723:4:723:10:@N:MO231:@XP_MSG">coreconfigmaster.v(723)</a><!@TM:1556112095> | Found counter in view:work.CoreConfigMaster_Z10(verilog) instance pause_count[4:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v:573:21:573:47:@N:MF179:@XP_MSG">coreconfigmaster.v(573)</a><!@TM:1556112095> | Found 32 by 32 bit equality operator ('==') d_state152 (in view: work.CoreConfigMaster_Z10(verilog))
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z15(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:MO231:@XP_MSG">coreresetp.v(1613)</a><!@TM:1556112095> | Found counter in view:work.CoreResetP_Z15(verilog) instance count_ddr[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:262:4:262:10:@N:MO231:@XP_MSG">coretimer.v(262)</a><!@TM:1556112095> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:211:4:211:10:@N:MO231:@XP_MSG">coretimer.v(211)</a><!@TM:1556112095> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 227MB peak: 230MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:111:4:111:10:@W:BN132:@XP_MSG">coreahbtoapb3_penablescheduler.v(111)</a><!@TM:1556112095> | Removing instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.PENABLE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 298MB peak: 298MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[13] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[12] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[11] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[9] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FF150:@XP_HELP">FF150</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v:289:35:289:53:@N:FF150:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(289)</a><!@TM:1556112095> | Multiplier MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v:555:59:555:65:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket_tile.v(555)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v:555:59:555:65:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket_tile.v(555)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v:555:59:555:65:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket_tile.v(555)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v:555:59:555:65:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket_tile.v(555)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v:555:59:555:65:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket_tile.v(555)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 314MB peak: 329MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 314MB peak: 329MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 263MB peak: 329MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1556112095> | Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1556112095> | Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHADDR[31] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 268MB peak: 329MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:52s; Memory used current: 317MB peak: 329MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1556112095> | Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 313MB peak: 329MB)


Finished preparing to map (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:57s; Memory used current: 312MB peak: 329MB)


Finished technology mapping (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:03s; Memory used current: 335MB peak: 363MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:04s		    -1.73ns		12902 /      5990
   2		0h:01m:04s		    -1.09ns		11702 /      5990
   3		0h:01m:04s		    -1.09ns		11702 /      5990
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v:1807:73:1807:76:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(1807)</a><!@TM:1556112095> | Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.un1__GEN_2_i_0_a2_0 (in view: work.Top_Level(verilog)) with 42 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1556112095> | Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_m2_xx_mm (in view: work.Top_Level(verilog)) with 33 loads 2 times to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:257:66:257:78:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(257)</a><!@TM:1556112095> | Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dtmInfoChain.regs_0_0_sqmuxa_or_0_a2 (in view: work.Top_Level(verilog)) with 32 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:413:19:413:77:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(413)</a><!@TM:1556112095> | Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._GEN_56_0_0_a2 (in view: work.Top_Level(verilog)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   4		0h:01m:06s		    -0.91ns		11715 /      5990


   5		0h:01m:07s		    -0.91ns		11714 /      5990
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net un1_MSS_SubSystem_sb_0_3 on CLKINT  I_2762  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net MSS_SubSystem_sb_0_INIT_DONE_0 on CLKINT  I_2763  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net MSS_SubSystem_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_2764  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net MSS_SubSystem_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_2765  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.AsyncResetSynchronizerShiftReg_w1_d3_i0_io_q on CLKINT  I_2766  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_2767  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net JTAG_0.JTAG_0.iURSTB on CLKINT  I_2768  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner_io_innerCtrl_sink_reset_n on CLKINT  I_2769  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_2770  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1556112095> | Promoting Net JTAG_0.JTAG_0.iUDRCK on CLKINT  I_2771  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 345MB peak: 363MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:13s; Memory used current: 355MB peak: 363MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 114 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5881 clock pin(s) of sequential element(s)
0 instances converted, 5881 sequential instances remain driven by gated/generated clocks

=========================================================================== Non-Gated/Non-Generated Clocks ===========================================================================
Clock Tree ID     Driving Element                                                    Drive Element Type                     Fanout     Sample Instance                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst@|E:JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                                  17         JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
<a href="@|S:MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST@|E:MSS_SubSystem_sb_0.CORECONFIGP_0.INIT_DONE_q2@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST          clock definition on MSS_025            75         MSS_SubSystem_sb_0.CORECONFIGP_0.INIT_DONE_q2  
<a href="@|S:MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                       clock definition on RCOSC_25_50MHZ     22         MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]  
======================================================================================================================================================================================
================================================================================================================================ Gated/Generated Clocks =================================================================================================================================
Clock Tree ID     Driving Element                                         Drive Element Type     Fanout     Sample Instance                                                Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:MSS_SubSystem_sb_0.CCC_0.CCC_INST@|E:MSS_SubSystem_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       MSS_SubSystem_sb_0.CCC_0.CCC_INST                       CCC                    5584       MSS_SubSystem_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1            Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK@|E:MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   297        MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
=========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:14s; Memory used current: 246MB peak: 363MB)

Writing Analyst data base D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:16s; Memory used current: 306MB peak: 363MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1556112095> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1556112095> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1556112095> | Clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:18s; Memory used current: 299MB peak: 363MB)


Start final timing analysis (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:19s; Memory used current: 298MB peak: 363MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\component\work\mss_subsystem_sb\ccc_0\mss_subsystem_sb_ccc_0_fccc.v:23:36:23:44:@W:MT246:@XP_MSG">mss_subsystem_sb_ccc_0_fccc.v(23)</a><!@TM:1556112095> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1556112095> | Found clock MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1556112095> | Found clock MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB with period 80.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1556112095> | Found clock TCK with period 166.67ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1556112095> | Found clock MSS_SubSystem_sb_0/CCC_0/GL0 with period 20.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1556112095> | Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Wed Apr 24 09:21:34 2019</a>
#


Top view:               Top_Level
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1556112095> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1556112095> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -0.270

                                                              Requested     Estimated     Requested     Estimated                Clock                                                                    Clock              
Starting Clock                                                Frequency     Frequency     Period        Period        Slack      Type                                                                     Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              100.0 MHz     94.9 MHz      10.000        10.539        -0.270     inferred                                                                 Inferred_clkgroup_1
MSS_SubSystem_sb_0/CCC_0/GL0                                  50.0 MHz      58.8 MHz      20.000        16.999        3.001      generated (from MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           50.0 MHz      452.7 MHz     20.000        2.209         17.791     declared                                                                 default_clkgroup   
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     12.5 MHz      135.6 MHz     80.000        7.376         36.312     declared                                                                 default_clkgroup   
TCK                                                           6.0 MHz       NA            166.670       NA            NA         declared                                                                 default_clkgroup   
System                                                        100.0 MHz     174.9 MHz     10.000        5.716         4.284      system                                                                   system_clkgroup    
=============================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                   Ending                                                     |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           |  10.000      4.284   |  No paths    -      |  10.000      6.623   |  No paths    -     
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT        MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT        |  20.000      17.791  |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT        MSS_SubSystem_sb_0/CCC_0/GL0                               |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB  MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB  |  80.000      73.305  |  No paths    -      |  40.000      37.968  |  40.000      36.312
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB  MSS_SubSystem_sb_0/CCC_0/GL0                               |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/CCC_0/GL0                               MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT        |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/CCC_0/GL0                               MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB  |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/CCC_0/GL0                               MSS_SubSystem_sb_0/CCC_0/GL0                               |  20.000      3.001   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_0/CCC_0/GL0                               COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           System                                                     |  10.000      8.362   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           MSS_SubSystem_sb_0/CCC_0/GL0                               |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock           |  10.000      3.061   |  10.000      6.009  |  5.000       0.288   |  5.000       -0.270
===============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                                                                                   Starting                                                                                                             Arrival           
Instance                                                                                           Reference                                            Type     Pin     Net                                            Time        Slack 
                                                                                                   Clock                                                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       -0.265
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       -0.217
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.087       -0.135
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.087       -0.009
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[0]                                       0.087       0.288 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[1]                                       0.087       0.326 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[3]                                       0.108       0.419 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[2]                                       0.087       0.439 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[4]                                       0.108       0.457 
==========================================================================================================================================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                                                               Starting                                                                                            Required           
Instance                                                       Reference                                            Type     Pin     Net                           Time         Slack 
                                                               Clock                                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[5]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[6]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_data[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_data[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_data[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_i     4.662        -0.270
======================================================================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srr:srsfD:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srs:fp:672359:674375:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      4.932
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.270

    Number of logic level(s):                3
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                  Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                      Net      -        -       1.119     -           13        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     C        In      -         2.289       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     Y        Out     0.203     2.493       -         
dmiReqReg_addr_0_sqmuxa                                                                                     Net      -        -       0.855     -           5         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     A        In      -         3.348       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     Y        Out     0.100     3.448       -         
dmiReqReg_addr_0_sqmuxa_i                                                                                   Net      -        -       1.484     -           41        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0]                                                  SLE      SLn      In      -         4.932       -         
======================================================================================================================================================================
Total path delay (propagation time + setup) of 5.270 is 1.067(20.2%) logic and 4.203(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      4.932
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.270

    Number of logic level(s):                3
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[1] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                  Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                      Net      -        -       1.119     -           13        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     C        In      -         2.289       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     Y        Out     0.203     2.493       -         
dmiReqReg_addr_0_sqmuxa                                                                                     Net      -        -       0.855     -           5         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     A        In      -         3.348       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     Y        Out     0.100     3.448       -         
dmiReqReg_addr_0_sqmuxa_i                                                                                   Net      -        -       1.484     -           41        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[1]                                                  SLE      SLn      In      -         4.932       -         
======================================================================================================================================================================
Total path delay (propagation time + setup) of 5.270 is 1.067(20.2%) logic and 4.203(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      4.932
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.270

    Number of logic level(s):                3
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[2] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                  Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                      Net      -        -       1.119     -           13        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     C        In      -         2.289       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     Y        Out     0.203     2.493       -         
dmiReqReg_addr_0_sqmuxa                                                                                     Net      -        -       0.855     -           5         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     A        In      -         3.348       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     Y        Out     0.100     3.448       -         
dmiReqReg_addr_0_sqmuxa_i                                                                                   Net      -        -       1.484     -           41        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[2]                                                  SLE      SLn      In      -         4.932       -         
======================================================================================================================================================================
Total path delay (propagation time + setup) of 5.270 is 1.067(20.2%) logic and 4.203(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      4.932
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.270

    Number of logic level(s):                3
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[3] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                  Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                      Net      -        -       1.119     -           13        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     C        In      -         2.289       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     Y        Out     0.203     2.493       -         
dmiReqReg_addr_0_sqmuxa                                                                                     Net      -        -       0.855     -           5         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     A        In      -         3.348       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     Y        Out     0.100     3.448       -         
dmiReqReg_addr_0_sqmuxa_i                                                                                   Net      -        -       1.484     -           41        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[3]                                                  SLE      SLn      In      -         4.932       -         
======================================================================================================================================================================
Total path delay (propagation time + setup) of 5.270 is 1.067(20.2%) logic and 4.203(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      4.932
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.270

    Number of logic level(s):                3
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[4] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                  Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNII7EF2[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                      Net      -        -       1.119     -           13        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     C        In      -         2.289       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2                                                    CFG4     Y        Out     0.203     2.493       -         
dmiReqReg_addr_0_sqmuxa                                                                                     Net      -        -       0.855     -           5         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     A        In      -         3.348       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_117_RNIOGKS2_0                                                  CFG1     Y        Out     0.100     3.448       -         
dmiReqReg_addr_0_sqmuxa_i                                                                                   Net      -        -       1.484     -           41        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[4]                                                  SLE      SLn      In      -         4.932       -         
======================================================================================================================================================================
Total path delay (propagation time + setup) of 5.270 is 1.067(20.2%) logic and 4.203(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: MSS_SubSystem_sb_0/CCC_0/GL0</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                        Starting                                                            Arrival          
Instance                                                                                                                Reference                        Type     Pin     Net               Time        Slack
                                                                                                                        Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                                            MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       3.001
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                                                        MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[1]     0.108       3.089
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                        MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[0]     0.108       3.137
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.value_1                                      MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       3.210
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                           MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       3.488
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full                                                                MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       _T_167_full       0.087       3.490
MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1     MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       3.752
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]                                                        MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[2]     0.108       3.800
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd[4]                                                          MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[4]     0.108       3.828
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_send                                                                MSS_SubSystem_sb_0/CCC_0/GL0     SLE      Q       _T_167_send       0.108       3.829
=============================================================================================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                  Starting                                                                                                 Required          
Instance                                                                                                                                          Reference                        Type        Pin                     Net                                 Time         Slack
                                                                                                                                                  Clock                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                                         MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_AWADDR_HADDR0[11]     N_589_i                             18.278       3.001
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                                         MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_AWID_HSEL0[0]         un1_masterAddrInProg_4_i_0          18.286       3.009
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                                         MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_AWADDR_HADDR0[10]     AHB_MEM_0_AHBmslave16_HADDR[10]     18.322       3.045
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                                         MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_AWADDR_HADDR0[14]     AHB_MEM_0_AHBmslave16_HADDR[14]     18.335       3.058
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                                         MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_AWVALID_HWRITE0       AHB_MEM_0_AHBmslave16_HWRITE        18.337       3.060
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                                         MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_AWADDR_HADDR0[9]      AHB_MEM_0_AHBmslave16_HADDR[9]      18.356       3.079
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                                         MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_AWADDR_HADDR0[13]     AHB_MEM_0_AHBmslave16_HADDR[13]     18.360       3.083
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                                         MSS_SubSystem_sb_0/CCC_0/GL0     MSS_025     F_AWADDR_HADDR0[15]     AHB_MEM_0_AHBmslave16_HADDR[15]     18.363       3.086
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     MSS_SubSystem_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]               reg_RW0_addr_0_1[4]                 19.412       3.089
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     MSS_SubSystem_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]               reg_RW0_addr_0_1[4]                 19.412       3.089
=============================================================================================================================================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srr:srsfD:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srs:fp:699345:707652:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            1.722
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.278

    - Propagation time:                      15.277
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.001

    Number of logic level(s):                12
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1 / Q
    Ending point:                            MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST / F_AWADDR_HADDR0[11]
    The start point is clocked by            MSS_SubSystem_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                                                                                     Pin                     Pin               Arrival     No. of    
Name                                                                                                                                   Type        Name                    Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                                                           SLE         Q                       Out     0.108     0.108       -         
value_1                                                                                                                                Net         -                       -       1.639     -           64        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNIOCKS[0]     CFG3        B                       In      -         1.747       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNIOCKS[0]     CFG3        Y                       Out     0.165     1.912       -         
tile_auto_anon_out_c_bits_size[1]                                                                                                      Net         -                       -       0.977     -           8         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_257                                               CFG3        B                       In      -         2.889       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_257                                               CFG3        Y                       Out     0.165     3.053       -         
_T_257                                                                                                                                 Net         -                       -       1.102     -           11        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_518_0_3                                           CFG3        C                       In      -         4.155       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_518_0_3                                           CFG3        Y                       Out     0.203     4.358       -         
_T_518_0_3                                                                                                                             Net         -                       -       1.639     -           64        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_565[66]                                           CFG4        B                       In      -         5.997       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_565[66]                                           CFG4        Y                       Out     0.165     6.162       -         
_T_565[66]                                                                                                                             Net         -                       -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_574[66]                                           CFG4        B                       In      -         6.410       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_574[66]                                           CFG4        Y                       Out     0.165     6.575       -         
TLFilter_auto_out_a_bits_address[30]                                                                                                   Net         -                       -       1.144     -           16        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.converter.auto_in_a_ready_u_RNI3DNQ                                                               CFG3        A                       In      -         7.719       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.converter.auto_in_a_ready_u_RNI3DNQ                                                               CFG3        Y                       Out     0.100     7.819       -         
_m1_e_1                                                                                                                                Net         -                       -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.converter.auto_in_a_ready_u_RNID54P2                                                              CFG4        D                       In      -         8.068       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.converter.auto_in_a_ready_u_RNID54P2                                                              CFG4        Y                       Out     0.288     8.355       -         
_T_244                                                                                                                                 Net         -                       -       1.242     -           27        
AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.HTRANS_i_m3_0_1                                                                           CFG4        B                       In      -         9.597       -         
AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.HTRANS_i_m3_0_1                                                                           CFG4        Y                       Out     0.148     9.746       -         
HTRANS_i_m3_0_1                                                                                                                        Net         -                       -       0.248     -           1         
AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.HTRANS_i_m3_0                                                                             CFG4        B                       In      -         9.994       -         
AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.HTRANS_i_m3_0                                                                             CFG4        Y                       Out     0.143     10.138      -         
HTRANS_i_m3_0                                                                                                                          Net         -                       -       0.855     -           5         
AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHTRANS_RNI0JOU3                                                                        CFG4        B                       In      -         10.993      -         
AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHTRANS_RNI0JOU3                                                                        CFG4        Y                       Out     0.164     11.157      -         
N_587_i                                                                                                                                Net         -                       -       1.058     -           10        
AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIB0JP4[0]                                  CFG4        D                       In      -         12.215      -         
AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIB0JP4[0]                                  CFG4        Y                       Out     0.288     12.503      -         
masterAddrInProg[0]                                                                                                                    Net         -                       -       1.369     -           40        
AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKMTS5[0]                                  CFG4        D                       In      -         13.872      -         
AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKMTS5[0]                                  CFG4        Y                       Out     0.288     14.160      -         
N_589_i                                                                                                                                Net         -                       -       1.117     -           1         
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                                              MSS_025     F_AWADDR_HADDR0[11]     In      -         15.277      -         
===================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.999 is 4.111(24.2%) logic and 12.888(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                                  Starting                                                                                   Arrival           
Instance                                          Reference                                               Type     Pin     Net               Time        Slack 
                                                  Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[0]      0.087       17.791
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[1]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[1]      0.087       17.961
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[3]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[3]      0.087       18.062
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[2]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[2]      0.087       18.140
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[11]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[11]     0.087       18.144
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[4]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[4]      0.108       18.180
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[12]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[12]     0.087       18.187
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[6]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[6]      0.087       18.222
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[13]     0.108       18.226
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[8]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[8]      0.108       18.258
===============================================================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                     Required           
Instance                                          Reference                                               Type     Pin     Net                 Time         Slack 
                                                  Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled       MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      EN      ddr_settled4        19.663       17.791
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[13]     19.745       18.173
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[12]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[12]     19.745       18.190
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[11]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[11]     19.745       18.206
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[10]     MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[10]     19.745       18.222
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[9]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[9]      19.745       18.238
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[8]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[8]      19.745       18.255
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[7]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[7]      19.745       18.271
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[6]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[6]      19.745       18.287
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[5]      MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[5]      19.745       18.304
==================================================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srr:srsfD:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srs:fp:714568:715567:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.337
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.663

    - Propagation time:                      1.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.791

    Number of logic level(s):                2
    Starting point:                          MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled / EN
    The start point is clocked by            MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0]       SLE      Q        Out     0.087     0.087       -         
count_ddr[0]                                       Net      -        -       0.745     -           3         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4_8     CFG4     D        In      -         0.833       -         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4_8     CFG4     Y        Out     0.326     1.159       -         
ddr_settled4_8                                     Net      -        -       0.248     -           1         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4       CFG4     C        In      -         1.408       -         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4       CFG4     Y        Out     0.210     1.617       -         
ddr_settled4                                       Net      -        -       0.254     -           1         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled        SLE      EN       In      -         1.872       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.209 is 0.961(43.5%) logic and 1.248(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26></a>Detailed Report for Clock: MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                                                                                                         Arrival           
Instance                                                      Reference                                                     Type        Pin                        Net                                         Time        Slack 
                                                              Clock                                                                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.psel                         MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          psel                                        0.087       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.state[1]                     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          state[1]                                    0.087       37.968
MSS_SubSystem_sb_0.CORECONFIGP_0.MDDR_PENABLE                 MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          CORECONFIGP_0_MDDR_APBmslave_PENABLE        0.108       38.325
MSS_SubSystem_sb_0.CORECONFIGP_0.paddr[13]                    MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          paddr[13]                                   0.108       38.420
MSS_SubSystem_sb_0.CORECONFIGP_0.paddr[15]                    MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          paddr[15]                                   0.108       38.494
MSS_SubSystem_sb_0.CORECONFIGP_0.state[0]                     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          state[0]                                    0.087       38.499
MSS_SubSystem_sb_0.CORECONFIGP_0.paddr[12]                    MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                          paddr[12]                                   0.108       38.791
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.029       73.305
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[8]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[8]      5.507       73.663
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.481       73.689
=================================================================================================================================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                                                     Required           
Instance                                                   Reference                                                     Type     Pin     Net           Time         Slack 
                                                           Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[0]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[1]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[2]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[3]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[4]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[5]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[6]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[7]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[8]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[8]     39.745       36.312
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[9]     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[9]     39.745       36.312
===========================================================================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srr:srsfD:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srs:fp:723566:725054:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.745

    - Propagation time:                      3.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 36.312

    Number of logic level(s):                3
    Starting point:                          MSS_SubSystem_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16] / D
    The start point is clocked by            MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB [falling] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.psel                           SLE      Q        Out     0.087     0.087       -         
psel                                                            Net      -        -       0.745     -           3         
MSS_SubSystem_sb_0.CORECONFIGP_0.int_sel_0_sqmuxa               CFG3     B        In      -         0.833       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.int_sel_0_sqmuxa               CFG3     Y        Out     0.165     0.997       -         
int_sel_0_sqmuxa                                                Net      -        -       0.745     -           3         
MSS_SubSystem_sb_0.CORECONFIGP_0.un1_int_sel_0_sqmuxa           CFG2     A        In      -         1.743       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.un1_int_sel_0_sqmuxa           CFG2     Y        Out     0.077     1.820       -         
un1_int_sel_0_sqmuxa                                            Net      -        -       1.161     -           18        
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_RNO[16]     CFG4     C        In      -         2.981       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_RNO[16]     CFG4     Y        Out     0.203     3.184       -         
prdata[16]                                                      Net      -        -       0.248     -           1         
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16]         SLE      D        In      -         3.433       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 3.688 is 0.788(21.4%) logic and 2.900(78.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                                                                   Starting                                                  Arrival          
Instance                                                           Reference     Type      Pin          Net                  Time        Slack
                                                                   Clock                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]          0.000       4.284
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]          0.000       4.350
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]          0.000       4.362
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]          0.000       4.393
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]          0.000       4.407
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UTDI         JTAG_0_TGT_TDI_0     0.000       4.435
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]          0.000       4.484
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]          0.000       4.886
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]          0.000       4.929
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt             0.000       4.963
==============================================================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                                                     Starting                                              Required          
Instance                                             Reference     Type     Pin     Net                    Time         Slack
                                                     Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]     System        SLE      D       N_46_i                 9.745        4.284
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]     System        SLE      D       state_24_1_iv_i[2]     9.745        4.344
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[0]     System        SLE      D       state_24[0]            9.745        4.513
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]     System        SLE      D       state_24[4]            9.745        4.639
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]     System        SLE      D       state_24[3]            9.745        4.707
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[2]     System        SLE      D       count_19[2]            9.745        4.922
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[0]     System        SLE      D       N_109_i                9.745        5.018
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[1]     System        SLE      D       N_87_i                 9.745        5.018
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      D       tckgo_10               9.745        5.163
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[4]     System        SLE      D       count_19[4]            9.745        5.259
=============================================================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srr:srsfD:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srs:fp:731117:734762:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.461
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.284

    Number of logic level(s):                8
    Starting point:                          JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst / UIREG[0]
    Ending point:                            JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                  Pin          Pin               Arrival     No. of    
Name                                                                  Type      Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst        UJTAG     UIREG[0]     Out     0.000     0.000       -         
UIREGInt[0]                                                           Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4                 CFG4      D            In      -         0.248       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4                 CFG4      Y            Out     0.288     0.536       -         
un2_UTDODRV_4                                                         Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                   CFG4      C            In      -         0.785       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                   CFG4      Y            Out     0.210     0.994       -         
un2_UTDODRV                                                           Net       -            -       0.497     -           2         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6                        CFG2      A            In      -         1.491       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6                        CFG2      Y            Out     0.087     1.578       -         
state6                                                                Net       -            -       0.936     -           7         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_UDRUPD                    CFG3      B            In      -         2.514       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_UDRUPD                    CFG3      Y            Out     0.164     2.679       -         
un1_UDRUPD                                                            Net       -            -       0.855     -           5         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i_a8_5_1[1]     CFG4      D            In      -         3.534       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i_a8_5_1[1]     CFG4      Y            Out     0.288     3.821       -         
state_24_1_iv_i_a8_5_1[1]                                             Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i_1_tz_0[1]     CFG4      B            In      -         4.070       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i_1_tz_0[1]     CFG4      Y            Out     0.164     4.234       -         
state_24_1_iv_i_1_tz_0[1]                                             Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i_0[1]          CFG4      B            In      -         4.483       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i_0[1]          CFG4      Y            Out     0.164     4.647       -         
state_24_1_iv_i_0[1]                                                  Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_RNO[1]                  CFG4      D            In      -         4.895       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_RNO[1]                  CFG4      Y            Out     0.317     5.213       -         
N_46_i                                                                Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]                      SLE       D            In      -         5.461       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 5.716 is 1.937(33.9%) logic and 3.779(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\designer\top_level\synthesis.fdc:14:0:14:1:@W:MT447:@XP_MSG">synthesis.fdc(14)</a><!@TM:1556112095> | Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\designer\top_level\synthesis.fdc:15:0:15:1:@W:MT447:@XP_MSG">synthesis.fdc(15)</a><!@TM:1556112095> | Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int MSS_SubSystem_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\designer\top_level\synthesis.fdc:17:0:17:1:@W:MT447:@XP_MSG">synthesis.fdc(17)</a><!@TM:1556112095> | Timing constraint (through [get_pins { MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\designer\top_level\synthesis.fdc:18:0:18:1:@W:MT447:@XP_MSG">synthesis.fdc(18)</a><!@TM:1556112095> | Timing constraint (through [get_pins { MSS_SubSystem_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\designer\top_level\synthesis.fdc:19:0:19:1:@W:MT447:@XP_MSG">synthesis.fdc(19)</a><!@TM:1556112095> | Timing constraint (from [get_clocks { TCK }] to [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\designer\top_level\synthesis.fdc:20:0:20:1:@W:MT447:@XP_MSG">synthesis.fdc(20)</a><!@TM:1556112095> | Timing constraint (from [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT443:@XP_HELP">MT443</a> : <a href="d:\work\libero\igl2_miv_freertos_demo\designer\top_level\synthesis.fdc:21:0:21:1:@W:MT443:@XP_MSG">synthesis.fdc(21)</a><!@TM:1556112095> | Timing constraint (through [get_nets { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* MSS_SubSystem_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design </font>

Finished final timing analysis (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:20s; Memory used current: 298MB peak: 363MB)


Finished timing report (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:20s; Memory used current: 298MB peak: 363MB)

---------------------------------------
<a name=resourceUsage34></a>Resource Usage Report for Top_Level </a>

Mapping to part: m2gl025vf256std
Cell usage:
BasicIO_Interface  1 use
CCC             1 use
CLKINT          13 uses
MSS_025         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           18 uses
CFG2           1341 uses
CFG3           4260 uses
CFG4           4734 uses

Carry cells:
ARI1            959 uses - used for arithmetic functions
ARI1            382 uses - used for Wide-Mux implementation
Total ARI1      1341 uses


Sequential Cells: 
SLE            5952 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 Mult
 MACC:         1 MultAdd

I/O ports: 66
I/O primitives: 57
BIBUF          18 uses
BIBUF_DIFF     2 uses
INBUF          4 uses
OUTBUF         32 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 13

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 8 of 31 (25%)
Total Block RAMs (RAM64x18) : 8 of 34 (23%)

Total LUTs:    11694

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  5952 + 288 + 288 + 72 = 6600;
Total number of LUTs after P&R:  11694 + 288 + 288 + 72 = 12342;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:20s; Memory used current: 73MB peak: 363MB)

Process took 0h:01m:20s realtime, 0h:01m:20s cputime
# Wed Apr 24 09:21:34 2019

###########################################################]

</pre></samp></body></html>
