
IO_Tile_2_33

 (5 0)  (89 528)  (89 528)  routing T_2_33.span4_horz_r_1 <X> T_2_33.lc_trk_g0_1
 (7 0)  (91 528)  (91 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (8 1)  (92 529)  (92 529)  routing T_2_33.span4_horz_r_1 <X> T_2_33.lc_trk_g0_1
 (16 10)  (76 539)  (76 539)  IOB_1 IO Functioning bit
 (13 11)  (107 538)  (107 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 541)  (77 541)  IOB_1 IO Functioning bit
 (16 14)  (76 543)  (76 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (4 2)  (196 531)  (196 531)  routing T_4_33.span4_vert_2 <X> T_4_33.lc_trk_g0_2
 (6 3)  (198 530)  (198 530)  routing T_4_33.span4_vert_2 <X> T_4_33.lc_trk_g0_2
 (7 3)  (199 530)  (199 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_2 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (13 7)  (269 534)  (269 534)  routing T_5_33.span4_vert_13 <X> T_5_33.span4_horz_r_2
 (14 7)  (270 534)  (270 534)  routing T_5_33.span4_vert_13 <X> T_5_33.span4_horz_r_2
 (12 10)  (268 539)  (268 539)  routing T_5_33.lc_trk_g1_2 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (6 11)  (252 538)  (252 538)  routing T_5_33.span12_vert_10 <X> T_5_33.lc_trk_g1_2
 (7 11)  (253 538)  (253 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (268 538)  (268 538)  routing T_5_33.lc_trk_g1_2 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (5 12)  (305 540)  (305 540)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (7 12)  (307 540)  (307 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (308 541)  (308 541)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (4 10)  (358 539)  (358 539)  routing T_7_33.span4_horz_r_10 <X> T_7_33.lc_trk_g1_2
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_2 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (5 11)  (359 538)  (359 538)  routing T_7_33.span4_horz_r_10 <X> T_7_33.lc_trk_g1_2
 (7 11)  (361 538)  (361 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g1_2 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (5 0)  (413 528)  (413 528)  routing T_8_33.span4_horz_r_9 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (416 528)  (416 528)  routing T_8_33.span4_horz_r_9 <X> T_8_33.lc_trk_g0_1
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (4 0)  (454 528)  (454 528)  routing T_9_33.span12_vert_0 <X> T_9_33.lc_trk_g0_0
 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (4 1)  (454 529)  (454 529)  routing T_9_33.span12_vert_0 <X> T_9_33.lc_trk_g0_0
 (5 1)  (455 529)  (455 529)  routing T_9_33.span12_vert_0 <X> T_9_33.lc_trk_g0_0
 (7 1)  (457 529)  (457 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_horz_r_1 <X> T_9_33.span4_horz_l_13
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (11 2)  (525 531)  (525 531)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_l_13
 (12 2)  (526 531)  (526 531)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_l_13
 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_4 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (527 539)  (527 539)  routing T_10_33.lc_trk_g1_4 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (508 541)  (508 541)  routing T_10_33.span4_horz_r_4 <X> T_10_33.lc_trk_g1_4
 (5 13)  (509 541)  (509 541)  routing T_10_33.span4_horz_r_4 <X> T_10_33.lc_trk_g1_4
 (7 13)  (511 541)  (511 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (12 0)  (688 528)  (688 528)  routing T_13_33.span4_vert_25 <X> T_13_33.span4_horz_l_12
 (11 2)  (687 531)  (687 531)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_l_13
 (12 2)  (688 531)  (688 531)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_l_13


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_bot_3 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.logic_op_bot_3 <X> T_16_33.lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.logic_op_bot_3 <X> T_16_33.lc_trk_g0_3
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (0 2)  (897 531)  (897 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_2 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_2 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (4 10)  (890 539)  (890 539)  routing T_17_33.span4_vert_2 <X> T_17_33.lc_trk_g1_2
 (6 11)  (892 538)  (892 538)  routing T_17_33.span4_vert_2 <X> T_17_33.lc_trk_g1_2
 (7 11)  (893 538)  (893 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2


IO_Tile_20_33

 (14 0)  (1072 528)  (1072 528)  routing T_20_33.span4_horz_l_12 <X> T_20_33.span4_vert_1
 (13 3)  (1071 530)  (1071 530)  routing T_20_33.span4_vert_7 <X> T_20_33.span4_horz_r_1
 (14 3)  (1072 530)  (1072 530)  routing T_20_33.span4_vert_7 <X> T_20_33.span4_horz_r_1


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1125 530)  (1125 530)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_r_1
 (14 3)  (1126 530)  (1126 530)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_r_1
 (12 10)  (1124 539)  (1124 539)  routing T_21_33.lc_trk_g1_4 <X> T_21_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1125 539)  (1125 539)  routing T_21_33.lc_trk_g1_4 <X> T_21_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1094 539)  (1094 539)  IOB_1 IO Functioning bit
 (13 11)  (1125 538)  (1125 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1108 541)  (1108 541)  routing T_21_33.span12_vert_12 <X> T_21_33.lc_trk_g1_4
 (7 13)  (1109 541)  (1109 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
 (17 13)  (1095 541)  (1095 541)  IOB_1 IO Functioning bit
 (16 14)  (1094 543)  (1094 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (16 0)  (1202 528)  (1202 528)  IOB_0 IO Functioning bit
 (17 3)  (1203 530)  (1203 530)  IOB_0 IO Functioning bit
 (12 4)  (1232 532)  (1232 532)  routing T_23_33.lc_trk_g1_5 <X> T_23_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1233 532)  (1233 532)  routing T_23_33.lc_trk_g1_5 <X> T_23_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1202 532)  (1202 532)  IOB_0 IO Functioning bit
 (13 5)  (1233 533)  (1233 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0

 (5 12)  (1215 540)  (1215 540)  routing T_23_33.span4_horz_r_13 <X> T_23_33.lc_trk_g1_5
 (7 12)  (1217 540)  (1217 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1218 540)  (1218 540)  routing T_23_33.span4_horz_r_13 <X> T_23_33.lc_trk_g1_5


IO_Tile_24_33

 (4 0)  (1268 528)  (1268 528)  routing T_24_33.span4_vert_40 <X> T_24_33.lc_trk_g0_0
 (16 0)  (1256 528)  (1256 528)  IOB_0 IO Functioning bit
 (4 1)  (1268 529)  (1268 529)  routing T_24_33.span4_vert_40 <X> T_24_33.lc_trk_g0_0
 (5 1)  (1269 529)  (1269 529)  routing T_24_33.span4_vert_40 <X> T_24_33.lc_trk_g0_0
 (6 1)  (1270 529)  (1270 529)  routing T_24_33.span4_vert_40 <X> T_24_33.lc_trk_g0_0
 (7 1)  (1271 529)  (1271 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (1257 530)  (1257 530)  IOB_0 IO Functioning bit
 (16 4)  (1256 532)  (1256 532)  IOB_0 IO Functioning bit
 (13 5)  (1287 533)  (1287 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (5 2)  (1323 531)  (1323 531)  routing T_25_33.span12_vert_3 <X> T_25_33.lc_trk_g0_3
 (7 2)  (1325 531)  (1325 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (1326 531)  (1326 531)  routing T_25_33.span12_vert_3 <X> T_25_33.lc_trk_g0_3
 (8 3)  (1326 530)  (1326 530)  routing T_25_33.span12_vert_3 <X> T_25_33.lc_trk_g0_3
 (14 3)  (1342 530)  (1342 530)  routing T_25_33.span4_horz_l_13 <X> T_25_33.span4_horz_r_1
 (16 10)  (1310 539)  (1310 539)  IOB_1 IO Functioning bit
 (12 11)  (1340 538)  (1340 538)  routing T_25_33.lc_trk_g0_3 <X> T_25_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1341 538)  (1341 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1311 541)  (1311 541)  IOB_1 IO Functioning bit
 (16 14)  (1310 543)  (1310 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span4_horz_r_9 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span4_horz_r_9 <X> T_27_33.lc_trk_g1_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (8 3)  (1476 530)  (1476 530)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 10)  (1580 539)  (1580 539)  routing T_30_33.span4_vert_42 <X> T_30_33.lc_trk_g1_2
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_2 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (4 11)  (1580 538)  (1580 538)  routing T_30_33.span4_vert_42 <X> T_30_33.lc_trk_g1_2
 (5 11)  (1581 538)  (1581 538)  routing T_30_33.span4_vert_42 <X> T_30_33.lc_trk_g1_2
 (6 11)  (1582 538)  (1582 538)  routing T_30_33.span4_vert_42 <X> T_30_33.lc_trk_g1_2
 (7 11)  (1583 538)  (1583 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g1_2 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


LogicTile_16_32

 (12 0)  (828 512)  (828 512)  routing T_16_32.sp4_v_b_2 <X> T_16_32.sp4_h_r_2
 (11 1)  (827 513)  (827 513)  routing T_16_32.sp4_v_b_2 <X> T_16_32.sp4_h_r_2
 (31 6)  (847 518)  (847 518)  routing T_16_32.lc_trk_g3_7 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 518)  (848 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 518)  (849 518)  routing T_16_32.lc_trk_g3_7 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 518)  (850 518)  routing T_16_32.lc_trk_g3_7 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 518)  (856 518)  LC_3 Logic Functioning bit
 (41 6)  (857 518)  (857 518)  LC_3 Logic Functioning bit
 (42 6)  (858 518)  (858 518)  LC_3 Logic Functioning bit
 (43 6)  (859 518)  (859 518)  LC_3 Logic Functioning bit
 (31 7)  (847 519)  (847 519)  routing T_16_32.lc_trk_g3_7 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 519)  (856 519)  LC_3 Logic Functioning bit
 (41 7)  (857 519)  (857 519)  LC_3 Logic Functioning bit
 (42 7)  (858 519)  (858 519)  LC_3 Logic Functioning bit
 (43 7)  (859 519)  (859 519)  LC_3 Logic Functioning bit
 (22 14)  (838 526)  (838 526)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 526)  (839 526)  routing T_16_32.sp12_v_t_12 <X> T_16_32.lc_trk_g3_7


LogicTile_20_32

 (12 4)  (1048 516)  (1048 516)  routing T_20_32.sp4_h_l_39 <X> T_20_32.sp4_h_r_5
 (13 5)  (1049 517)  (1049 517)  routing T_20_32.sp4_h_l_39 <X> T_20_32.sp4_h_r_5


LogicTile_24_32

 (12 7)  (1264 519)  (1264 519)  routing T_24_32.sp4_h_l_40 <X> T_24_32.sp4_v_t_40


LogicTile_30_32

 (9 11)  (1573 523)  (1573 523)  routing T_30_32.sp4_v_b_7 <X> T_30_32.sp4_v_t_42


LogicTile_13_31

 (9 3)  (663 499)  (663 499)  routing T_13_31.sp4_v_b_5 <X> T_13_31.sp4_v_t_36
 (10 3)  (664 499)  (664 499)  routing T_13_31.sp4_v_b_5 <X> T_13_31.sp4_v_t_36


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (4 5)  (13 485)  (13 485)  routing T_0_30.span4_vert_b_4 <X> T_0_30.lc_trk_g0_4
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_vert_b_4 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (6 6)  (11 486)  (11 486)  routing T_0_30.span12_horz_23 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (8 7)  (9 487)  (9 487)  routing T_0_30.span12_horz_23 <X> T_0_30.lc_trk_g0_7
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_1_30

 (3 2)  (21 482)  (21 482)  routing T_1_30.sp12_h_r_0 <X> T_1_30.sp12_h_l_23
 (3 3)  (21 483)  (21 483)  routing T_1_30.sp12_h_r_0 <X> T_1_30.sp12_h_l_23


LogicTile_5_30

 (4 2)  (238 482)  (238 482)  routing T_5_30.sp4_v_b_4 <X> T_5_30.sp4_v_t_37
 (6 2)  (240 482)  (240 482)  routing T_5_30.sp4_v_b_4 <X> T_5_30.sp4_v_t_37


LogicTile_13_30

 (3 3)  (657 483)  (657 483)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_l_23


LogicTile_4_29

 (13 2)  (193 466)  (193 466)  routing T_4_29.sp4_h_r_2 <X> T_4_29.sp4_v_t_39
 (12 3)  (192 467)  (192 467)  routing T_4_29.sp4_h_r_2 <X> T_4_29.sp4_v_t_39


LogicTile_5_29

 (19 4)  (253 468)  (253 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_6_29

 (8 11)  (296 475)  (296 475)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_t_42
 (9 11)  (297 475)  (297 475)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_t_42
 (10 11)  (298 475)  (298 475)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_t_42


LogicTile_7_29

 (25 0)  (367 464)  (367 464)  routing T_7_29.bnr_op_2 <X> T_7_29.lc_trk_g0_2
 (22 1)  (364 465)  (364 465)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (367 465)  (367 465)  routing T_7_29.bnr_op_2 <X> T_7_29.lc_trk_g0_2
 (1 2)  (343 466)  (343 466)  routing T_7_29.glb_netwk_5 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (344 466)  (344 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (342 467)  (342 467)  routing T_7_29.glb_netwk_5 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (1 4)  (343 468)  (343 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (364 468)  (364 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (367 468)  (367 468)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (0 5)  (342 469)  (342 469)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_7/cen
 (1 5)  (343 469)  (343 469)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_7/cen
 (22 5)  (364 469)  (364 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 469)  (365 469)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (24 5)  (366 469)  (366 469)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (16 6)  (358 470)  (358 470)  routing T_7_29.sp4_v_b_5 <X> T_7_29.lc_trk_g1_5
 (17 6)  (359 470)  (359 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (360 470)  (360 470)  routing T_7_29.sp4_v_b_5 <X> T_7_29.lc_trk_g1_5
 (15 10)  (357 474)  (357 474)  routing T_7_29.sp4_v_t_32 <X> T_7_29.lc_trk_g2_5
 (16 10)  (358 474)  (358 474)  routing T_7_29.sp4_v_t_32 <X> T_7_29.lc_trk_g2_5
 (17 10)  (359 474)  (359 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 12)  (368 476)  (368 476)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 476)  (369 476)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 476)  (371 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 476)  (373 476)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 476)  (374 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 476)  (375 476)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 476)  (378 476)  LC_6 Logic Functioning bit
 (37 12)  (379 476)  (379 476)  LC_6 Logic Functioning bit
 (38 12)  (380 476)  (380 476)  LC_6 Logic Functioning bit
 (41 12)  (383 476)  (383 476)  LC_6 Logic Functioning bit
 (43 12)  (385 476)  (385 476)  LC_6 Logic Functioning bit
 (45 12)  (387 476)  (387 476)  LC_6 Logic Functioning bit
 (51 12)  (393 476)  (393 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (369 477)  (369 477)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 477)  (371 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 477)  (372 477)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 477)  (374 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (377 477)  (377 477)  routing T_7_29.lc_trk_g0_2 <X> T_7_29.input_2_6
 (36 13)  (378 477)  (378 477)  LC_6 Logic Functioning bit
 (37 13)  (379 477)  (379 477)  LC_6 Logic Functioning bit
 (38 13)  (380 477)  (380 477)  LC_6 Logic Functioning bit
 (39 13)  (381 477)  (381 477)  LC_6 Logic Functioning bit
 (40 13)  (382 477)  (382 477)  LC_6 Logic Functioning bit
 (41 13)  (383 477)  (383 477)  LC_6 Logic Functioning bit
 (42 13)  (384 477)  (384 477)  LC_6 Logic Functioning bit
 (43 13)  (385 477)  (385 477)  LC_6 Logic Functioning bit
 (45 13)  (387 477)  (387 477)  LC_6 Logic Functioning bit
 (0 14)  (342 478)  (342 478)  routing T_7_29.glb_netwk_4 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 478)  (343 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_8_29

 (19 0)  (415 464)  (415 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (11 3)  (407 467)  (407 467)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_h_l_39
 (5 9)  (401 473)  (401 473)  routing T_8_29.sp4_h_r_6 <X> T_8_29.sp4_v_b_6


LogicTile_9_29

 (22 0)  (460 464)  (460 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (1 2)  (439 466)  (439 466)  routing T_9_29.glb_netwk_5 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (440 466)  (440 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (438 467)  (438 467)  routing T_9_29.glb_netwk_5 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (1 4)  (439 468)  (439 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (459 468)  (459 468)  routing T_9_29.sp4_h_r_19 <X> T_9_29.lc_trk_g1_3
 (22 4)  (460 468)  (460 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 468)  (461 468)  routing T_9_29.sp4_h_r_19 <X> T_9_29.lc_trk_g1_3
 (24 4)  (462 468)  (462 468)  routing T_9_29.sp4_h_r_19 <X> T_9_29.lc_trk_g1_3
 (26 4)  (464 468)  (464 468)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 468)  (471 468)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 468)  (472 468)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 468)  (474 468)  LC_2 Logic Functioning bit
 (37 4)  (475 468)  (475 468)  LC_2 Logic Functioning bit
 (38 4)  (476 468)  (476 468)  LC_2 Logic Functioning bit
 (41 4)  (479 468)  (479 468)  LC_2 Logic Functioning bit
 (43 4)  (481 468)  (481 468)  LC_2 Logic Functioning bit
 (45 4)  (483 468)  (483 468)  LC_2 Logic Functioning bit
 (0 5)  (438 469)  (438 469)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_7/cen
 (1 5)  (439 469)  (439 469)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_7/cen
 (21 5)  (459 469)  (459 469)  routing T_9_29.sp4_h_r_19 <X> T_9_29.lc_trk_g1_3
 (26 5)  (464 469)  (464 469)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 469)  (466 469)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 469)  (467 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 469)  (468 469)  routing T_9_29.lc_trk_g0_3 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 469)  (469 469)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 469)  (470 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 469)  (471 469)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.input_2_2
 (35 5)  (473 469)  (473 469)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.input_2_2
 (36 5)  (474 469)  (474 469)  LC_2 Logic Functioning bit
 (37 5)  (475 469)  (475 469)  LC_2 Logic Functioning bit
 (38 5)  (476 469)  (476 469)  LC_2 Logic Functioning bit
 (39 5)  (477 469)  (477 469)  LC_2 Logic Functioning bit
 (40 5)  (478 469)  (478 469)  LC_2 Logic Functioning bit
 (41 5)  (479 469)  (479 469)  LC_2 Logic Functioning bit
 (42 5)  (480 469)  (480 469)  LC_2 Logic Functioning bit
 (43 5)  (481 469)  (481 469)  LC_2 Logic Functioning bit
 (45 5)  (483 469)  (483 469)  LC_2 Logic Functioning bit
 (47 5)  (485 469)  (485 469)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 8)  (463 472)  (463 472)  routing T_9_29.sp4_v_b_26 <X> T_9_29.lc_trk_g2_2
 (22 9)  (460 473)  (460 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 473)  (461 473)  routing T_9_29.sp4_v_b_26 <X> T_9_29.lc_trk_g2_2
 (22 11)  (460 475)  (460 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 13)  (460 477)  (460 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (438 478)  (438 478)  routing T_9_29.glb_netwk_4 <X> T_9_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 478)  (439 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (440 478)  (440 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_10_29

 (14 0)  (506 464)  (506 464)  routing T_10_29.bnr_op_0 <X> T_10_29.lc_trk_g0_0
 (14 1)  (506 465)  (506 465)  routing T_10_29.bnr_op_0 <X> T_10_29.lc_trk_g0_0
 (17 1)  (509 465)  (509 465)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (1 2)  (493 466)  (493 466)  routing T_10_29.glb_netwk_5 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (2 2)  (494 466)  (494 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (513 466)  (513 466)  routing T_10_29.sp4_v_b_15 <X> T_10_29.lc_trk_g0_7
 (22 2)  (514 466)  (514 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 466)  (515 466)  routing T_10_29.sp4_v_b_15 <X> T_10_29.lc_trk_g0_7
 (0 3)  (492 467)  (492 467)  routing T_10_29.glb_netwk_5 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (21 3)  (513 467)  (513 467)  routing T_10_29.sp4_v_b_15 <X> T_10_29.lc_trk_g0_7
 (0 4)  (492 468)  (492 468)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_7/cen
 (1 4)  (493 468)  (493 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 469)  (492 469)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_7/cen
 (1 5)  (493 469)  (493 469)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_7/cen
 (19 7)  (511 471)  (511 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (8 8)  (500 472)  (500 472)  routing T_10_29.sp4_v_b_7 <X> T_10_29.sp4_h_r_7
 (9 8)  (501 472)  (501 472)  routing T_10_29.sp4_v_b_7 <X> T_10_29.sp4_h_r_7
 (17 8)  (509 472)  (509 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (29 10)  (521 474)  (521 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 474)  (523 474)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 474)  (524 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 474)  (525 474)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 474)  (527 474)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.input_2_5
 (36 10)  (528 474)  (528 474)  LC_5 Logic Functioning bit
 (38 10)  (530 474)  (530 474)  LC_5 Logic Functioning bit
 (41 10)  (533 474)  (533 474)  LC_5 Logic Functioning bit
 (42 10)  (534 474)  (534 474)  LC_5 Logic Functioning bit
 (43 10)  (535 474)  (535 474)  LC_5 Logic Functioning bit
 (45 10)  (537 474)  (537 474)  LC_5 Logic Functioning bit
 (46 10)  (538 474)  (538 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (495 475)  (495 475)  routing T_10_29.sp12_v_b_1 <X> T_10_29.sp12_h_l_22
 (9 11)  (501 475)  (501 475)  routing T_10_29.sp4_v_b_11 <X> T_10_29.sp4_v_t_42
 (10 11)  (502 475)  (502 475)  routing T_10_29.sp4_v_b_11 <X> T_10_29.sp4_v_t_42
 (15 11)  (507 475)  (507 475)  routing T_10_29.sp4_v_t_33 <X> T_10_29.lc_trk_g2_4
 (16 11)  (508 475)  (508 475)  routing T_10_29.sp4_v_t_33 <X> T_10_29.lc_trk_g2_4
 (17 11)  (509 475)  (509 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (520 475)  (520 475)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 475)  (521 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 475)  (524 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 475)  (527 475)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.input_2_5
 (36 11)  (528 475)  (528 475)  LC_5 Logic Functioning bit
 (37 11)  (529 475)  (529 475)  LC_5 Logic Functioning bit
 (38 11)  (530 475)  (530 475)  LC_5 Logic Functioning bit
 (39 11)  (531 475)  (531 475)  LC_5 Logic Functioning bit
 (40 11)  (532 475)  (532 475)  LC_5 Logic Functioning bit
 (41 11)  (533 475)  (533 475)  LC_5 Logic Functioning bit
 (42 11)  (534 475)  (534 475)  LC_5 Logic Functioning bit
 (43 11)  (535 475)  (535 475)  LC_5 Logic Functioning bit
 (45 11)  (537 475)  (537 475)  LC_5 Logic Functioning bit
 (21 12)  (513 476)  (513 476)  routing T_10_29.sp4_h_r_35 <X> T_10_29.lc_trk_g3_3
 (22 12)  (514 476)  (514 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 476)  (515 476)  routing T_10_29.sp4_h_r_35 <X> T_10_29.lc_trk_g3_3
 (24 12)  (516 476)  (516 476)  routing T_10_29.sp4_h_r_35 <X> T_10_29.lc_trk_g3_3
 (0 14)  (492 478)  (492 478)  routing T_10_29.glb_netwk_4 <X> T_10_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 478)  (493 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_29

 (9 14)  (555 478)  (555 478)  routing T_11_29.sp4_v_b_10 <X> T_11_29.sp4_h_l_47


LogicTile_12_29

 (8 5)  (608 469)  (608 469)  routing T_12_29.sp4_h_l_47 <X> T_12_29.sp4_v_b_4
 (9 5)  (609 469)  (609 469)  routing T_12_29.sp4_h_l_47 <X> T_12_29.sp4_v_b_4
 (10 5)  (610 469)  (610 469)  routing T_12_29.sp4_h_l_47 <X> T_12_29.sp4_v_b_4
 (5 10)  (605 474)  (605 474)  routing T_12_29.sp4_v_b_6 <X> T_12_29.sp4_h_l_43
 (13 15)  (613 479)  (613 479)  routing T_12_29.sp4_v_b_6 <X> T_12_29.sp4_h_l_46


LogicTile_13_29

 (1 2)  (655 466)  (655 466)  routing T_13_29.glb_netwk_5 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (2 2)  (656 466)  (656 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (654 467)  (654 467)  routing T_13_29.glb_netwk_5 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (1 4)  (655 468)  (655 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (676 468)  (676 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 468)  (677 468)  routing T_13_29.sp4_v_b_19 <X> T_13_29.lc_trk_g1_3
 (24 4)  (678 468)  (678 468)  routing T_13_29.sp4_v_b_19 <X> T_13_29.lc_trk_g1_3
 (26 4)  (680 468)  (680 468)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 468)  (681 468)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 468)  (682 468)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 468)  (683 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 468)  (685 468)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 468)  (686 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 468)  (688 468)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 468)  (691 468)  LC_2 Logic Functioning bit
 (39 4)  (693 468)  (693 468)  LC_2 Logic Functioning bit
 (40 4)  (694 468)  (694 468)  LC_2 Logic Functioning bit
 (42 4)  (696 468)  (696 468)  LC_2 Logic Functioning bit
 (43 4)  (697 468)  (697 468)  LC_2 Logic Functioning bit
 (45 4)  (699 468)  (699 468)  LC_2 Logic Functioning bit
 (46 4)  (700 468)  (700 468)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (654 469)  (654 469)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_7/cen
 (1 5)  (655 469)  (655 469)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_7/cen
 (27 5)  (681 469)  (681 469)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 469)  (683 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 469)  (686 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 469)  (687 469)  routing T_13_29.lc_trk_g2_2 <X> T_13_29.input_2_2
 (35 5)  (689 469)  (689 469)  routing T_13_29.lc_trk_g2_2 <X> T_13_29.input_2_2
 (43 5)  (697 469)  (697 469)  LC_2 Logic Functioning bit
 (45 5)  (699 469)  (699 469)  LC_2 Logic Functioning bit
 (14 6)  (668 470)  (668 470)  routing T_13_29.sp4_v_b_4 <X> T_13_29.lc_trk_g1_4
 (15 6)  (669 470)  (669 470)  routing T_13_29.sp4_v_b_21 <X> T_13_29.lc_trk_g1_5
 (16 6)  (670 470)  (670 470)  routing T_13_29.sp4_v_b_21 <X> T_13_29.lc_trk_g1_5
 (17 6)  (671 470)  (671 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (16 7)  (670 471)  (670 471)  routing T_13_29.sp4_v_b_4 <X> T_13_29.lc_trk_g1_4
 (17 7)  (671 471)  (671 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (25 8)  (679 472)  (679 472)  routing T_13_29.sp4_h_r_42 <X> T_13_29.lc_trk_g2_2
 (22 9)  (676 473)  (676 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 473)  (677 473)  routing T_13_29.sp4_h_r_42 <X> T_13_29.lc_trk_g2_2
 (24 9)  (678 473)  (678 473)  routing T_13_29.sp4_h_r_42 <X> T_13_29.lc_trk_g2_2
 (25 9)  (679 473)  (679 473)  routing T_13_29.sp4_h_r_42 <X> T_13_29.lc_trk_g2_2
 (9 11)  (663 475)  (663 475)  routing T_13_29.sp4_v_b_7 <X> T_13_29.sp4_v_t_42
 (16 13)  (670 477)  (670 477)  routing T_13_29.sp12_v_b_8 <X> T_13_29.lc_trk_g3_0
 (17 13)  (671 477)  (671 477)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (654 478)  (654 478)  routing T_13_29.glb_netwk_4 <X> T_13_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 478)  (655 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_29

 (27 4)  (735 468)  (735 468)  routing T_14_29.lc_trk_g1_0 <X> T_14_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 468)  (737 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 468)  (740 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 468)  (741 468)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 468)  (742 468)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 468)  (744 468)  LC_2 Logic Functioning bit
 (37 4)  (745 468)  (745 468)  LC_2 Logic Functioning bit
 (38 4)  (746 468)  (746 468)  LC_2 Logic Functioning bit
 (39 4)  (747 468)  (747 468)  LC_2 Logic Functioning bit
 (41 4)  (749 468)  (749 468)  LC_2 Logic Functioning bit
 (43 4)  (751 468)  (751 468)  LC_2 Logic Functioning bit
 (46 4)  (754 468)  (754 468)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (725 469)  (725 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (36 5)  (744 469)  (744 469)  LC_2 Logic Functioning bit
 (37 5)  (745 469)  (745 469)  LC_2 Logic Functioning bit
 (38 5)  (746 469)  (746 469)  LC_2 Logic Functioning bit
 (39 5)  (747 469)  (747 469)  LC_2 Logic Functioning bit
 (41 5)  (749 469)  (749 469)  LC_2 Logic Functioning bit
 (43 5)  (751 469)  (751 469)  LC_2 Logic Functioning bit
 (14 12)  (722 476)  (722 476)  routing T_14_29.sp4_v_b_24 <X> T_14_29.lc_trk_g3_0
 (16 13)  (724 477)  (724 477)  routing T_14_29.sp4_v_b_24 <X> T_14_29.lc_trk_g3_0
 (17 13)  (725 477)  (725 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_15_29

 (3 4)  (765 468)  (765 468)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (3 5)  (765 469)  (765 469)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0


LogicTile_16_29

 (13 1)  (829 465)  (829 465)  routing T_16_29.sp4_v_t_44 <X> T_16_29.sp4_h_r_2
 (5 5)  (821 469)  (821 469)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_v_b_3
 (5 15)  (821 479)  (821 479)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_t_44


LogicTile_17_29

 (11 2)  (885 466)  (885 466)  routing T_17_29.sp4_h_l_44 <X> T_17_29.sp4_v_t_39
 (19 15)  (893 479)  (893 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_29

 (9 1)  (1045 465)  (1045 465)  routing T_20_29.sp4_v_t_36 <X> T_20_29.sp4_v_b_1
 (10 11)  (1046 475)  (1046 475)  routing T_20_29.sp4_h_l_39 <X> T_20_29.sp4_v_t_42


LogicTile_21_29

 (8 11)  (1098 475)  (1098 475)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_v_t_42
 (10 11)  (1100 475)  (1100 475)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_v_t_42


LogicTile_28_29

 (13 14)  (1469 478)  (1469 478)  routing T_28_29.sp4_v_b_11 <X> T_28_29.sp4_v_t_46


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 449)  (12 449)  routing T_0_28.span4_horz_16 <X> T_0_28.lc_trk_g0_0
 (6 1)  (11 449)  (11 449)  routing T_0_28.span4_horz_16 <X> T_0_28.lc_trk_g0_0
 (7 1)  (10 449)  (10 449)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_16 lc_trk_g0_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (16 4)  (1 452)  (1 452)  IOB_0 IO Functioning bit
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 456)  (13 456)  routing T_0_28.span4_horz_32 <X> T_0_28.lc_trk_g1_0
 (5 9)  (12 457)  (12 457)  routing T_0_28.span4_horz_32 <X> T_0_28.lc_trk_g1_0
 (6 9)  (11 457)  (11 457)  routing T_0_28.span4_horz_32 <X> T_0_28.lc_trk_g1_0
 (7 9)  (10 457)  (10 457)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_0 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit


LogicTile_2_28

 (12 10)  (84 458)  (84 458)  routing T_2_28.sp4_h_r_5 <X> T_2_28.sp4_h_l_45
 (13 11)  (85 459)  (85 459)  routing T_2_28.sp4_h_r_5 <X> T_2_28.sp4_h_l_45


LogicTile_3_28

 (11 7)  (137 455)  (137 455)  routing T_3_28.sp4_h_r_9 <X> T_3_28.sp4_h_l_40
 (13 7)  (139 455)  (139 455)  routing T_3_28.sp4_h_r_9 <X> T_3_28.sp4_h_l_40
 (12 12)  (138 460)  (138 460)  routing T_3_28.sp4_v_b_5 <X> T_3_28.sp4_h_r_11
 (11 13)  (137 461)  (137 461)  routing T_3_28.sp4_v_b_5 <X> T_3_28.sp4_h_r_11
 (13 13)  (139 461)  (139 461)  routing T_3_28.sp4_v_b_5 <X> T_3_28.sp4_h_r_11


LogicTile_5_28

 (10 13)  (244 461)  (244 461)  routing T_5_28.sp4_h_r_5 <X> T_5_28.sp4_v_b_10


LogicTile_6_28

 (8 4)  (296 452)  (296 452)  routing T_6_28.sp4_v_b_4 <X> T_6_28.sp4_h_r_4
 (9 4)  (297 452)  (297 452)  routing T_6_28.sp4_v_b_4 <X> T_6_28.sp4_h_r_4
 (16 4)  (304 452)  (304 452)  routing T_6_28.sp4_v_b_1 <X> T_6_28.lc_trk_g1_1
 (17 4)  (305 452)  (305 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (306 452)  (306 452)  routing T_6_28.sp4_v_b_1 <X> T_6_28.lc_trk_g1_1
 (12 6)  (300 454)  (300 454)  routing T_6_28.sp4_v_b_5 <X> T_6_28.sp4_h_l_40
 (25 10)  (313 458)  (313 458)  routing T_6_28.sp4_h_r_46 <X> T_6_28.lc_trk_g2_6
 (27 10)  (315 458)  (315 458)  routing T_6_28.lc_trk_g1_1 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 458)  (317 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 458)  (319 458)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 458)  (320 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 458)  (321 458)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 458)  (325 458)  LC_5 Logic Functioning bit
 (39 10)  (327 458)  (327 458)  LC_5 Logic Functioning bit
 (47 10)  (335 458)  (335 458)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (339 458)  (339 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (310 459)  (310 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 459)  (311 459)  routing T_6_28.sp4_h_r_46 <X> T_6_28.lc_trk_g2_6
 (24 11)  (312 459)  (312 459)  routing T_6_28.sp4_h_r_46 <X> T_6_28.lc_trk_g2_6
 (25 11)  (313 459)  (313 459)  routing T_6_28.sp4_h_r_46 <X> T_6_28.lc_trk_g2_6
 (31 11)  (319 459)  (319 459)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 459)  (325 459)  LC_5 Logic Functioning bit
 (39 11)  (327 459)  (327 459)  LC_5 Logic Functioning bit
 (48 11)  (336 459)  (336 459)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (339 459)  (339 459)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26


LogicTile_7_28

 (5 0)  (347 448)  (347 448)  routing T_7_28.sp4_v_b_6 <X> T_7_28.sp4_h_r_0
 (12 0)  (354 448)  (354 448)  routing T_7_28.sp4_h_l_46 <X> T_7_28.sp4_h_r_2
 (4 1)  (346 449)  (346 449)  routing T_7_28.sp4_v_b_6 <X> T_7_28.sp4_h_r_0
 (6 1)  (348 449)  (348 449)  routing T_7_28.sp4_v_b_6 <X> T_7_28.sp4_h_r_0
 (13 1)  (355 449)  (355 449)  routing T_7_28.sp4_h_l_46 <X> T_7_28.sp4_h_r_2
 (22 1)  (364 449)  (364 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 449)  (365 449)  routing T_7_28.sp4_v_b_18 <X> T_7_28.lc_trk_g0_2
 (24 1)  (366 449)  (366 449)  routing T_7_28.sp4_v_b_18 <X> T_7_28.lc_trk_g0_2
 (1 2)  (343 450)  (343 450)  routing T_7_28.glb_netwk_5 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (344 450)  (344 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (364 450)  (364 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (365 450)  (365 450)  routing T_7_28.sp4_h_r_7 <X> T_7_28.lc_trk_g0_7
 (24 2)  (366 450)  (366 450)  routing T_7_28.sp4_h_r_7 <X> T_7_28.lc_trk_g0_7
 (0 3)  (342 451)  (342 451)  routing T_7_28.glb_netwk_5 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (21 3)  (363 451)  (363 451)  routing T_7_28.sp4_h_r_7 <X> T_7_28.lc_trk_g0_7
 (0 4)  (342 452)  (342 452)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.wire_logic_cluster/lc_7/cen
 (1 4)  (343 452)  (343 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 452)  (356 452)  routing T_7_28.sp4_h_r_8 <X> T_7_28.lc_trk_g1_0
 (17 4)  (359 452)  (359 452)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (360 452)  (360 452)  routing T_7_28.bnr_op_1 <X> T_7_28.lc_trk_g1_1
 (0 5)  (342 453)  (342 453)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.wire_logic_cluster/lc_7/cen
 (1 5)  (343 453)  (343 453)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.wire_logic_cluster/lc_7/cen
 (15 5)  (357 453)  (357 453)  routing T_7_28.sp4_h_r_8 <X> T_7_28.lc_trk_g1_0
 (16 5)  (358 453)  (358 453)  routing T_7_28.sp4_h_r_8 <X> T_7_28.lc_trk_g1_0
 (17 5)  (359 453)  (359 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (360 453)  (360 453)  routing T_7_28.bnr_op_1 <X> T_7_28.lc_trk_g1_1
 (13 10)  (355 458)  (355 458)  routing T_7_28.sp4_h_r_8 <X> T_7_28.sp4_v_t_45
 (12 11)  (354 459)  (354 459)  routing T_7_28.sp4_h_r_8 <X> T_7_28.sp4_v_t_45
 (22 12)  (364 460)  (364 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (371 460)  (371 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 460)  (372 460)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 460)  (374 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 460)  (376 460)  routing T_7_28.lc_trk_g1_0 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 460)  (378 460)  LC_6 Logic Functioning bit
 (37 12)  (379 460)  (379 460)  LC_6 Logic Functioning bit
 (38 12)  (380 460)  (380 460)  LC_6 Logic Functioning bit
 (41 12)  (383 460)  (383 460)  LC_6 Logic Functioning bit
 (43 12)  (385 460)  (385 460)  LC_6 Logic Functioning bit
 (45 12)  (387 460)  (387 460)  LC_6 Logic Functioning bit
 (52 12)  (394 460)  (394 460)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (354 461)  (354 461)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_v_b_11
 (26 13)  (368 461)  (368 461)  routing T_7_28.lc_trk_g0_2 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 461)  (371 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 461)  (372 461)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 461)  (374 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (376 461)  (376 461)  routing T_7_28.lc_trk_g1_1 <X> T_7_28.input_2_6
 (36 13)  (378 461)  (378 461)  LC_6 Logic Functioning bit
 (37 13)  (379 461)  (379 461)  LC_6 Logic Functioning bit
 (38 13)  (380 461)  (380 461)  LC_6 Logic Functioning bit
 (39 13)  (381 461)  (381 461)  LC_6 Logic Functioning bit
 (40 13)  (382 461)  (382 461)  LC_6 Logic Functioning bit
 (41 13)  (383 461)  (383 461)  LC_6 Logic Functioning bit
 (42 13)  (384 461)  (384 461)  LC_6 Logic Functioning bit
 (43 13)  (385 461)  (385 461)  LC_6 Logic Functioning bit
 (45 13)  (387 461)  (387 461)  LC_6 Logic Functioning bit
 (0 14)  (342 462)  (342 462)  routing T_7_28.glb_netwk_4 <X> T_7_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 462)  (343 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (347 462)  (347 462)  routing T_7_28.sp4_v_t_44 <X> T_7_28.sp4_h_l_44
 (6 15)  (348 463)  (348 463)  routing T_7_28.sp4_v_t_44 <X> T_7_28.sp4_h_l_44


RAM_Tile_8_28

 (8 0)  (404 448)  (404 448)  routing T_8_28.sp4_v_b_7 <X> T_8_28.sp4_h_r_1
 (9 0)  (405 448)  (405 448)  routing T_8_28.sp4_v_b_7 <X> T_8_28.sp4_h_r_1
 (10 0)  (406 448)  (406 448)  routing T_8_28.sp4_v_b_7 <X> T_8_28.sp4_h_r_1
 (25 0)  (421 448)  (421 448)  routing T_8_28.sp4_h_r_10 <X> T_8_28.lc_trk_g0_2
 (28 0)  (424 448)  (424 448)  routing T_8_28.lc_trk_g2_1 <X> T_8_28.wire_bram/ram/WDATA_7
 (29 0)  (425 448)  (425 448)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_7
 (22 1)  (418 449)  (418 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 449)  (419 449)  routing T_8_28.sp4_h_r_10 <X> T_8_28.lc_trk_g0_2
 (24 1)  (420 449)  (420 449)  routing T_8_28.sp4_h_r_10 <X> T_8_28.lc_trk_g0_2
 (39 1)  (435 449)  (435 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_7 sp4_v_b_16
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_5 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (22 2)  (418 450)  (418 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (419 450)  (419 450)  routing T_8_28.sp4_v_t_10 <X> T_8_28.lc_trk_g0_7
 (24 2)  (420 450)  (420 450)  routing T_8_28.sp4_v_t_10 <X> T_8_28.lc_trk_g0_7
 (27 2)  (423 450)  (423 450)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.wire_bram/ram/WDATA_6
 (29 2)  (425 450)  (425 450)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_7 wire_bram/ram/WDATA_6
 (30 2)  (426 450)  (426 450)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.wire_bram/ram/WDATA_6
 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_5 <X> T_8_28.wire_bram/ram/WCLK
 (30 3)  (426 451)  (426 451)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.wire_bram/ram/WDATA_6
 (36 3)  (432 451)  (432 451)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_6 sp4_h_r_2
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (6 4)  (402 452)  (402 452)  routing T_8_28.sp4_h_r_10 <X> T_8_28.sp4_v_b_3
 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (417 452)  (417 452)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g1_3
 (22 4)  (418 452)  (418 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (419 452)  (419 452)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g1_3
 (25 4)  (421 452)  (421 452)  routing T_8_28.sp4_v_b_10 <X> T_8_28.lc_trk_g1_2
 (26 4)  (422 452)  (422 452)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.input0_2
 (27 4)  (423 452)  (423 452)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_5
 (28 4)  (424 452)  (424 452)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_5
 (29 4)  (425 452)  (425 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (41 4)  (437 452)  (437 452)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_37
 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g0_2 <X> T_8_28.wire_bram/ram/WCLKE
 (17 5)  (413 453)  (413 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (417 453)  (417 453)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g1_3
 (22 5)  (418 453)  (418 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (419 453)  (419 453)  routing T_8_28.sp4_v_b_10 <X> T_8_28.lc_trk_g1_2
 (25 5)  (421 453)  (421 453)  routing T_8_28.sp4_v_b_10 <X> T_8_28.lc_trk_g1_2
 (28 5)  (424 453)  (424 453)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.input0_2
 (29 5)  (425 453)  (425 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (30 5)  (426 453)  (426 453)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_5
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (22 6)  (418 454)  (418 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (423 454)  (423 454)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_bram/ram/WDATA_4
 (29 6)  (425 454)  (425 454)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_4
 (17 7)  (413 455)  (413 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (423 455)  (423 455)  routing T_8_28.lc_trk_g1_0 <X> T_8_28.input0_3
 (29 7)  (425 455)  (425 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (30 7)  (426 455)  (426 455)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_bram/ram/WDATA_4
 (37 7)  (433 455)  (433 455)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_4 sp4_h_r_22
 (8 8)  (404 456)  (404 456)  routing T_8_28.sp4_v_b_1 <X> T_8_28.sp4_h_r_7
 (9 8)  (405 456)  (405 456)  routing T_8_28.sp4_v_b_1 <X> T_8_28.sp4_h_r_7
 (10 8)  (406 456)  (406 456)  routing T_8_28.sp4_v_b_1 <X> T_8_28.sp4_h_r_7
 (17 8)  (413 456)  (413 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (418 456)  (418 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 456)  (419 456)  routing T_8_28.sp4_v_t_30 <X> T_8_28.lc_trk_g2_3
 (24 8)  (420 456)  (420 456)  routing T_8_28.sp4_v_t_30 <X> T_8_28.lc_trk_g2_3
 (27 8)  (423 456)  (423 456)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 456)  (426 456)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.wire_bram/ram/WDATA_3
 (36 8)  (432 456)  (432 456)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (17 9)  (413 457)  (413 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (418 457)  (418 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 457)  (422 457)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input0_4
 (28 9)  (424 457)  (424 457)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input0_4
 (29 9)  (425 457)  (425 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (28 10)  (424 458)  (424 458)  routing T_8_28.lc_trk_g2_0 <X> T_8_28.wire_bram/ram/WDATA_2
 (29 10)  (425 458)  (425 458)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_2
 (14 11)  (410 459)  (410 459)  routing T_8_28.sp4_h_l_17 <X> T_8_28.lc_trk_g2_4
 (15 11)  (411 459)  (411 459)  routing T_8_28.sp4_h_l_17 <X> T_8_28.lc_trk_g2_4
 (16 11)  (412 459)  (412 459)  routing T_8_28.sp4_h_l_17 <X> T_8_28.lc_trk_g2_4
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (422 459)  (422 459)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.input0_5
 (28 11)  (424 459)  (424 459)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.input0_5
 (29 11)  (425 459)  (425 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (37 11)  (433 459)  (433 459)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (3 12)  (399 460)  (399 460)  routing T_8_28.sp12_v_b_1 <X> T_8_28.sp12_h_r_1
 (17 12)  (413 460)  (413 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (421 460)  (421 460)  routing T_8_28.sp4_v_b_26 <X> T_8_28.lc_trk_g3_2
 (26 12)  (422 460)  (422 460)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input0_6
 (27 12)  (423 460)  (423 460)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_bram/ram/WDATA_1
 (29 12)  (425 460)  (425 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_1
 (3 13)  (399 461)  (399 461)  routing T_8_28.sp12_v_b_1 <X> T_8_28.sp12_h_r_1
 (22 13)  (418 461)  (418 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (419 461)  (419 461)  routing T_8_28.sp4_v_b_26 <X> T_8_28.lc_trk_g3_2
 (26 13)  (422 461)  (422 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input0_6
 (27 13)  (423 461)  (423 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input0_6
 (28 13)  (424 461)  (424 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input0_6
 (29 13)  (425 461)  (425 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (30 13)  (426 461)  (426 461)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_bram/ram/WDATA_1
 (36 13)  (432 461)  (432 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 462)  (413 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (417 462)  (417 462)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (22 14)  (418 462)  (418 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 462)  (419 462)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (26 14)  (422 462)  (422 462)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.input0_7
 (27 14)  (423 462)  (423 462)  routing T_8_28.lc_trk_g3_1 <X> T_8_28.wire_bram/ram/WDATA_0
 (28 14)  (424 462)  (424 462)  routing T_8_28.lc_trk_g3_1 <X> T_8_28.wire_bram/ram/WDATA_0
 (29 14)  (425 462)  (425 462)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_0
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (18 15)  (414 463)  (414 463)  routing T_8_28.sp4_r_v_b_45 <X> T_8_28.lc_trk_g3_5
 (21 15)  (417 463)  (417 463)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (26 15)  (422 463)  (422 463)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.input0_7
 (29 15)  (425 463)  (425 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (37 15)  (433 463)  (433 463)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_0 sp4_h_r_30


LogicTile_9_28

 (25 0)  (463 448)  (463 448)  routing T_9_28.sp4_v_b_2 <X> T_9_28.lc_trk_g0_2
 (22 1)  (460 449)  (460 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (461 449)  (461 449)  routing T_9_28.sp4_v_b_2 <X> T_9_28.lc_trk_g0_2
 (1 2)  (439 450)  (439 450)  routing T_9_28.glb_netwk_5 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (438 451)  (438 451)  routing T_9_28.glb_netwk_5 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (0 4)  (438 452)  (438 452)  routing T_9_28.glb_netwk_7 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (1 4)  (439 452)  (439 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (26 4)  (464 452)  (464 452)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 452)  (465 452)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 452)  (466 452)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 452)  (467 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 452)  (469 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 452)  (471 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 452)  (472 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (37 4)  (475 452)  (475 452)  LC_2 Logic Functioning bit
 (38 4)  (476 452)  (476 452)  LC_2 Logic Functioning bit
 (39 4)  (477 452)  (477 452)  LC_2 Logic Functioning bit
 (41 4)  (479 452)  (479 452)  LC_2 Logic Functioning bit
 (43 4)  (481 452)  (481 452)  LC_2 Logic Functioning bit
 (45 4)  (483 452)  (483 452)  LC_2 Logic Functioning bit
 (0 5)  (438 453)  (438 453)  routing T_9_28.glb_netwk_7 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (26 5)  (464 453)  (464 453)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 453)  (465 453)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 453)  (466 453)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 453)  (468 453)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 453)  (469 453)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 453)  (470 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 453)  (473 453)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.input_2_2
 (36 5)  (474 453)  (474 453)  LC_2 Logic Functioning bit
 (37 5)  (475 453)  (475 453)  LC_2 Logic Functioning bit
 (38 5)  (476 453)  (476 453)  LC_2 Logic Functioning bit
 (39 5)  (477 453)  (477 453)  LC_2 Logic Functioning bit
 (41 5)  (479 453)  (479 453)  LC_2 Logic Functioning bit
 (42 5)  (480 453)  (480 453)  LC_2 Logic Functioning bit
 (43 5)  (481 453)  (481 453)  LC_2 Logic Functioning bit
 (45 5)  (483 453)  (483 453)  LC_2 Logic Functioning bit
 (48 5)  (486 453)  (486 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 8)  (441 456)  (441 456)  routing T_9_28.sp12_h_r_1 <X> T_9_28.sp12_v_b_1
 (3 9)  (441 457)  (441 457)  routing T_9_28.sp12_h_r_1 <X> T_9_28.sp12_v_b_1
 (25 12)  (463 460)  (463 460)  routing T_9_28.rgt_op_2 <X> T_9_28.lc_trk_g3_2
 (22 13)  (460 461)  (460 461)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 461)  (462 461)  routing T_9_28.rgt_op_2 <X> T_9_28.lc_trk_g3_2
 (0 14)  (438 462)  (438 462)  routing T_9_28.glb_netwk_6 <X> T_9_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 462)  (439 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (440 462)  (440 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (21 14)  (459 462)  (459 462)  routing T_9_28.sp4_v_t_18 <X> T_9_28.lc_trk_g3_7
 (22 14)  (460 462)  (460 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 462)  (461 462)  routing T_9_28.sp4_v_t_18 <X> T_9_28.lc_trk_g3_7
 (25 14)  (463 462)  (463 462)  routing T_9_28.rgt_op_6 <X> T_9_28.lc_trk_g3_6
 (0 15)  (438 463)  (438 463)  routing T_9_28.glb_netwk_6 <X> T_9_28.wire_logic_cluster/lc_7/s_r
 (22 15)  (460 463)  (460 463)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 463)  (462 463)  routing T_9_28.rgt_op_6 <X> T_9_28.lc_trk_g3_6


LogicTile_10_28

 (4 0)  (496 448)  (496 448)  routing T_10_28.sp4_h_l_43 <X> T_10_28.sp4_v_b_0
 (6 0)  (498 448)  (498 448)  routing T_10_28.sp4_h_l_43 <X> T_10_28.sp4_v_b_0
 (5 1)  (497 449)  (497 449)  routing T_10_28.sp4_h_l_43 <X> T_10_28.sp4_v_b_0
 (10 1)  (502 449)  (502 449)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_v_b_1
 (1 2)  (493 450)  (493 450)  routing T_10_28.glb_netwk_5 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (506 450)  (506 450)  routing T_10_28.wire_logic_cluster/lc_4/out <X> T_10_28.lc_trk_g0_4
 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_5 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (1 3)  (493 451)  (493 451)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (17 3)  (509 451)  (509 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (492 452)  (492 452)  routing T_10_28.glb_netwk_7 <X> T_10_28.wire_logic_cluster/lc_7/cen
 (1 4)  (493 452)  (493 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (16 4)  (508 452)  (508 452)  routing T_10_28.sp4_v_b_9 <X> T_10_28.lc_trk_g1_1
 (17 4)  (509 452)  (509 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 452)  (510 452)  routing T_10_28.sp4_v_b_9 <X> T_10_28.lc_trk_g1_1
 (26 4)  (518 452)  (518 452)  routing T_10_28.lc_trk_g0_4 <X> T_10_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 452)  (519 452)  routing T_10_28.lc_trk_g1_2 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 452)  (521 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 452)  (524 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 452)  (525 452)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 452)  (528 452)  LC_2 Logic Functioning bit
 (37 4)  (529 452)  (529 452)  LC_2 Logic Functioning bit
 (38 4)  (530 452)  (530 452)  LC_2 Logic Functioning bit
 (41 4)  (533 452)  (533 452)  LC_2 Logic Functioning bit
 (43 4)  (535 452)  (535 452)  LC_2 Logic Functioning bit
 (0 5)  (492 453)  (492 453)  routing T_10_28.glb_netwk_7 <X> T_10_28.wire_logic_cluster/lc_7/cen
 (14 5)  (506 453)  (506 453)  routing T_10_28.sp4_r_v_b_24 <X> T_10_28.lc_trk_g1_0
 (17 5)  (509 453)  (509 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (510 453)  (510 453)  routing T_10_28.sp4_v_b_9 <X> T_10_28.lc_trk_g1_1
 (22 5)  (514 453)  (514 453)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (515 453)  (515 453)  routing T_10_28.sp12_h_r_10 <X> T_10_28.lc_trk_g1_2
 (29 5)  (521 453)  (521 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 453)  (522 453)  routing T_10_28.lc_trk_g1_2 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 453)  (523 453)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 453)  (524 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 453)  (525 453)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.input_2_2
 (34 5)  (526 453)  (526 453)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.input_2_2
 (36 5)  (528 453)  (528 453)  LC_2 Logic Functioning bit
 (37 5)  (529 453)  (529 453)  LC_2 Logic Functioning bit
 (14 6)  (506 454)  (506 454)  routing T_10_28.sp4_v_b_4 <X> T_10_28.lc_trk_g1_4
 (15 6)  (507 454)  (507 454)  routing T_10_28.sp12_h_r_5 <X> T_10_28.lc_trk_g1_5
 (17 6)  (509 454)  (509 454)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (510 454)  (510 454)  routing T_10_28.sp12_h_r_5 <X> T_10_28.lc_trk_g1_5
 (22 6)  (514 454)  (514 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 454)  (515 454)  routing T_10_28.sp4_v_b_23 <X> T_10_28.lc_trk_g1_7
 (24 6)  (516 454)  (516 454)  routing T_10_28.sp4_v_b_23 <X> T_10_28.lc_trk_g1_7
 (27 6)  (519 454)  (519 454)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 454)  (520 454)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 454)  (521 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 454)  (526 454)  routing T_10_28.lc_trk_g1_1 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 454)  (528 454)  LC_3 Logic Functioning bit
 (38 6)  (530 454)  (530 454)  LC_3 Logic Functioning bit
 (41 6)  (533 454)  (533 454)  LC_3 Logic Functioning bit
 (42 6)  (534 454)  (534 454)  LC_3 Logic Functioning bit
 (43 6)  (535 454)  (535 454)  LC_3 Logic Functioning bit
 (16 7)  (508 455)  (508 455)  routing T_10_28.sp4_v_b_4 <X> T_10_28.lc_trk_g1_4
 (17 7)  (509 455)  (509 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (510 455)  (510 455)  routing T_10_28.sp12_h_r_5 <X> T_10_28.lc_trk_g1_5
 (28 7)  (520 455)  (520 455)  routing T_10_28.lc_trk_g2_1 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 455)  (521 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 455)  (522 455)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 455)  (524 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (526 455)  (526 455)  routing T_10_28.lc_trk_g1_0 <X> T_10_28.input_2_3
 (36 7)  (528 455)  (528 455)  LC_3 Logic Functioning bit
 (37 7)  (529 455)  (529 455)  LC_3 Logic Functioning bit
 (38 7)  (530 455)  (530 455)  LC_3 Logic Functioning bit
 (39 7)  (531 455)  (531 455)  LC_3 Logic Functioning bit
 (40 7)  (532 455)  (532 455)  LC_3 Logic Functioning bit
 (41 7)  (533 455)  (533 455)  LC_3 Logic Functioning bit
 (42 7)  (534 455)  (534 455)  LC_3 Logic Functioning bit
 (43 7)  (535 455)  (535 455)  LC_3 Logic Functioning bit
 (15 8)  (507 456)  (507 456)  routing T_10_28.rgt_op_1 <X> T_10_28.lc_trk_g2_1
 (17 8)  (509 456)  (509 456)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 456)  (510 456)  routing T_10_28.rgt_op_1 <X> T_10_28.lc_trk_g2_1
 (22 8)  (514 456)  (514 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 456)  (515 456)  routing T_10_28.sp4_h_r_27 <X> T_10_28.lc_trk_g2_3
 (24 8)  (516 456)  (516 456)  routing T_10_28.sp4_h_r_27 <X> T_10_28.lc_trk_g2_3
 (26 8)  (518 456)  (518 456)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 456)  (519 456)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 456)  (521 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 456)  (522 456)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 456)  (523 456)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 456)  (524 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 456)  (525 456)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 456)  (526 456)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (42 8)  (534 456)  (534 456)  LC_4 Logic Functioning bit
 (45 8)  (537 456)  (537 456)  LC_4 Logic Functioning bit
 (50 8)  (542 456)  (542 456)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (513 457)  (513 457)  routing T_10_28.sp4_h_r_27 <X> T_10_28.lc_trk_g2_3
 (26 9)  (518 457)  (518 457)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 457)  (519 457)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 457)  (521 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 457)  (529 457)  LC_4 Logic Functioning bit
 (39 9)  (531 457)  (531 457)  LC_4 Logic Functioning bit
 (42 9)  (534 457)  (534 457)  LC_4 Logic Functioning bit
 (45 9)  (537 457)  (537 457)  LC_4 Logic Functioning bit
 (46 9)  (538 457)  (538 457)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (543 457)  (543 457)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (508 458)  (508 458)  routing T_10_28.sp4_v_b_37 <X> T_10_28.lc_trk_g2_5
 (17 10)  (509 458)  (509 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 458)  (510 458)  routing T_10_28.sp4_v_b_37 <X> T_10_28.lc_trk_g2_5
 (22 10)  (514 458)  (514 458)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 458)  (515 458)  routing T_10_28.sp12_v_t_12 <X> T_10_28.lc_trk_g2_7
 (26 10)  (518 458)  (518 458)  routing T_10_28.lc_trk_g2_5 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 458)  (519 458)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 458)  (521 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 458)  (522 458)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 458)  (526 458)  routing T_10_28.lc_trk_g1_1 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 458)  (527 458)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.input_2_5
 (36 10)  (528 458)  (528 458)  LC_5 Logic Functioning bit
 (41 10)  (533 458)  (533 458)  LC_5 Logic Functioning bit
 (43 10)  (535 458)  (535 458)  LC_5 Logic Functioning bit
 (3 11)  (495 459)  (495 459)  routing T_10_28.sp12_v_b_1 <X> T_10_28.sp12_h_l_22
 (18 11)  (510 459)  (510 459)  routing T_10_28.sp4_v_b_37 <X> T_10_28.lc_trk_g2_5
 (28 11)  (520 459)  (520 459)  routing T_10_28.lc_trk_g2_5 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 459)  (521 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 459)  (524 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 459)  (525 459)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.input_2_5
 (35 11)  (527 459)  (527 459)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.input_2_5
 (36 11)  (528 459)  (528 459)  LC_5 Logic Functioning bit
 (40 11)  (532 459)  (532 459)  LC_5 Logic Functioning bit
 (42 11)  (534 459)  (534 459)  LC_5 Logic Functioning bit
 (43 11)  (535 459)  (535 459)  LC_5 Logic Functioning bit
 (47 11)  (539 459)  (539 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 12)  (500 460)  (500 460)  routing T_10_28.sp4_h_l_39 <X> T_10_28.sp4_h_r_10
 (10 12)  (502 460)  (502 460)  routing T_10_28.sp4_h_l_39 <X> T_10_28.sp4_h_r_10
 (15 12)  (507 460)  (507 460)  routing T_10_28.sp4_h_r_25 <X> T_10_28.lc_trk_g3_1
 (16 12)  (508 460)  (508 460)  routing T_10_28.sp4_h_r_25 <X> T_10_28.lc_trk_g3_1
 (17 12)  (509 460)  (509 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (513 460)  (513 460)  routing T_10_28.rgt_op_3 <X> T_10_28.lc_trk_g3_3
 (22 12)  (514 460)  (514 460)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 460)  (516 460)  routing T_10_28.rgt_op_3 <X> T_10_28.lc_trk_g3_3
 (26 12)  (518 460)  (518 460)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (31 12)  (523 460)  (523 460)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 460)  (526 460)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (42 12)  (534 460)  (534 460)  LC_6 Logic Functioning bit
 (50 12)  (542 460)  (542 460)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (510 461)  (510 461)  routing T_10_28.sp4_h_r_25 <X> T_10_28.lc_trk_g3_1
 (26 13)  (518 461)  (518 461)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 461)  (519 461)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 461)  (520 461)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 461)  (521 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (43 13)  (535 461)  (535 461)  LC_6 Logic Functioning bit
 (0 14)  (492 462)  (492 462)  routing T_10_28.glb_netwk_6 <X> T_10_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 462)  (493 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 462)  (496 462)  routing T_10_28.sp4_v_b_9 <X> T_10_28.sp4_v_t_44
 (14 14)  (506 462)  (506 462)  routing T_10_28.sp4_v_t_17 <X> T_10_28.lc_trk_g3_4
 (21 14)  (513 462)  (513 462)  routing T_10_28.sp4_h_r_39 <X> T_10_28.lc_trk_g3_7
 (22 14)  (514 462)  (514 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 462)  (515 462)  routing T_10_28.sp4_h_r_39 <X> T_10_28.lc_trk_g3_7
 (24 14)  (516 462)  (516 462)  routing T_10_28.sp4_h_r_39 <X> T_10_28.lc_trk_g3_7
 (0 15)  (492 463)  (492 463)  routing T_10_28.glb_netwk_6 <X> T_10_28.wire_logic_cluster/lc_7/s_r
 (16 15)  (508 463)  (508 463)  routing T_10_28.sp4_v_t_17 <X> T_10_28.lc_trk_g3_4
 (17 15)  (509 463)  (509 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_11_28

 (5 0)  (551 448)  (551 448)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_h_r_0
 (14 0)  (560 448)  (560 448)  routing T_11_28.sp4_v_b_0 <X> T_11_28.lc_trk_g0_0
 (21 0)  (567 448)  (567 448)  routing T_11_28.wire_logic_cluster/lc_3/out <X> T_11_28.lc_trk_g0_3
 (22 0)  (568 448)  (568 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (575 448)  (575 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 448)  (576 448)  routing T_11_28.lc_trk_g0_5 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 448)  (577 448)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 448)  (580 448)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 448)  (582 448)  LC_0 Logic Functioning bit
 (37 0)  (583 448)  (583 448)  LC_0 Logic Functioning bit
 (38 0)  (584 448)  (584 448)  LC_0 Logic Functioning bit
 (41 0)  (587 448)  (587 448)  LC_0 Logic Functioning bit
 (43 0)  (589 448)  (589 448)  LC_0 Logic Functioning bit
 (4 1)  (550 449)  (550 449)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_h_r_0
 (6 1)  (552 449)  (552 449)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_h_r_0
 (16 1)  (562 449)  (562 449)  routing T_11_28.sp4_v_b_0 <X> T_11_28.lc_trk_g0_0
 (17 1)  (563 449)  (563 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (29 1)  (575 449)  (575 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 449)  (577 449)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 449)  (578 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 449)  (579 449)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.input_2_0
 (35 1)  (581 449)  (581 449)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.input_2_0
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (37 1)  (583 449)  (583 449)  LC_0 Logic Functioning bit
 (1 2)  (547 450)  (547 450)  routing T_11_28.glb_netwk_5 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (16 2)  (562 450)  (562 450)  routing T_11_28.sp4_v_b_13 <X> T_11_28.lc_trk_g0_5
 (17 2)  (563 450)  (563 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 450)  (564 450)  routing T_11_28.sp4_v_b_13 <X> T_11_28.lc_trk_g0_5
 (25 2)  (571 450)  (571 450)  routing T_11_28.sp4_h_r_14 <X> T_11_28.lc_trk_g0_6
 (26 2)  (572 450)  (572 450)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 450)  (580 450)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 450)  (581 450)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.input_2_1
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (37 2)  (583 450)  (583 450)  LC_1 Logic Functioning bit
 (38 2)  (584 450)  (584 450)  LC_1 Logic Functioning bit
 (41 2)  (587 450)  (587 450)  LC_1 Logic Functioning bit
 (43 2)  (589 450)  (589 450)  LC_1 Logic Functioning bit
 (0 3)  (546 451)  (546 451)  routing T_11_28.glb_netwk_5 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (18 3)  (564 451)  (564 451)  routing T_11_28.sp4_v_b_13 <X> T_11_28.lc_trk_g0_5
 (22 3)  (568 451)  (568 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 451)  (569 451)  routing T_11_28.sp4_h_r_14 <X> T_11_28.lc_trk_g0_6
 (24 3)  (570 451)  (570 451)  routing T_11_28.sp4_h_r_14 <X> T_11_28.lc_trk_g0_6
 (28 3)  (574 451)  (574 451)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 451)  (575 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 451)  (577 451)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 451)  (578 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (579 451)  (579 451)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.input_2_1
 (35 3)  (581 451)  (581 451)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.input_2_1
 (36 3)  (582 451)  (582 451)  LC_1 Logic Functioning bit
 (37 3)  (583 451)  (583 451)  LC_1 Logic Functioning bit
 (0 4)  (546 452)  (546 452)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (1 4)  (547 452)  (547 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (551 452)  (551 452)  routing T_11_28.sp4_h_l_37 <X> T_11_28.sp4_h_r_3
 (16 4)  (562 452)  (562 452)  routing T_11_28.sp4_v_b_9 <X> T_11_28.lc_trk_g1_1
 (17 4)  (563 452)  (563 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (564 452)  (564 452)  routing T_11_28.sp4_v_b_9 <X> T_11_28.lc_trk_g1_1
 (21 4)  (567 452)  (567 452)  routing T_11_28.sp4_v_b_3 <X> T_11_28.lc_trk_g1_3
 (22 4)  (568 452)  (568 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (569 452)  (569 452)  routing T_11_28.sp4_v_b_3 <X> T_11_28.lc_trk_g1_3
 (26 4)  (572 452)  (572 452)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 452)  (575 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 452)  (577 452)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 452)  (578 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 452)  (580 452)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 452)  (582 452)  LC_2 Logic Functioning bit
 (37 4)  (583 452)  (583 452)  LC_2 Logic Functioning bit
 (38 4)  (584 452)  (584 452)  LC_2 Logic Functioning bit
 (41 4)  (587 452)  (587 452)  LC_2 Logic Functioning bit
 (42 4)  (588 452)  (588 452)  LC_2 Logic Functioning bit
 (43 4)  (589 452)  (589 452)  LC_2 Logic Functioning bit
 (45 4)  (591 452)  (591 452)  LC_2 Logic Functioning bit
 (50 4)  (596 452)  (596 452)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 453)  (546 453)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (1 5)  (547 453)  (547 453)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (4 5)  (550 453)  (550 453)  routing T_11_28.sp4_h_l_37 <X> T_11_28.sp4_h_r_3
 (18 5)  (564 453)  (564 453)  routing T_11_28.sp4_v_b_9 <X> T_11_28.lc_trk_g1_1
 (26 5)  (572 453)  (572 453)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 453)  (574 453)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 453)  (575 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 453)  (576 453)  routing T_11_28.lc_trk_g0_3 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 453)  (582 453)  LC_2 Logic Functioning bit
 (37 5)  (583 453)  (583 453)  LC_2 Logic Functioning bit
 (38 5)  (584 453)  (584 453)  LC_2 Logic Functioning bit
 (40 5)  (586 453)  (586 453)  LC_2 Logic Functioning bit
 (41 5)  (587 453)  (587 453)  LC_2 Logic Functioning bit
 (42 5)  (588 453)  (588 453)  LC_2 Logic Functioning bit
 (43 5)  (589 453)  (589 453)  LC_2 Logic Functioning bit
 (45 5)  (591 453)  (591 453)  LC_2 Logic Functioning bit
 (51 5)  (597 453)  (597 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (560 454)  (560 454)  routing T_11_28.sp4_v_b_4 <X> T_11_28.lc_trk_g1_4
 (26 6)  (572 454)  (572 454)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (32 6)  (578 454)  (578 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 454)  (580 454)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 454)  (582 454)  LC_3 Logic Functioning bit
 (38 6)  (584 454)  (584 454)  LC_3 Logic Functioning bit
 (16 7)  (562 455)  (562 455)  routing T_11_28.sp4_v_b_4 <X> T_11_28.lc_trk_g1_4
 (17 7)  (563 455)  (563 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (568 455)  (568 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 455)  (569 455)  routing T_11_28.sp4_v_b_22 <X> T_11_28.lc_trk_g1_6
 (24 7)  (570 455)  (570 455)  routing T_11_28.sp4_v_b_22 <X> T_11_28.lc_trk_g1_6
 (26 7)  (572 455)  (572 455)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 455)  (573 455)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 455)  (575 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 455)  (583 455)  LC_3 Logic Functioning bit
 (39 7)  (585 455)  (585 455)  LC_3 Logic Functioning bit
 (17 8)  (563 456)  (563 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (571 456)  (571 456)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g2_2
 (8 9)  (554 457)  (554 457)  routing T_11_28.sp4_h_l_36 <X> T_11_28.sp4_v_b_7
 (9 9)  (555 457)  (555 457)  routing T_11_28.sp4_h_l_36 <X> T_11_28.sp4_v_b_7
 (10 9)  (556 457)  (556 457)  routing T_11_28.sp4_h_l_36 <X> T_11_28.sp4_v_b_7
 (14 9)  (560 457)  (560 457)  routing T_11_28.sp4_r_v_b_32 <X> T_11_28.lc_trk_g2_0
 (17 9)  (563 457)  (563 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (564 457)  (564 457)  routing T_11_28.sp4_r_v_b_33 <X> T_11_28.lc_trk_g2_1
 (22 9)  (568 457)  (568 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 457)  (569 457)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g2_2
 (24 9)  (570 457)  (570 457)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g2_2
 (25 9)  (571 457)  (571 457)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g2_2
 (15 10)  (561 458)  (561 458)  routing T_11_28.sp4_h_l_24 <X> T_11_28.lc_trk_g2_5
 (16 10)  (562 458)  (562 458)  routing T_11_28.sp4_h_l_24 <X> T_11_28.lc_trk_g2_5
 (17 10)  (563 458)  (563 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (564 458)  (564 458)  routing T_11_28.sp4_h_l_24 <X> T_11_28.lc_trk_g2_5
 (21 10)  (567 458)  (567 458)  routing T_11_28.sp4_h_r_39 <X> T_11_28.lc_trk_g2_7
 (22 10)  (568 458)  (568 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (569 458)  (569 458)  routing T_11_28.sp4_h_r_39 <X> T_11_28.lc_trk_g2_7
 (24 10)  (570 458)  (570 458)  routing T_11_28.sp4_h_r_39 <X> T_11_28.lc_trk_g2_7
 (25 10)  (571 458)  (571 458)  routing T_11_28.sp4_v_b_30 <X> T_11_28.lc_trk_g2_6
 (13 11)  (559 459)  (559 459)  routing T_11_28.sp4_v_b_3 <X> T_11_28.sp4_h_l_45
 (22 11)  (568 459)  (568 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 459)  (569 459)  routing T_11_28.sp4_v_b_30 <X> T_11_28.lc_trk_g2_6
 (22 12)  (568 460)  (568 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (546 462)  (546 462)  routing T_11_28.glb_netwk_4 <X> T_11_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 462)  (547 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (572 462)  (572 462)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 462)  (575 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 462)  (576 462)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 462)  (578 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 462)  (579 462)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 462)  (583 462)  LC_7 Logic Functioning bit
 (40 14)  (586 462)  (586 462)  LC_7 Logic Functioning bit
 (42 14)  (588 462)  (588 462)  LC_7 Logic Functioning bit
 (45 14)  (591 462)  (591 462)  LC_7 Logic Functioning bit
 (52 14)  (598 462)  (598 462)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (573 463)  (573 463)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 463)  (575 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 463)  (576 463)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 463)  (578 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (579 463)  (579 463)  routing T_11_28.lc_trk_g2_1 <X> T_11_28.input_2_7
 (36 15)  (582 463)  (582 463)  LC_7 Logic Functioning bit
 (40 15)  (586 463)  (586 463)  LC_7 Logic Functioning bit
 (42 15)  (588 463)  (588 463)  LC_7 Logic Functioning bit
 (45 15)  (591 463)  (591 463)  LC_7 Logic Functioning bit


LogicTile_12_28

 (8 0)  (608 448)  (608 448)  routing T_12_28.sp4_v_b_1 <X> T_12_28.sp4_h_r_1
 (9 0)  (609 448)  (609 448)  routing T_12_28.sp4_v_b_1 <X> T_12_28.sp4_h_r_1
 (14 0)  (614 448)  (614 448)  routing T_12_28.wire_logic_cluster/lc_0/out <X> T_12_28.lc_trk_g0_0
 (27 0)  (627 448)  (627 448)  routing T_12_28.lc_trk_g3_0 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 448)  (628 448)  routing T_12_28.lc_trk_g3_0 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 448)  (629 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 448)  (631 448)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 448)  (632 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 448)  (636 448)  LC_0 Logic Functioning bit
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (41 0)  (641 448)  (641 448)  LC_0 Logic Functioning bit
 (43 0)  (643 448)  (643 448)  LC_0 Logic Functioning bit
 (17 1)  (617 449)  (617 449)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 449)  (629 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 449)  (636 449)  LC_0 Logic Functioning bit
 (38 1)  (638 449)  (638 449)  LC_0 Logic Functioning bit
 (40 1)  (640 449)  (640 449)  LC_0 Logic Functioning bit
 (42 1)  (642 449)  (642 449)  LC_0 Logic Functioning bit
 (52 1)  (652 449)  (652 449)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (17 2)  (617 450)  (617 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (4 3)  (604 451)  (604 451)  routing T_12_28.sp4_v_b_7 <X> T_12_28.sp4_h_l_37
 (18 3)  (618 451)  (618 451)  routing T_12_28.sp4_r_v_b_29 <X> T_12_28.lc_trk_g0_5
 (19 3)  (619 451)  (619 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (4 7)  (604 455)  (604 455)  routing T_12_28.sp4_v_b_10 <X> T_12_28.sp4_h_l_38
 (17 13)  (617 461)  (617 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_13_28

 (6 0)  (660 448)  (660 448)  routing T_13_28.sp4_h_r_7 <X> T_13_28.sp4_v_b_0
 (15 0)  (669 448)  (669 448)  routing T_13_28.sp4_v_b_17 <X> T_13_28.lc_trk_g0_1
 (16 0)  (670 448)  (670 448)  routing T_13_28.sp4_v_b_17 <X> T_13_28.lc_trk_g0_1
 (17 0)  (671 448)  (671 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (683 448)  (683 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 448)  (686 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 448)  (687 448)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 448)  (689 448)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.input_2_0
 (37 0)  (691 448)  (691 448)  LC_0 Logic Functioning bit
 (40 0)  (694 448)  (694 448)  LC_0 Logic Functioning bit
 (42 0)  (696 448)  (696 448)  LC_0 Logic Functioning bit
 (45 0)  (699 448)  (699 448)  LC_0 Logic Functioning bit
 (47 0)  (701 448)  (701 448)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (682 449)  (682 449)  routing T_13_28.lc_trk_g2_0 <X> T_13_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 449)  (683 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 449)  (685 449)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 449)  (686 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 449)  (687 449)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.input_2_0
 (37 1)  (691 449)  (691 449)  LC_0 Logic Functioning bit
 (41 1)  (695 449)  (695 449)  LC_0 Logic Functioning bit
 (43 1)  (697 449)  (697 449)  LC_0 Logic Functioning bit
 (45 1)  (699 449)  (699 449)  LC_0 Logic Functioning bit
 (1 2)  (655 450)  (655 450)  routing T_13_28.glb_netwk_5 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (2 2)  (656 450)  (656 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 450)  (668 450)  routing T_13_28.sp4_h_l_1 <X> T_13_28.lc_trk_g0_4
 (0 3)  (654 451)  (654 451)  routing T_13_28.glb_netwk_5 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (15 3)  (669 451)  (669 451)  routing T_13_28.sp4_h_l_1 <X> T_13_28.lc_trk_g0_4
 (16 3)  (670 451)  (670 451)  routing T_13_28.sp4_h_l_1 <X> T_13_28.lc_trk_g0_4
 (17 3)  (671 451)  (671 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (654 452)  (654 452)  routing T_13_28.lc_trk_g2_2 <X> T_13_28.wire_logic_cluster/lc_7/cen
 (1 4)  (655 452)  (655 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (680 452)  (680 452)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 452)  (683 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 452)  (686 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 452)  (687 452)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 452)  (691 452)  LC_2 Logic Functioning bit
 (40 4)  (694 452)  (694 452)  LC_2 Logic Functioning bit
 (42 4)  (696 452)  (696 452)  LC_2 Logic Functioning bit
 (45 4)  (699 452)  (699 452)  LC_2 Logic Functioning bit
 (46 4)  (700 452)  (700 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (655 453)  (655 453)  routing T_13_28.lc_trk_g2_2 <X> T_13_28.wire_logic_cluster/lc_7/cen
 (27 5)  (681 453)  (681 453)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 453)  (683 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 453)  (685 453)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 453)  (686 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (687 453)  (687 453)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.input_2_2
 (34 5)  (688 453)  (688 453)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.input_2_2
 (35 5)  (689 453)  (689 453)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.input_2_2
 (37 5)  (691 453)  (691 453)  LC_2 Logic Functioning bit
 (41 5)  (695 453)  (695 453)  LC_2 Logic Functioning bit
 (43 5)  (697 453)  (697 453)  LC_2 Logic Functioning bit
 (45 5)  (699 453)  (699 453)  LC_2 Logic Functioning bit
 (15 6)  (669 454)  (669 454)  routing T_13_28.sp4_v_b_21 <X> T_13_28.lc_trk_g1_5
 (16 6)  (670 454)  (670 454)  routing T_13_28.sp4_v_b_21 <X> T_13_28.lc_trk_g1_5
 (17 6)  (671 454)  (671 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 8)  (676 456)  (676 456)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 456)  (677 456)  routing T_13_28.sp12_v_b_11 <X> T_13_28.lc_trk_g2_3
 (25 8)  (679 456)  (679 456)  routing T_13_28.sp4_v_t_23 <X> T_13_28.lc_trk_g2_2
 (26 8)  (680 456)  (680 456)  routing T_13_28.lc_trk_g0_4 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 456)  (683 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 456)  (686 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 456)  (687 456)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 456)  (689 456)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.input_2_4
 (37 8)  (691 456)  (691 456)  LC_4 Logic Functioning bit
 (40 8)  (694 456)  (694 456)  LC_4 Logic Functioning bit
 (42 8)  (696 456)  (696 456)  LC_4 Logic Functioning bit
 (45 8)  (699 456)  (699 456)  LC_4 Logic Functioning bit
 (51 8)  (705 456)  (705 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (668 457)  (668 457)  routing T_13_28.sp12_v_b_16 <X> T_13_28.lc_trk_g2_0
 (16 9)  (670 457)  (670 457)  routing T_13_28.sp12_v_b_16 <X> T_13_28.lc_trk_g2_0
 (17 9)  (671 457)  (671 457)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (676 457)  (676 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 457)  (677 457)  routing T_13_28.sp4_v_t_23 <X> T_13_28.lc_trk_g2_2
 (25 9)  (679 457)  (679 457)  routing T_13_28.sp4_v_t_23 <X> T_13_28.lc_trk_g2_2
 (29 9)  (683 457)  (683 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 457)  (685 457)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 457)  (686 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (687 457)  (687 457)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.input_2_4
 (35 9)  (689 457)  (689 457)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.input_2_4
 (37 9)  (691 457)  (691 457)  LC_4 Logic Functioning bit
 (41 9)  (695 457)  (695 457)  LC_4 Logic Functioning bit
 (43 9)  (697 457)  (697 457)  LC_4 Logic Functioning bit
 (45 9)  (699 457)  (699 457)  LC_4 Logic Functioning bit
 (25 10)  (679 458)  (679 458)  routing T_13_28.sp12_v_b_6 <X> T_13_28.lc_trk_g2_6
 (14 11)  (668 459)  (668 459)  routing T_13_28.sp4_r_v_b_36 <X> T_13_28.lc_trk_g2_4
 (17 11)  (671 459)  (671 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 459)  (676 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (678 459)  (678 459)  routing T_13_28.sp12_v_b_6 <X> T_13_28.lc_trk_g2_6
 (25 11)  (679 459)  (679 459)  routing T_13_28.sp12_v_b_6 <X> T_13_28.lc_trk_g2_6
 (22 12)  (676 460)  (676 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 460)  (677 460)  routing T_13_28.sp4_h_r_27 <X> T_13_28.lc_trk_g3_3
 (24 12)  (678 460)  (678 460)  routing T_13_28.sp4_h_r_27 <X> T_13_28.lc_trk_g3_3
 (8 13)  (662 461)  (662 461)  routing T_13_28.sp4_h_l_41 <X> T_13_28.sp4_v_b_10
 (9 13)  (663 461)  (663 461)  routing T_13_28.sp4_h_l_41 <X> T_13_28.sp4_v_b_10
 (10 13)  (664 461)  (664 461)  routing T_13_28.sp4_h_l_41 <X> T_13_28.sp4_v_b_10
 (21 13)  (675 461)  (675 461)  routing T_13_28.sp4_h_r_27 <X> T_13_28.lc_trk_g3_3
 (0 14)  (654 462)  (654 462)  routing T_13_28.glb_netwk_4 <X> T_13_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 462)  (655 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_28

 (36 2)  (744 450)  (744 450)  LC_1 Logic Functioning bit
 (37 2)  (745 450)  (745 450)  LC_1 Logic Functioning bit
 (38 2)  (746 450)  (746 450)  LC_1 Logic Functioning bit
 (39 2)  (747 450)  (747 450)  LC_1 Logic Functioning bit
 (40 2)  (748 450)  (748 450)  LC_1 Logic Functioning bit
 (41 2)  (749 450)  (749 450)  LC_1 Logic Functioning bit
 (42 2)  (750 450)  (750 450)  LC_1 Logic Functioning bit
 (43 2)  (751 450)  (751 450)  LC_1 Logic Functioning bit
 (46 2)  (754 450)  (754 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (755 450)  (755 450)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (759 450)  (759 450)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (760 450)  (760 450)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (744 451)  (744 451)  LC_1 Logic Functioning bit
 (37 3)  (745 451)  (745 451)  LC_1 Logic Functioning bit
 (38 3)  (746 451)  (746 451)  LC_1 Logic Functioning bit
 (39 3)  (747 451)  (747 451)  LC_1 Logic Functioning bit
 (40 3)  (748 451)  (748 451)  LC_1 Logic Functioning bit
 (41 3)  (749 451)  (749 451)  LC_1 Logic Functioning bit
 (42 3)  (750 451)  (750 451)  LC_1 Logic Functioning bit
 (43 3)  (751 451)  (751 451)  LC_1 Logic Functioning bit
 (5 6)  (713 454)  (713 454)  routing T_14_28.sp4_v_b_3 <X> T_14_28.sp4_h_l_38
 (8 13)  (716 461)  (716 461)  routing T_14_28.sp4_h_l_47 <X> T_14_28.sp4_v_b_10
 (9 13)  (717 461)  (717 461)  routing T_14_28.sp4_h_l_47 <X> T_14_28.sp4_v_b_10


LogicTile_15_28

 (4 0)  (766 448)  (766 448)  routing T_15_28.sp4_h_l_37 <X> T_15_28.sp4_v_b_0
 (19 0)  (781 448)  (781 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (5 1)  (767 449)  (767 449)  routing T_15_28.sp4_h_l_37 <X> T_15_28.sp4_v_b_0


LogicTile_16_28

 (11 2)  (827 450)  (827 450)  routing T_16_28.sp4_h_l_44 <X> T_16_28.sp4_v_t_39


LogicTile_17_28

 (8 1)  (882 449)  (882 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (9 1)  (883 449)  (883 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (10 1)  (884 449)  (884 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1


LogicTile_21_28

 (19 4)  (1109 452)  (1109 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 5)  (1093 453)  (1093 453)  routing T_21_28.sp12_h_l_23 <X> T_21_28.sp12_h_r_0


LogicTile_27_28

 (2 4)  (1404 452)  (1404 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_28

 (8 11)  (1572 459)  (1572 459)  routing T_30_28.sp4_h_l_42 <X> T_30_28.sp4_v_t_42


IO_Tile_0_27

 (12 0)  (5 432)  (5 432)  routing T_0_27.span4_horz_25 <X> T_0_27.span4_vert_t_12


LogicTile_2_27

 (9 2)  (81 434)  (81 434)  routing T_2_27.sp4_h_r_10 <X> T_2_27.sp4_h_l_36
 (10 2)  (82 434)  (82 434)  routing T_2_27.sp4_h_r_10 <X> T_2_27.sp4_h_l_36


LogicTile_3_27

 (8 1)  (134 433)  (134 433)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_b_1
 (3 8)  (129 440)  (129 440)  routing T_3_27.sp12_h_r_1 <X> T_3_27.sp12_v_b_1
 (3 9)  (129 441)  (129 441)  routing T_3_27.sp12_h_r_1 <X> T_3_27.sp12_v_b_1


LogicTile_5_27

 (10 1)  (244 433)  (244 433)  routing T_5_27.sp4_h_r_8 <X> T_5_27.sp4_v_b_1
 (14 1)  (248 433)  (248 433)  routing T_5_27.sp4_r_v_b_35 <X> T_5_27.lc_trk_g0_0
 (17 1)  (251 433)  (251 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (1 2)  (235 434)  (235 434)  routing T_5_27.glb_netwk_5 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_5 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (0 4)  (234 436)  (234 436)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (1 4)  (235 436)  (235 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (248 436)  (248 436)  routing T_5_27.sp12_h_r_0 <X> T_5_27.lc_trk_g1_0
 (1 5)  (235 437)  (235 437)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (14 5)  (248 437)  (248 437)  routing T_5_27.sp12_h_r_0 <X> T_5_27.lc_trk_g1_0
 (15 5)  (249 437)  (249 437)  routing T_5_27.sp12_h_r_0 <X> T_5_27.lc_trk_g1_0
 (17 5)  (251 437)  (251 437)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 6)  (256 438)  (256 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 438)  (257 438)  routing T_5_27.sp12_h_l_12 <X> T_5_27.lc_trk_g1_7
 (26 6)  (260 438)  (260 438)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 438)  (263 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 438)  (265 438)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 438)  (268 438)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 438)  (271 438)  LC_3 Logic Functioning bit
 (39 6)  (273 438)  (273 438)  LC_3 Logic Functioning bit
 (40 6)  (274 438)  (274 438)  LC_3 Logic Functioning bit
 (42 6)  (276 438)  (276 438)  LC_3 Logic Functioning bit
 (43 6)  (277 438)  (277 438)  LC_3 Logic Functioning bit
 (45 6)  (279 438)  (279 438)  LC_3 Logic Functioning bit
 (52 6)  (286 438)  (286 438)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (261 439)  (261 439)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 439)  (262 439)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 439)  (263 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 439)  (265 439)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 439)  (266 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (268 439)  (268 439)  routing T_5_27.lc_trk_g1_0 <X> T_5_27.input_2_3
 (43 7)  (277 439)  (277 439)  LC_3 Logic Functioning bit
 (45 7)  (279 439)  (279 439)  LC_3 Logic Functioning bit
 (25 8)  (259 440)  (259 440)  routing T_5_27.sp4_h_r_42 <X> T_5_27.lc_trk_g2_2
 (22 9)  (256 441)  (256 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (257 441)  (257 441)  routing T_5_27.sp4_h_r_42 <X> T_5_27.lc_trk_g2_2
 (24 9)  (258 441)  (258 441)  routing T_5_27.sp4_h_r_42 <X> T_5_27.lc_trk_g2_2
 (25 9)  (259 441)  (259 441)  routing T_5_27.sp4_h_r_42 <X> T_5_27.lc_trk_g2_2
 (0 14)  (234 446)  (234 446)  routing T_5_27.glb_netwk_4 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 446)  (235 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (251 447)  (251 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_6_27

 (9 8)  (297 440)  (297 440)  routing T_6_27.sp4_v_t_42 <X> T_6_27.sp4_h_r_7
 (9 10)  (297 442)  (297 442)  routing T_6_27.sp4_v_b_7 <X> T_6_27.sp4_h_l_42
 (10 14)  (298 446)  (298 446)  routing T_6_27.sp4_v_b_5 <X> T_6_27.sp4_h_l_47


LogicTile_7_27

 (1 2)  (343 434)  (343 434)  routing T_7_27.glb_netwk_5 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (344 434)  (344 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (350 434)  (350 434)  routing T_7_27.sp4_h_r_1 <X> T_7_27.sp4_h_l_36
 (0 3)  (342 435)  (342 435)  routing T_7_27.glb_netwk_5 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (0 4)  (342 436)  (342 436)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/cen
 (1 4)  (343 436)  (343 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (22 4)  (364 436)  (364 436)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (366 436)  (366 436)  routing T_7_27.bot_op_3 <X> T_7_27.lc_trk_g1_3
 (0 5)  (342 437)  (342 437)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/cen
 (26 6)  (368 438)  (368 438)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 438)  (369 438)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 438)  (371 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 438)  (373 438)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 438)  (374 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 438)  (375 438)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 438)  (378 438)  LC_3 Logic Functioning bit
 (37 6)  (379 438)  (379 438)  LC_3 Logic Functioning bit
 (38 6)  (380 438)  (380 438)  LC_3 Logic Functioning bit
 (39 6)  (381 438)  (381 438)  LC_3 Logic Functioning bit
 (41 6)  (383 438)  (383 438)  LC_3 Logic Functioning bit
 (43 6)  (385 438)  (385 438)  LC_3 Logic Functioning bit
 (45 6)  (387 438)  (387 438)  LC_3 Logic Functioning bit
 (51 6)  (393 438)  (393 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (368 439)  (368 439)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 439)  (369 439)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 439)  (370 439)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 439)  (371 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 439)  (372 439)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 439)  (374 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (375 439)  (375 439)  routing T_7_27.lc_trk_g2_1 <X> T_7_27.input_2_3
 (36 7)  (378 439)  (378 439)  LC_3 Logic Functioning bit
 (37 7)  (379 439)  (379 439)  LC_3 Logic Functioning bit
 (38 7)  (380 439)  (380 439)  LC_3 Logic Functioning bit
 (39 7)  (381 439)  (381 439)  LC_3 Logic Functioning bit
 (41 7)  (383 439)  (383 439)  LC_3 Logic Functioning bit
 (42 7)  (384 439)  (384 439)  LC_3 Logic Functioning bit
 (43 7)  (385 439)  (385 439)  LC_3 Logic Functioning bit
 (45 7)  (387 439)  (387 439)  LC_3 Logic Functioning bit
 (46 7)  (388 439)  (388 439)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (393 439)  (393 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (358 440)  (358 440)  routing T_7_27.sp4_v_b_33 <X> T_7_27.lc_trk_g2_1
 (17 8)  (359 440)  (359 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (360 440)  (360 440)  routing T_7_27.sp4_v_b_33 <X> T_7_27.lc_trk_g2_1
 (18 9)  (360 441)  (360 441)  routing T_7_27.sp4_v_b_33 <X> T_7_27.lc_trk_g2_1
 (14 10)  (356 442)  (356 442)  routing T_7_27.sp4_h_r_44 <X> T_7_27.lc_trk_g2_4
 (14 11)  (356 443)  (356 443)  routing T_7_27.sp4_h_r_44 <X> T_7_27.lc_trk_g2_4
 (15 11)  (357 443)  (357 443)  routing T_7_27.sp4_h_r_44 <X> T_7_27.lc_trk_g2_4
 (16 11)  (358 443)  (358 443)  routing T_7_27.sp4_h_r_44 <X> T_7_27.lc_trk_g2_4
 (17 11)  (359 443)  (359 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (342 446)  (342 446)  routing T_7_27.glb_netwk_6 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 446)  (343 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 447)  (342 447)  routing T_7_27.glb_netwk_6 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (22 15)  (364 447)  (364 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (365 447)  (365 447)  routing T_7_27.sp12_v_t_21 <X> T_7_27.lc_trk_g3_6
 (25 15)  (367 447)  (367 447)  routing T_7_27.sp12_v_t_21 <X> T_7_27.lc_trk_g3_6


RAM_Tile_8_27

 (15 0)  (411 432)  (411 432)  routing T_8_27.sp4_v_t_4 <X> T_8_27.lc_trk_g0_1
 (16 0)  (412 432)  (412 432)  routing T_8_27.sp4_v_t_4 <X> T_8_27.lc_trk_g0_1
 (17 0)  (413 432)  (413 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_t_4 lc_trk_g0_1
 (22 0)  (418 432)  (418 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_t_6 lc_trk_g0_3
 (23 0)  (419 432)  (419 432)  routing T_8_27.sp4_v_t_6 <X> T_8_27.lc_trk_g0_3
 (24 0)  (420 432)  (420 432)  routing T_8_27.sp4_v_t_6 <X> T_8_27.lc_trk_g0_3
 (28 0)  (424 432)  (424 432)  routing T_8_27.lc_trk_g2_1 <X> T_8_27.wire_bram/ram/WDATA_15
 (29 0)  (425 432)  (425 432)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_15
 (39 0)  (435 432)  (435 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_bram/ram/RDATA_15 sp12_v_b_0
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_5 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (11 2)  (407 434)  (407 434)  routing T_8_27.sp4_v_b_11 <X> T_8_27.sp4_v_t_39
 (27 2)  (423 434)  (423 434)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/WDATA_14
 (29 2)  (425 434)  (425 434)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_5 wire_bram/ram/WDATA_14
 (30 2)  (426 434)  (426 434)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/WDATA_14
 (0 3)  (396 435)  (396 435)  routing T_8_27.glb_netwk_5 <X> T_8_27.wire_bram/ram/RCLK
 (12 3)  (408 435)  (408 435)  routing T_8_27.sp4_v_b_11 <X> T_8_27.sp4_v_t_39
 (39 3)  (435 435)  (435 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_14 sp4_v_t_7
 (14 4)  (410 436)  (410 436)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (17 4)  (413 436)  (413 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (417 436)  (417 436)  routing T_8_27.sp4_v_b_11 <X> T_8_27.lc_trk_g1_3
 (22 4)  (418 436)  (418 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (419 436)  (419 436)  routing T_8_27.sp4_v_b_11 <X> T_8_27.lc_trk_g1_3
 (29 4)  (425 436)  (425 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (37 4)  (433 436)  (433 436)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (15 5)  (411 437)  (411 437)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (16 5)  (412 437)  (412 437)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (17 5)  (413 437)  (413 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (414 437)  (414 437)  routing T_8_27.sp4_r_v_b_25 <X> T_8_27.lc_trk_g1_1
 (21 5)  (417 437)  (417 437)  routing T_8_27.sp4_v_b_11 <X> T_8_27.lc_trk_g1_3
 (28 5)  (424 437)  (424 437)  routing T_8_27.lc_trk_g2_0 <X> T_8_27.input0_2
 (29 5)  (425 437)  (425 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (30 5)  (426 437)  (426 437)  routing T_8_27.lc_trk_g0_3 <X> T_8_27.wire_bram/ram/WDATA_13
 (39 5)  (435 437)  (435 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (15 6)  (411 438)  (411 438)  routing T_8_27.sp4_v_t_8 <X> T_8_27.lc_trk_g1_5
 (16 6)  (412 438)  (412 438)  routing T_8_27.sp4_v_t_8 <X> T_8_27.lc_trk_g1_5
 (17 6)  (413 438)  (413 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (21 6)  (417 438)  (417 438)  routing T_8_27.sp4_v_t_2 <X> T_8_27.lc_trk_g1_7
 (22 6)  (418 438)  (418 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (419 438)  (419 438)  routing T_8_27.sp4_v_t_2 <X> T_8_27.lc_trk_g1_7
 (26 6)  (422 438)  (422 438)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.input0_3
 (27 6)  (423 438)  (423 438)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.wire_bram/ram/WDATA_12
 (29 6)  (425 438)  (425 438)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_7 wire_bram/ram/WDATA_12
 (30 6)  (426 438)  (426 438)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.wire_bram/ram/WDATA_12
 (39 6)  (435 438)  (435 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_bram/ram/RDATA_12 sp12_v_t_5
 (21 7)  (417 439)  (417 439)  routing T_8_27.sp4_v_t_2 <X> T_8_27.lc_trk_g1_7
 (28 7)  (424 439)  (424 439)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.input0_3
 (29 7)  (425 439)  (425 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (30 7)  (426 439)  (426 439)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.wire_bram/ram/WDATA_12
 (8 8)  (404 440)  (404 440)  routing T_8_27.sp4_v_b_1 <X> T_8_27.sp4_h_r_7
 (9 8)  (405 440)  (405 440)  routing T_8_27.sp4_v_b_1 <X> T_8_27.sp4_h_r_7
 (10 8)  (406 440)  (406 440)  routing T_8_27.sp4_v_b_1 <X> T_8_27.sp4_h_r_7
 (17 8)  (413 440)  (413 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (422 440)  (422 440)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_4
 (27 8)  (423 440)  (423 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_bram/ram/WDATA_11
 (28 8)  (424 440)  (424 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 440)  (426 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_bram/ram/WDATA_11
 (39 8)  (435 440)  (435 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (11 9)  (407 441)  (407 441)  routing T_8_27.sp4_h_l_45 <X> T_8_27.sp4_h_r_8
 (14 9)  (410 441)  (410 441)  routing T_8_27.sp12_v_b_16 <X> T_8_27.lc_trk_g2_0
 (16 9)  (412 441)  (412 441)  routing T_8_27.sp12_v_b_16 <X> T_8_27.lc_trk_g2_0
 (17 9)  (413 441)  (413 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (418 441)  (418 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 441)  (421 441)  routing T_8_27.sp4_r_v_b_34 <X> T_8_27.lc_trk_g2_2
 (26 9)  (422 441)  (422 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_4
 (27 9)  (423 441)  (423 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_4
 (28 9)  (424 441)  (424 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_4
 (29 9)  (425 441)  (425 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (6 10)  (402 442)  (402 442)  routing T_8_27.sp4_v_b_3 <X> T_8_27.sp4_v_t_43
 (17 10)  (413 442)  (413 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (417 442)  (417 442)  routing T_8_27.bnl_op_7 <X> T_8_27.lc_trk_g2_7
 (22 10)  (418 442)  (418 442)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (28 10)  (424 442)  (424 442)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.wire_bram/ram/WDATA_10
 (29 10)  (425 442)  (425 442)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (5 11)  (401 443)  (401 443)  routing T_8_27.sp4_v_b_3 <X> T_8_27.sp4_v_t_43
 (13 11)  (409 443)  (409 443)  routing T_8_27.sp4_v_b_3 <X> T_8_27.sp4_h_l_45
 (21 11)  (417 443)  (417 443)  routing T_8_27.bnl_op_7 <X> T_8_27.lc_trk_g2_7
 (27 11)  (423 443)  (423 443)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.input0_5
 (29 11)  (425 443)  (425 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (30 11)  (426 443)  (426 443)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.wire_bram/ram/WDATA_10
 (36 11)  (432 443)  (432 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_10 sp4_h_r_10
 (29 12)  (425 444)  (425 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_9
 (40 12)  (436 444)  (436 444)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_29
 (41 12)  (437 444)  (437 444)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_45
 (26 13)  (422 445)  (422 445)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.input0_6
 (27 13)  (423 445)  (423 445)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.input0_6
 (29 13)  (425 445)  (425 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (5 14)  (401 446)  (401 446)  routing T_8_27.sp4_h_r_6 <X> T_8_27.sp4_h_l_44
 (15 14)  (411 446)  (411 446)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g3_5
 (16 14)  (412 446)  (412 446)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g3_5
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (414 446)  (414 446)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g3_5
 (22 14)  (418 446)  (418 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (422 446)  (422 446)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input0_7
 (27 14)  (423 446)  (423 446)  routing T_8_27.lc_trk_g1_1 <X> T_8_27.wire_bram/ram/WDATA_8
 (29 14)  (425 446)  (425 446)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_8
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (4 15)  (400 447)  (400 447)  routing T_8_27.sp4_h_r_6 <X> T_8_27.sp4_h_l_44
 (15 15)  (411 447)  (411 447)  routing T_8_27.sp4_v_b_44 <X> T_8_27.lc_trk_g3_4
 (16 15)  (412 447)  (412 447)  routing T_8_27.sp4_v_b_44 <X> T_8_27.lc_trk_g3_4
 (17 15)  (413 447)  (413 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (18 15)  (414 447)  (414 447)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g3_5
 (26 15)  (422 447)  (422 447)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input0_7
 (28 15)  (424 447)  (424 447)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input0_7
 (29 15)  (425 447)  (425 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7


LogicTile_9_27

 (5 0)  (443 432)  (443 432)  routing T_9_27.sp4_v_t_37 <X> T_9_27.sp4_h_r_0
 (25 0)  (463 432)  (463 432)  routing T_9_27.sp12_h_r_2 <X> T_9_27.lc_trk_g0_2
 (27 0)  (465 432)  (465 432)  routing T_9_27.lc_trk_g1_0 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 432)  (471 432)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (41 0)  (479 432)  (479 432)  LC_0 Logic Functioning bit
 (43 0)  (481 432)  (481 432)  LC_0 Logic Functioning bit
 (45 0)  (483 432)  (483 432)  LC_0 Logic Functioning bit
 (47 0)  (485 432)  (485 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (486 432)  (486 432)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (453 433)  (453 433)  routing T_9_27.sp4_v_t_5 <X> T_9_27.lc_trk_g0_0
 (16 1)  (454 433)  (454 433)  routing T_9_27.sp4_v_t_5 <X> T_9_27.lc_trk_g0_0
 (17 1)  (455 433)  (455 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (460 433)  (460 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (462 433)  (462 433)  routing T_9_27.sp12_h_r_2 <X> T_9_27.lc_trk_g0_2
 (25 1)  (463 433)  (463 433)  routing T_9_27.sp12_h_r_2 <X> T_9_27.lc_trk_g0_2
 (41 1)  (479 433)  (479 433)  LC_0 Logic Functioning bit
 (43 1)  (481 433)  (481 433)  LC_0 Logic Functioning bit
 (45 1)  (483 433)  (483 433)  LC_0 Logic Functioning bit
 (1 2)  (439 434)  (439 434)  routing T_9_27.glb_netwk_5 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (2 2)  (440 434)  (440 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (449 434)  (449 434)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_v_t_39
 (0 3)  (438 435)  (438 435)  routing T_9_27.glb_netwk_5 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (12 3)  (450 435)  (450 435)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_v_t_39
 (1 4)  (439 436)  (439 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (441 436)  (441 436)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_h_r_0
 (12 4)  (450 436)  (450 436)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_h_r_5
 (14 4)  (452 436)  (452 436)  routing T_9_27.sp4_h_r_8 <X> T_9_27.lc_trk_g1_0
 (17 4)  (455 436)  (455 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (465 436)  (465 436)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 436)  (467 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 436)  (471 436)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (479 436)  (479 436)  LC_2 Logic Functioning bit
 (43 4)  (481 436)  (481 436)  LC_2 Logic Functioning bit
 (45 4)  (483 436)  (483 436)  LC_2 Logic Functioning bit
 (46 4)  (484 436)  (484 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (486 436)  (486 436)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (438 437)  (438 437)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/cen
 (3 5)  (441 437)  (441 437)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_h_r_0
 (11 5)  (449 437)  (449 437)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_h_r_5
 (13 5)  (451 437)  (451 437)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_h_r_5
 (15 5)  (453 437)  (453 437)  routing T_9_27.sp4_h_r_8 <X> T_9_27.lc_trk_g1_0
 (16 5)  (454 437)  (454 437)  routing T_9_27.sp4_h_r_8 <X> T_9_27.lc_trk_g1_0
 (17 5)  (455 437)  (455 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (460 437)  (460 437)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 437)  (461 437)  routing T_9_27.sp12_h_r_10 <X> T_9_27.lc_trk_g1_2
 (30 5)  (468 437)  (468 437)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (41 5)  (479 437)  (479 437)  LC_2 Logic Functioning bit
 (43 5)  (481 437)  (481 437)  LC_2 Logic Functioning bit
 (45 5)  (483 437)  (483 437)  LC_2 Logic Functioning bit
 (32 6)  (470 438)  (470 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (475 438)  (475 438)  LC_3 Logic Functioning bit
 (39 6)  (477 438)  (477 438)  LC_3 Logic Functioning bit
 (45 6)  (483 438)  (483 438)  LC_3 Logic Functioning bit
 (46 6)  (484 438)  (484 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (466 439)  (466 439)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 439)  (467 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 439)  (469 439)  routing T_9_27.lc_trk_g0_2 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 439)  (474 439)  LC_3 Logic Functioning bit
 (38 7)  (476 439)  (476 439)  LC_3 Logic Functioning bit
 (45 7)  (483 439)  (483 439)  LC_3 Logic Functioning bit
 (53 7)  (491 439)  (491 439)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (13 8)  (451 440)  (451 440)  routing T_9_27.sp4_v_t_45 <X> T_9_27.sp4_v_b_8
 (16 8)  (454 440)  (454 440)  routing T_9_27.sp12_v_t_6 <X> T_9_27.lc_trk_g2_1
 (17 8)  (455 440)  (455 440)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (32 8)  (470 440)  (470 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 440)  (471 440)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.wire_logic_cluster/lc_4/in_3
 (41 8)  (479 440)  (479 440)  LC_4 Logic Functioning bit
 (43 8)  (481 440)  (481 440)  LC_4 Logic Functioning bit
 (45 8)  (483 440)  (483 440)  LC_4 Logic Functioning bit
 (46 8)  (484 440)  (484 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (460 441)  (460 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (464 441)  (464 441)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 441)  (466 441)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 441)  (467 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (40 9)  (478 441)  (478 441)  LC_4 Logic Functioning bit
 (42 9)  (480 441)  (480 441)  LC_4 Logic Functioning bit
 (45 9)  (483 441)  (483 441)  LC_4 Logic Functioning bit
 (52 9)  (490 441)  (490 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (19 10)  (457 442)  (457 442)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (29 10)  (467 442)  (467 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (45 10)  (483 442)  (483 442)  LC_5 Logic Functioning bit
 (48 10)  (486 442)  (486 442)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (450 443)  (450 443)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_v_t_45
 (13 11)  (451 443)  (451 443)  routing T_9_27.sp4_v_b_3 <X> T_9_27.sp4_h_l_45
 (28 11)  (466 443)  (466 443)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 443)  (467 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 443)  (474 443)  LC_5 Logic Functioning bit
 (38 11)  (476 443)  (476 443)  LC_5 Logic Functioning bit
 (41 11)  (479 443)  (479 443)  LC_5 Logic Functioning bit
 (43 11)  (481 443)  (481 443)  LC_5 Logic Functioning bit
 (45 11)  (483 443)  (483 443)  LC_5 Logic Functioning bit
 (3 12)  (441 444)  (441 444)  routing T_9_27.sp12_v_b_1 <X> T_9_27.sp12_h_r_1
 (8 12)  (446 444)  (446 444)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_h_r_10
 (9 12)  (447 444)  (447 444)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_h_r_10
 (15 12)  (453 444)  (453 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (16 12)  (454 444)  (454 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (17 12)  (455 444)  (455 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 444)  (456 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 444)  (471 444)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 444)  (479 444)  LC_6 Logic Functioning bit
 (43 12)  (481 444)  (481 444)  LC_6 Logic Functioning bit
 (45 12)  (483 444)  (483 444)  LC_6 Logic Functioning bit
 (53 12)  (491 444)  (491 444)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (3 13)  (441 445)  (441 445)  routing T_9_27.sp12_v_b_1 <X> T_9_27.sp12_h_r_1
 (27 13)  (465 445)  (465 445)  routing T_9_27.lc_trk_g1_1 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 445)  (467 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (478 445)  (478 445)  LC_6 Logic Functioning bit
 (42 13)  (480 445)  (480 445)  LC_6 Logic Functioning bit
 (45 13)  (483 445)  (483 445)  LC_6 Logic Functioning bit
 (0 14)  (438 446)  (438 446)  routing T_9_27.glb_netwk_4 <X> T_9_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 446)  (439 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (470 446)  (470 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 446)  (471 446)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 446)  (472 446)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 446)  (475 446)  LC_7 Logic Functioning bit
 (39 14)  (477 446)  (477 446)  LC_7 Logic Functioning bit
 (45 14)  (483 446)  (483 446)  LC_7 Logic Functioning bit
 (53 14)  (491 446)  (491 446)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (28 15)  (466 447)  (466 447)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 447)  (474 447)  LC_7 Logic Functioning bit
 (38 15)  (476 447)  (476 447)  LC_7 Logic Functioning bit
 (45 15)  (483 447)  (483 447)  LC_7 Logic Functioning bit
 (46 15)  (484 447)  (484 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_27

 (5 0)  (497 432)  (497 432)  routing T_10_27.sp4_v_b_6 <X> T_10_27.sp4_h_r_0
 (14 0)  (506 432)  (506 432)  routing T_10_27.sp4_h_l_5 <X> T_10_27.lc_trk_g0_0
 (21 0)  (513 432)  (513 432)  routing T_10_27.sp4_v_b_3 <X> T_10_27.lc_trk_g0_3
 (22 0)  (514 432)  (514 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (515 432)  (515 432)  routing T_10_27.sp4_v_b_3 <X> T_10_27.lc_trk_g0_3
 (25 0)  (517 432)  (517 432)  routing T_10_27.sp4_h_r_10 <X> T_10_27.lc_trk_g0_2
 (27 0)  (519 432)  (519 432)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 432)  (525 432)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 432)  (529 432)  LC_0 Logic Functioning bit
 (39 0)  (531 432)  (531 432)  LC_0 Logic Functioning bit
 (4 1)  (496 433)  (496 433)  routing T_10_27.sp4_v_b_6 <X> T_10_27.sp4_h_r_0
 (6 1)  (498 433)  (498 433)  routing T_10_27.sp4_v_b_6 <X> T_10_27.sp4_h_r_0
 (14 1)  (506 433)  (506 433)  routing T_10_27.sp4_h_l_5 <X> T_10_27.lc_trk_g0_0
 (15 1)  (507 433)  (507 433)  routing T_10_27.sp4_h_l_5 <X> T_10_27.lc_trk_g0_0
 (16 1)  (508 433)  (508 433)  routing T_10_27.sp4_h_l_5 <X> T_10_27.lc_trk_g0_0
 (17 1)  (509 433)  (509 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (514 433)  (514 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 433)  (515 433)  routing T_10_27.sp4_h_r_10 <X> T_10_27.lc_trk_g0_2
 (24 1)  (516 433)  (516 433)  routing T_10_27.sp4_h_r_10 <X> T_10_27.lc_trk_g0_2
 (27 1)  (519 433)  (519 433)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 433)  (520 433)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 433)  (521 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 433)  (523 433)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (1 2)  (493 434)  (493 434)  routing T_10_27.glb_netwk_5 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (496 434)  (496 434)  routing T_10_27.sp4_h_r_6 <X> T_10_27.sp4_v_t_37
 (6 2)  (498 434)  (498 434)  routing T_10_27.sp4_h_r_6 <X> T_10_27.sp4_v_t_37
 (26 2)  (518 434)  (518 434)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 434)  (521 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 434)  (526 434)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 434)  (528 434)  LC_1 Logic Functioning bit
 (37 2)  (529 434)  (529 434)  LC_1 Logic Functioning bit
 (38 2)  (530 434)  (530 434)  LC_1 Logic Functioning bit
 (41 2)  (533 434)  (533 434)  LC_1 Logic Functioning bit
 (42 2)  (534 434)  (534 434)  LC_1 Logic Functioning bit
 (43 2)  (535 434)  (535 434)  LC_1 Logic Functioning bit
 (45 2)  (537 434)  (537 434)  LC_1 Logic Functioning bit
 (46 2)  (538 434)  (538 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (542 434)  (542 434)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (545 434)  (545 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 435)  (492 435)  routing T_10_27.glb_netwk_5 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (3 3)  (495 435)  (495 435)  routing T_10_27.sp12_v_b_0 <X> T_10_27.sp12_h_l_23
 (5 3)  (497 435)  (497 435)  routing T_10_27.sp4_h_r_6 <X> T_10_27.sp4_v_t_37
 (15 3)  (507 435)  (507 435)  routing T_10_27.sp4_v_t_9 <X> T_10_27.lc_trk_g0_4
 (16 3)  (508 435)  (508 435)  routing T_10_27.sp4_v_t_9 <X> T_10_27.lc_trk_g0_4
 (17 3)  (509 435)  (509 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (519 435)  (519 435)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 435)  (520 435)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 435)  (521 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 435)  (522 435)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 435)  (528 435)  LC_1 Logic Functioning bit
 (37 3)  (529 435)  (529 435)  LC_1 Logic Functioning bit
 (38 3)  (530 435)  (530 435)  LC_1 Logic Functioning bit
 (39 3)  (531 435)  (531 435)  LC_1 Logic Functioning bit
 (41 3)  (533 435)  (533 435)  LC_1 Logic Functioning bit
 (42 3)  (534 435)  (534 435)  LC_1 Logic Functioning bit
 (43 3)  (535 435)  (535 435)  LC_1 Logic Functioning bit
 (45 3)  (537 435)  (537 435)  LC_1 Logic Functioning bit
 (51 3)  (543 435)  (543 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (492 436)  (492 436)  routing T_10_27.glb_netwk_7 <X> T_10_27.wire_logic_cluster/lc_7/cen
 (1 4)  (493 436)  (493 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (500 436)  (500 436)  routing T_10_27.sp4_v_b_4 <X> T_10_27.sp4_h_r_4
 (9 4)  (501 436)  (501 436)  routing T_10_27.sp4_v_b_4 <X> T_10_27.sp4_h_r_4
 (17 4)  (509 436)  (509 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (0 5)  (492 437)  (492 437)  routing T_10_27.glb_netwk_7 <X> T_10_27.wire_logic_cluster/lc_7/cen
 (15 5)  (507 437)  (507 437)  routing T_10_27.sp4_v_t_5 <X> T_10_27.lc_trk_g1_0
 (16 5)  (508 437)  (508 437)  routing T_10_27.sp4_v_t_5 <X> T_10_27.lc_trk_g1_0
 (17 5)  (509 437)  (509 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (510 437)  (510 437)  routing T_10_27.sp4_r_v_b_25 <X> T_10_27.lc_trk_g1_1
 (4 6)  (496 438)  (496 438)  routing T_10_27.sp4_v_b_3 <X> T_10_27.sp4_v_t_38
 (22 6)  (514 438)  (514 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 438)  (516 438)  routing T_10_27.bot_op_7 <X> T_10_27.lc_trk_g1_7
 (26 6)  (518 438)  (518 438)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 438)  (520 438)  routing T_10_27.lc_trk_g2_0 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 438)  (523 438)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 438)  (527 438)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.input_2_3
 (36 6)  (528 438)  (528 438)  LC_3 Logic Functioning bit
 (38 6)  (530 438)  (530 438)  LC_3 Logic Functioning bit
 (41 6)  (533 438)  (533 438)  LC_3 Logic Functioning bit
 (42 6)  (534 438)  (534 438)  LC_3 Logic Functioning bit
 (43 6)  (535 438)  (535 438)  LC_3 Logic Functioning bit
 (22 7)  (514 439)  (514 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (518 439)  (518 439)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 439)  (520 439)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 439)  (524 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (526 439)  (526 439)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.input_2_3
 (35 7)  (527 439)  (527 439)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.input_2_3
 (42 7)  (534 439)  (534 439)  LC_3 Logic Functioning bit
 (43 7)  (535 439)  (535 439)  LC_3 Logic Functioning bit
 (51 7)  (543 439)  (543 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (500 440)  (500 440)  routing T_10_27.sp4_h_l_42 <X> T_10_27.sp4_h_r_7
 (16 8)  (508 440)  (508 440)  routing T_10_27.sp12_v_t_14 <X> T_10_27.lc_trk_g2_1
 (17 8)  (509 440)  (509 440)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (513 440)  (513 440)  routing T_10_27.wire_logic_cluster/lc_3/out <X> T_10_27.lc_trk_g2_3
 (22 8)  (514 440)  (514 440)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (521 440)  (521 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 440)  (524 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 440)  (525 440)  routing T_10_27.lc_trk_g2_1 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 440)  (528 440)  LC_4 Logic Functioning bit
 (37 8)  (529 440)  (529 440)  LC_4 Logic Functioning bit
 (38 8)  (530 440)  (530 440)  LC_4 Logic Functioning bit
 (41 8)  (533 440)  (533 440)  LC_4 Logic Functioning bit
 (42 8)  (534 440)  (534 440)  LC_4 Logic Functioning bit
 (43 8)  (535 440)  (535 440)  LC_4 Logic Functioning bit
 (50 8)  (542 440)  (542 440)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (500 441)  (500 441)  routing T_10_27.sp4_h_l_42 <X> T_10_27.sp4_v_b_7
 (9 9)  (501 441)  (501 441)  routing T_10_27.sp4_h_l_42 <X> T_10_27.sp4_v_b_7
 (14 9)  (506 441)  (506 441)  routing T_10_27.sp12_v_b_16 <X> T_10_27.lc_trk_g2_0
 (16 9)  (508 441)  (508 441)  routing T_10_27.sp12_v_b_16 <X> T_10_27.lc_trk_g2_0
 (17 9)  (509 441)  (509 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (510 441)  (510 441)  routing T_10_27.sp12_v_t_14 <X> T_10_27.lc_trk_g2_1
 (29 9)  (521 441)  (521 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 441)  (522 441)  routing T_10_27.lc_trk_g0_3 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 441)  (528 441)  LC_4 Logic Functioning bit
 (37 9)  (529 441)  (529 441)  LC_4 Logic Functioning bit
 (38 9)  (530 441)  (530 441)  LC_4 Logic Functioning bit
 (39 9)  (531 441)  (531 441)  LC_4 Logic Functioning bit
 (41 9)  (533 441)  (533 441)  LC_4 Logic Functioning bit
 (42 9)  (534 441)  (534 441)  LC_4 Logic Functioning bit
 (43 9)  (535 441)  (535 441)  LC_4 Logic Functioning bit
 (22 10)  (514 442)  (514 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (515 442)  (515 442)  routing T_10_27.sp4_h_r_31 <X> T_10_27.lc_trk_g2_7
 (24 10)  (516 442)  (516 442)  routing T_10_27.sp4_h_r_31 <X> T_10_27.lc_trk_g2_7
 (31 10)  (523 442)  (523 442)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 442)  (526 442)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 442)  (530 442)  LC_5 Logic Functioning bit
 (39 10)  (531 442)  (531 442)  LC_5 Logic Functioning bit
 (42 10)  (534 442)  (534 442)  LC_5 Logic Functioning bit
 (43 10)  (535 442)  (535 442)  LC_5 Logic Functioning bit
 (50 10)  (542 442)  (542 442)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (513 443)  (513 443)  routing T_10_27.sp4_h_r_31 <X> T_10_27.lc_trk_g2_7
 (31 11)  (523 443)  (523 443)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (38 11)  (530 443)  (530 443)  LC_5 Logic Functioning bit
 (39 11)  (531 443)  (531 443)  LC_5 Logic Functioning bit
 (42 11)  (534 443)  (534 443)  LC_5 Logic Functioning bit
 (43 11)  (535 443)  (535 443)  LC_5 Logic Functioning bit
 (15 12)  (507 444)  (507 444)  routing T_10_27.sp4_v_t_28 <X> T_10_27.lc_trk_g3_1
 (16 12)  (508 444)  (508 444)  routing T_10_27.sp4_v_t_28 <X> T_10_27.lc_trk_g3_1
 (17 12)  (509 444)  (509 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (492 446)  (492 446)  routing T_10_27.glb_netwk_6 <X> T_10_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 446)  (493 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 447)  (492 447)  routing T_10_27.glb_netwk_6 <X> T_10_27.wire_logic_cluster/lc_7/s_r
 (14 15)  (506 447)  (506 447)  routing T_10_27.sp4_r_v_b_44 <X> T_10_27.lc_trk_g3_4
 (17 15)  (509 447)  (509 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_11_27

 (22 0)  (568 432)  (568 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (6 1)  (552 433)  (552 433)  routing T_11_27.sp4_h_l_37 <X> T_11_27.sp4_h_r_0
 (14 1)  (560 433)  (560 433)  routing T_11_27.top_op_0 <X> T_11_27.lc_trk_g0_0
 (15 1)  (561 433)  (561 433)  routing T_11_27.top_op_0 <X> T_11_27.lc_trk_g0_0
 (17 1)  (563 433)  (563 433)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (1 2)  (547 434)  (547 434)  routing T_11_27.glb_netwk_5 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (554 434)  (554 434)  routing T_11_27.sp4_v_t_36 <X> T_11_27.sp4_h_l_36
 (9 2)  (555 434)  (555 434)  routing T_11_27.sp4_v_t_36 <X> T_11_27.sp4_h_l_36
 (26 2)  (572 434)  (572 434)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 434)  (573 434)  routing T_11_27.lc_trk_g1_5 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 434)  (575 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 434)  (576 434)  routing T_11_27.lc_trk_g1_5 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 434)  (580 434)  routing T_11_27.lc_trk_g1_1 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 434)  (581 434)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.input_2_1
 (36 2)  (582 434)  (582 434)  LC_1 Logic Functioning bit
 (41 2)  (587 434)  (587 434)  LC_1 Logic Functioning bit
 (43 2)  (589 434)  (589 434)  LC_1 Logic Functioning bit
 (0 3)  (546 435)  (546 435)  routing T_11_27.glb_netwk_5 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (27 3)  (573 435)  (573 435)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 435)  (574 435)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 435)  (575 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 435)  (578 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 435)  (579 435)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.input_2_1
 (36 3)  (582 435)  (582 435)  LC_1 Logic Functioning bit
 (40 3)  (586 435)  (586 435)  LC_1 Logic Functioning bit
 (42 3)  (588 435)  (588 435)  LC_1 Logic Functioning bit
 (43 3)  (589 435)  (589 435)  LC_1 Logic Functioning bit
 (51 3)  (597 435)  (597 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (546 436)  (546 436)  routing T_11_27.glb_netwk_7 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (1 4)  (547 436)  (547 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (3 4)  (549 436)  (549 436)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (5 4)  (551 436)  (551 436)  routing T_11_27.sp4_v_b_9 <X> T_11_27.sp4_h_r_3
 (15 4)  (561 436)  (561 436)  routing T_11_27.sp4_v_b_17 <X> T_11_27.lc_trk_g1_1
 (16 4)  (562 436)  (562 436)  routing T_11_27.sp4_v_b_17 <X> T_11_27.lc_trk_g1_1
 (17 4)  (563 436)  (563 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (28 4)  (574 436)  (574 436)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 436)  (575 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 436)  (578 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (588 436)  (588 436)  LC_2 Logic Functioning bit
 (50 4)  (596 436)  (596 436)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 437)  (546 437)  routing T_11_27.glb_netwk_7 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (3 5)  (549 437)  (549 437)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (4 5)  (550 437)  (550 437)  routing T_11_27.sp4_v_b_9 <X> T_11_27.sp4_h_r_3
 (6 5)  (552 437)  (552 437)  routing T_11_27.sp4_v_b_9 <X> T_11_27.sp4_h_r_3
 (15 5)  (561 437)  (561 437)  routing T_11_27.bot_op_0 <X> T_11_27.lc_trk_g1_0
 (17 5)  (563 437)  (563 437)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (30 5)  (576 437)  (576 437)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 437)  (577 437)  routing T_11_27.lc_trk_g0_3 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (42 5)  (588 437)  (588 437)  LC_2 Logic Functioning bit
 (16 6)  (562 438)  (562 438)  routing T_11_27.sp4_v_b_13 <X> T_11_27.lc_trk_g1_5
 (17 6)  (563 438)  (563 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 438)  (564 438)  routing T_11_27.sp4_v_b_13 <X> T_11_27.lc_trk_g1_5
 (28 6)  (574 438)  (574 438)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 438)  (575 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 438)  (576 438)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 438)  (577 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 438)  (578 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 438)  (579 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 438)  (580 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 438)  (582 438)  LC_3 Logic Functioning bit
 (37 6)  (583 438)  (583 438)  LC_3 Logic Functioning bit
 (38 6)  (584 438)  (584 438)  LC_3 Logic Functioning bit
 (41 6)  (587 438)  (587 438)  LC_3 Logic Functioning bit
 (42 6)  (588 438)  (588 438)  LC_3 Logic Functioning bit
 (43 6)  (589 438)  (589 438)  LC_3 Logic Functioning bit
 (45 6)  (591 438)  (591 438)  LC_3 Logic Functioning bit
 (47 6)  (593 438)  (593 438)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 438)  (596 438)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (598 438)  (598 438)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (564 439)  (564 439)  routing T_11_27.sp4_v_b_13 <X> T_11_27.lc_trk_g1_5
 (27 7)  (573 439)  (573 439)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 439)  (574 439)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 439)  (575 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 439)  (576 439)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 439)  (577 439)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 439)  (582 439)  LC_3 Logic Functioning bit
 (37 7)  (583 439)  (583 439)  LC_3 Logic Functioning bit
 (38 7)  (584 439)  (584 439)  LC_3 Logic Functioning bit
 (39 7)  (585 439)  (585 439)  LC_3 Logic Functioning bit
 (41 7)  (587 439)  (587 439)  LC_3 Logic Functioning bit
 (42 7)  (588 439)  (588 439)  LC_3 Logic Functioning bit
 (43 7)  (589 439)  (589 439)  LC_3 Logic Functioning bit
 (45 7)  (591 439)  (591 439)  LC_3 Logic Functioning bit
 (48 7)  (594 439)  (594 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (597 439)  (597 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (562 440)  (562 440)  routing T_11_27.sp4_v_b_33 <X> T_11_27.lc_trk_g2_1
 (17 8)  (563 440)  (563 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 440)  (564 440)  routing T_11_27.sp4_v_b_33 <X> T_11_27.lc_trk_g2_1
 (21 8)  (567 440)  (567 440)  routing T_11_27.sp12_v_t_0 <X> T_11_27.lc_trk_g2_3
 (22 8)  (568 440)  (568 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (570 440)  (570 440)  routing T_11_27.sp12_v_t_0 <X> T_11_27.lc_trk_g2_3
 (18 9)  (564 441)  (564 441)  routing T_11_27.sp4_v_b_33 <X> T_11_27.lc_trk_g2_1
 (21 9)  (567 441)  (567 441)  routing T_11_27.sp12_v_t_0 <X> T_11_27.lc_trk_g2_3
 (17 10)  (563 442)  (563 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (571 442)  (571 442)  routing T_11_27.rgt_op_6 <X> T_11_27.lc_trk_g2_6
 (29 10)  (575 442)  (575 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 442)  (578 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 442)  (580 442)  routing T_11_27.lc_trk_g1_1 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 442)  (581 442)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.input_2_5
 (36 10)  (582 442)  (582 442)  LC_5 Logic Functioning bit
 (38 10)  (584 442)  (584 442)  LC_5 Logic Functioning bit
 (41 10)  (587 442)  (587 442)  LC_5 Logic Functioning bit
 (42 10)  (588 442)  (588 442)  LC_5 Logic Functioning bit
 (43 10)  (589 442)  (589 442)  LC_5 Logic Functioning bit
 (18 11)  (564 443)  (564 443)  routing T_11_27.sp4_r_v_b_37 <X> T_11_27.lc_trk_g2_5
 (22 11)  (568 443)  (568 443)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 443)  (570 443)  routing T_11_27.rgt_op_6 <X> T_11_27.lc_trk_g2_6
 (28 11)  (574 443)  (574 443)  routing T_11_27.lc_trk_g2_1 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 443)  (575 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 443)  (578 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (579 443)  (579 443)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.input_2_5
 (34 11)  (580 443)  (580 443)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.input_2_5
 (35 11)  (581 443)  (581 443)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.input_2_5
 (36 11)  (582 443)  (582 443)  LC_5 Logic Functioning bit
 (37 11)  (583 443)  (583 443)  LC_5 Logic Functioning bit
 (38 11)  (584 443)  (584 443)  LC_5 Logic Functioning bit
 (39 11)  (585 443)  (585 443)  LC_5 Logic Functioning bit
 (40 11)  (586 443)  (586 443)  LC_5 Logic Functioning bit
 (41 11)  (587 443)  (587 443)  LC_5 Logic Functioning bit
 (42 11)  (588 443)  (588 443)  LC_5 Logic Functioning bit
 (43 11)  (589 443)  (589 443)  LC_5 Logic Functioning bit
 (46 11)  (592 443)  (592 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (551 444)  (551 444)  routing T_11_27.sp4_h_l_43 <X> T_11_27.sp4_h_r_9
 (32 12)  (578 444)  (578 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 444)  (580 444)  routing T_11_27.lc_trk_g1_0 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 444)  (584 444)  LC_6 Logic Functioning bit
 (39 12)  (585 444)  (585 444)  LC_6 Logic Functioning bit
 (42 12)  (588 444)  (588 444)  LC_6 Logic Functioning bit
 (43 12)  (589 444)  (589 444)  LC_6 Logic Functioning bit
 (50 12)  (596 444)  (596 444)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (550 445)  (550 445)  routing T_11_27.sp4_h_l_43 <X> T_11_27.sp4_h_r_9
 (12 13)  (558 445)  (558 445)  routing T_11_27.sp4_h_r_11 <X> T_11_27.sp4_v_b_11
 (14 13)  (560 445)  (560 445)  routing T_11_27.sp4_h_r_24 <X> T_11_27.lc_trk_g3_0
 (15 13)  (561 445)  (561 445)  routing T_11_27.sp4_h_r_24 <X> T_11_27.lc_trk_g3_0
 (16 13)  (562 445)  (562 445)  routing T_11_27.sp4_h_r_24 <X> T_11_27.lc_trk_g3_0
 (17 13)  (563 445)  (563 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (38 13)  (584 445)  (584 445)  LC_6 Logic Functioning bit
 (39 13)  (585 445)  (585 445)  LC_6 Logic Functioning bit
 (42 13)  (588 445)  (588 445)  LC_6 Logic Functioning bit
 (43 13)  (589 445)  (589 445)  LC_6 Logic Functioning bit
 (0 14)  (546 446)  (546 446)  routing T_11_27.glb_netwk_6 <X> T_11_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 446)  (547 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 446)  (551 446)  routing T_11_27.sp4_v_b_9 <X> T_11_27.sp4_h_l_44
 (14 14)  (560 446)  (560 446)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g3_4
 (22 14)  (568 446)  (568 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (571 446)  (571 446)  routing T_11_27.sp4_h_r_46 <X> T_11_27.lc_trk_g3_6
 (0 15)  (546 447)  (546 447)  routing T_11_27.glb_netwk_6 <X> T_11_27.wire_logic_cluster/lc_7/s_r
 (14 15)  (560 447)  (560 447)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g3_4
 (15 15)  (561 447)  (561 447)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g3_4
 (16 15)  (562 447)  (562 447)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g3_4
 (17 15)  (563 447)  (563 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (568 447)  (568 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 447)  (569 447)  routing T_11_27.sp4_h_r_46 <X> T_11_27.lc_trk_g3_6
 (24 15)  (570 447)  (570 447)  routing T_11_27.sp4_h_r_46 <X> T_11_27.lc_trk_g3_6
 (25 15)  (571 447)  (571 447)  routing T_11_27.sp4_h_r_46 <X> T_11_27.lc_trk_g3_6


LogicTile_12_27

 (9 0)  (609 432)  (609 432)  routing T_12_27.sp4_h_l_47 <X> T_12_27.sp4_h_r_1
 (10 0)  (610 432)  (610 432)  routing T_12_27.sp4_h_l_47 <X> T_12_27.sp4_h_r_1
 (15 0)  (615 432)  (615 432)  routing T_12_27.sp4_h_r_1 <X> T_12_27.lc_trk_g0_1
 (16 0)  (616 432)  (616 432)  routing T_12_27.sp4_h_r_1 <X> T_12_27.lc_trk_g0_1
 (17 0)  (617 432)  (617 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (618 433)  (618 433)  routing T_12_27.sp4_h_r_1 <X> T_12_27.lc_trk_g0_1
 (26 2)  (626 434)  (626 434)  routing T_12_27.lc_trk_g3_4 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 434)  (627 434)  routing T_12_27.lc_trk_g1_1 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 434)  (629 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 434)  (631 434)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 434)  (632 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 434)  (633 434)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 434)  (634 434)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 434)  (636 434)  LC_1 Logic Functioning bit
 (38 2)  (638 434)  (638 434)  LC_1 Logic Functioning bit
 (43 2)  (643 434)  (643 434)  LC_1 Logic Functioning bit
 (15 3)  (615 435)  (615 435)  routing T_12_27.sp4_v_t_9 <X> T_12_27.lc_trk_g0_4
 (16 3)  (616 435)  (616 435)  routing T_12_27.sp4_v_t_9 <X> T_12_27.lc_trk_g0_4
 (17 3)  (617 435)  (617 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (627 435)  (627 435)  routing T_12_27.lc_trk_g3_4 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 435)  (628 435)  routing T_12_27.lc_trk_g3_4 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 435)  (629 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 435)  (631 435)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 435)  (632 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 435)  (633 435)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.input_2_1
 (34 3)  (634 435)  (634 435)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.input_2_1
 (36 3)  (636 435)  (636 435)  LC_1 Logic Functioning bit
 (37 3)  (637 435)  (637 435)  LC_1 Logic Functioning bit
 (39 3)  (639 435)  (639 435)  LC_1 Logic Functioning bit
 (43 3)  (643 435)  (643 435)  LC_1 Logic Functioning bit
 (47 3)  (647 435)  (647 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (604 436)  (604 436)  routing T_12_27.sp4_h_l_38 <X> T_12_27.sp4_v_b_3
 (15 4)  (615 436)  (615 436)  routing T_12_27.bot_op_1 <X> T_12_27.lc_trk_g1_1
 (17 4)  (617 436)  (617 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (5 5)  (605 437)  (605 437)  routing T_12_27.sp4_h_l_38 <X> T_12_27.sp4_v_b_3
 (22 5)  (622 437)  (622 437)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 437)  (624 437)  routing T_12_27.bot_op_2 <X> T_12_27.lc_trk_g1_2
 (28 6)  (628 438)  (628 438)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 438)  (629 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 438)  (630 438)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 438)  (631 438)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 438)  (632 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 438)  (633 438)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 438)  (634 438)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 438)  (635 438)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.input_2_3
 (36 6)  (636 438)  (636 438)  LC_3 Logic Functioning bit
 (38 6)  (638 438)  (638 438)  LC_3 Logic Functioning bit
 (43 6)  (643 438)  (643 438)  LC_3 Logic Functioning bit
 (46 6)  (646 438)  (646 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (626 439)  (626 439)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 439)  (627 439)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 439)  (629 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 439)  (631 439)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 439)  (632 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 439)  (633 439)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.input_2_3
 (34 7)  (634 439)  (634 439)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.input_2_3
 (35 7)  (635 439)  (635 439)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.input_2_3
 (36 7)  (636 439)  (636 439)  LC_3 Logic Functioning bit
 (37 7)  (637 439)  (637 439)  LC_3 Logic Functioning bit
 (38 7)  (638 439)  (638 439)  LC_3 Logic Functioning bit
 (42 7)  (642 439)  (642 439)  LC_3 Logic Functioning bit
 (15 8)  (615 440)  (615 440)  routing T_12_27.rgt_op_1 <X> T_12_27.lc_trk_g2_1
 (17 8)  (617 440)  (617 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 440)  (618 440)  routing T_12_27.rgt_op_1 <X> T_12_27.lc_trk_g2_1
 (3 9)  (603 441)  (603 441)  routing T_12_27.sp12_h_l_22 <X> T_12_27.sp12_v_b_1
 (5 10)  (605 442)  (605 442)  routing T_12_27.sp4_v_b_6 <X> T_12_27.sp4_h_l_43
 (27 10)  (627 442)  (627 442)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 442)  (628 442)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 442)  (629 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 442)  (631 442)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 442)  (632 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 442)  (633 442)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 442)  (634 442)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 442)  (641 442)  LC_5 Logic Functioning bit
 (43 10)  (643 442)  (643 442)  LC_5 Logic Functioning bit
 (48 10)  (648 442)  (648 442)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (614 443)  (614 443)  routing T_12_27.sp4_h_l_17 <X> T_12_27.lc_trk_g2_4
 (15 11)  (615 443)  (615 443)  routing T_12_27.sp4_h_l_17 <X> T_12_27.lc_trk_g2_4
 (16 11)  (616 443)  (616 443)  routing T_12_27.sp4_h_l_17 <X> T_12_27.lc_trk_g2_4
 (17 11)  (617 443)  (617 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (629 443)  (629 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 443)  (636 443)  LC_5 Logic Functioning bit
 (38 11)  (638 443)  (638 443)  LC_5 Logic Functioning bit
 (41 11)  (641 443)  (641 443)  LC_5 Logic Functioning bit
 (43 11)  (643 443)  (643 443)  LC_5 Logic Functioning bit
 (46 11)  (646 443)  (646 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (612 444)  (612 444)  routing T_12_27.sp4_v_b_5 <X> T_12_27.sp4_h_r_11
 (14 12)  (614 444)  (614 444)  routing T_12_27.sp4_h_r_40 <X> T_12_27.lc_trk_g3_0
 (15 12)  (615 444)  (615 444)  routing T_12_27.sp4_h_r_25 <X> T_12_27.lc_trk_g3_1
 (16 12)  (616 444)  (616 444)  routing T_12_27.sp4_h_r_25 <X> T_12_27.lc_trk_g3_1
 (17 12)  (617 444)  (617 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (626 444)  (626 444)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 444)  (628 444)  routing T_12_27.lc_trk_g2_1 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 444)  (629 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 444)  (632 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 444)  (634 444)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 444)  (635 444)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.input_2_6
 (36 12)  (636 444)  (636 444)  LC_6 Logic Functioning bit
 (37 12)  (637 444)  (637 444)  LC_6 Logic Functioning bit
 (38 12)  (638 444)  (638 444)  LC_6 Logic Functioning bit
 (41 12)  (641 444)  (641 444)  LC_6 Logic Functioning bit
 (43 12)  (643 444)  (643 444)  LC_6 Logic Functioning bit
 (11 13)  (611 445)  (611 445)  routing T_12_27.sp4_v_b_5 <X> T_12_27.sp4_h_r_11
 (13 13)  (613 445)  (613 445)  routing T_12_27.sp4_v_b_5 <X> T_12_27.sp4_h_r_11
 (14 13)  (614 445)  (614 445)  routing T_12_27.sp4_h_r_40 <X> T_12_27.lc_trk_g3_0
 (15 13)  (615 445)  (615 445)  routing T_12_27.sp4_h_r_40 <X> T_12_27.lc_trk_g3_0
 (16 13)  (616 445)  (616 445)  routing T_12_27.sp4_h_r_40 <X> T_12_27.lc_trk_g3_0
 (17 13)  (617 445)  (617 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (618 445)  (618 445)  routing T_12_27.sp4_h_r_25 <X> T_12_27.lc_trk_g3_1
 (26 13)  (626 445)  (626 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 445)  (627 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 445)  (628 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 445)  (629 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 445)  (631 445)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 445)  (632 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (636 445)  (636 445)  LC_6 Logic Functioning bit
 (37 13)  (637 445)  (637 445)  LC_6 Logic Functioning bit
 (14 14)  (614 446)  (614 446)  routing T_12_27.sp4_v_t_17 <X> T_12_27.lc_trk_g3_4
 (16 14)  (616 446)  (616 446)  routing T_12_27.sp4_v_t_16 <X> T_12_27.lc_trk_g3_5
 (17 14)  (617 446)  (617 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 446)  (618 446)  routing T_12_27.sp4_v_t_16 <X> T_12_27.lc_trk_g3_5
 (22 14)  (622 446)  (622 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 446)  (623 446)  routing T_12_27.sp4_h_r_31 <X> T_12_27.lc_trk_g3_7
 (24 14)  (624 446)  (624 446)  routing T_12_27.sp4_h_r_31 <X> T_12_27.lc_trk_g3_7
 (25 14)  (625 446)  (625 446)  routing T_12_27.sp4_v_b_38 <X> T_12_27.lc_trk_g3_6
 (16 15)  (616 447)  (616 447)  routing T_12_27.sp4_v_t_17 <X> T_12_27.lc_trk_g3_4
 (17 15)  (617 447)  (617 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (621 447)  (621 447)  routing T_12_27.sp4_h_r_31 <X> T_12_27.lc_trk_g3_7
 (22 15)  (622 447)  (622 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 447)  (623 447)  routing T_12_27.sp4_v_b_38 <X> T_12_27.lc_trk_g3_6
 (25 15)  (625 447)  (625 447)  routing T_12_27.sp4_v_b_38 <X> T_12_27.lc_trk_g3_6


LogicTile_13_27

 (1 2)  (655 434)  (655 434)  routing T_13_27.glb_netwk_5 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (680 434)  (680 434)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 434)  (681 434)  routing T_13_27.lc_trk_g3_1 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 434)  (682 434)  routing T_13_27.lc_trk_g3_1 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 434)  (686 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 434)  (687 434)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 434)  (689 434)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.input_2_1
 (39 2)  (693 434)  (693 434)  LC_1 Logic Functioning bit
 (45 2)  (699 434)  (699 434)  LC_1 Logic Functioning bit
 (46 2)  (700 434)  (700 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (701 434)  (701 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (705 434)  (705 434)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (654 435)  (654 435)  routing T_13_27.glb_netwk_5 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (26 3)  (680 435)  (680 435)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 435)  (682 435)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 435)  (683 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 435)  (685 435)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 435)  (686 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 435)  (688 435)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.input_2_1
 (35 3)  (689 435)  (689 435)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.input_2_1
 (36 3)  (690 435)  (690 435)  LC_1 Logic Functioning bit
 (38 3)  (692 435)  (692 435)  LC_1 Logic Functioning bit
 (43 3)  (697 435)  (697 435)  LC_1 Logic Functioning bit
 (45 3)  (699 435)  (699 435)  LC_1 Logic Functioning bit
 (0 4)  (654 436)  (654 436)  routing T_13_27.glb_netwk_7 <X> T_13_27.wire_logic_cluster/lc_7/cen
 (1 4)  (655 436)  (655 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (0 5)  (654 437)  (654 437)  routing T_13_27.glb_netwk_7 <X> T_13_27.wire_logic_cluster/lc_7/cen
 (25 6)  (679 438)  (679 438)  routing T_13_27.sp4_h_l_11 <X> T_13_27.lc_trk_g1_6
 (22 7)  (676 439)  (676 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (677 439)  (677 439)  routing T_13_27.sp4_h_l_11 <X> T_13_27.lc_trk_g1_6
 (24 7)  (678 439)  (678 439)  routing T_13_27.sp4_h_l_11 <X> T_13_27.lc_trk_g1_6
 (25 7)  (679 439)  (679 439)  routing T_13_27.sp4_h_l_11 <X> T_13_27.lc_trk_g1_6
 (25 8)  (679 440)  (679 440)  routing T_13_27.sp4_h_r_34 <X> T_13_27.lc_trk_g2_2
 (8 9)  (662 441)  (662 441)  routing T_13_27.sp4_h_l_42 <X> T_13_27.sp4_v_b_7
 (9 9)  (663 441)  (663 441)  routing T_13_27.sp4_h_l_42 <X> T_13_27.sp4_v_b_7
 (22 9)  (676 441)  (676 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 441)  (677 441)  routing T_13_27.sp4_h_r_34 <X> T_13_27.lc_trk_g2_2
 (24 9)  (678 441)  (678 441)  routing T_13_27.sp4_h_r_34 <X> T_13_27.lc_trk_g2_2
 (12 10)  (666 442)  (666 442)  routing T_13_27.sp4_v_b_8 <X> T_13_27.sp4_h_l_45
 (22 10)  (676 442)  (676 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (8 12)  (662 444)  (662 444)  routing T_13_27.sp4_h_l_47 <X> T_13_27.sp4_h_r_10
 (16 12)  (670 444)  (670 444)  routing T_13_27.sp12_v_t_14 <X> T_13_27.lc_trk_g3_1
 (17 12)  (671 444)  (671 444)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (672 445)  (672 445)  routing T_13_27.sp12_v_t_14 <X> T_13_27.lc_trk_g3_1
 (0 14)  (654 446)  (654 446)  routing T_13_27.glb_netwk_6 <X> T_13_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 446)  (655 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 447)  (654 447)  routing T_13_27.glb_netwk_6 <X> T_13_27.wire_logic_cluster/lc_7/s_r


LogicTile_14_27

 (0 0)  (708 432)  (708 432)  Negative Clock bit

 (3 1)  (711 433)  (711 433)  routing T_14_27.sp12_h_l_23 <X> T_14_27.sp12_v_b_0
 (8 1)  (716 433)  (716 433)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_v_b_1
 (9 1)  (717 433)  (717 433)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_v_b_1
 (10 1)  (718 433)  (718 433)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_v_b_1
 (17 1)  (725 433)  (725 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (710 434)  (710 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (10 2)  (718 434)  (718 434)  routing T_14_27.sp4_v_b_8 <X> T_14_27.sp4_h_l_36
 (5 3)  (713 435)  (713 435)  routing T_14_27.sp4_h_l_37 <X> T_14_27.sp4_v_t_37
 (8 3)  (716 435)  (716 435)  routing T_14_27.sp4_h_r_1 <X> T_14_27.sp4_v_t_36
 (9 3)  (717 435)  (717 435)  routing T_14_27.sp4_h_r_1 <X> T_14_27.sp4_v_t_36
 (1 4)  (709 436)  (709 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (8 5)  (716 437)  (716 437)  routing T_14_27.sp4_h_l_41 <X> T_14_27.sp4_v_b_4
 (9 5)  (717 437)  (717 437)  routing T_14_27.sp4_h_l_41 <X> T_14_27.sp4_v_b_4
 (29 6)  (737 438)  (737 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 438)  (739 438)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 438)  (740 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 438)  (741 438)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 438)  (744 438)  LC_3 Logic Functioning bit
 (37 6)  (745 438)  (745 438)  LC_3 Logic Functioning bit
 (38 6)  (746 438)  (746 438)  LC_3 Logic Functioning bit
 (39 6)  (747 438)  (747 438)  LC_3 Logic Functioning bit
 (41 6)  (749 438)  (749 438)  LC_3 Logic Functioning bit
 (43 6)  (751 438)  (751 438)  LC_3 Logic Functioning bit
 (45 6)  (753 438)  (753 438)  LC_3 Logic Functioning bit
 (28 7)  (736 439)  (736 439)  routing T_14_27.lc_trk_g2_1 <X> T_14_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 439)  (737 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 439)  (739 439)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 439)  (745 439)  LC_3 Logic Functioning bit
 (39 7)  (747 439)  (747 439)  LC_3 Logic Functioning bit
 (45 7)  (753 439)  (753 439)  LC_3 Logic Functioning bit
 (9 8)  (717 440)  (717 440)  routing T_14_27.sp4_h_l_41 <X> T_14_27.sp4_h_r_7
 (10 8)  (718 440)  (718 440)  routing T_14_27.sp4_h_l_41 <X> T_14_27.sp4_h_r_7
 (15 8)  (723 440)  (723 440)  routing T_14_27.rgt_op_1 <X> T_14_27.lc_trk_g2_1
 (17 8)  (725 440)  (725 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 440)  (726 440)  routing T_14_27.rgt_op_1 <X> T_14_27.lc_trk_g2_1
 (27 8)  (735 440)  (735 440)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 440)  (736 440)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 440)  (737 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 440)  (738 440)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 440)  (739 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 440)  (740 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 440)  (741 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 440)  (742 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 440)  (744 440)  LC_4 Logic Functioning bit
 (37 8)  (745 440)  (745 440)  LC_4 Logic Functioning bit
 (38 8)  (746 440)  (746 440)  LC_4 Logic Functioning bit
 (39 8)  (747 440)  (747 440)  LC_4 Logic Functioning bit
 (41 8)  (749 440)  (749 440)  LC_4 Logic Functioning bit
 (43 8)  (751 440)  (751 440)  LC_4 Logic Functioning bit
 (45 8)  (753 440)  (753 440)  LC_4 Logic Functioning bit
 (8 9)  (716 441)  (716 441)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_v_b_7
 (9 9)  (717 441)  (717 441)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_v_b_7
 (29 9)  (737 441)  (737 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 441)  (738 441)  routing T_14_27.lc_trk_g3_6 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 441)  (744 441)  LC_4 Logic Functioning bit
 (38 9)  (746 441)  (746 441)  LC_4 Logic Functioning bit
 (45 9)  (753 441)  (753 441)  LC_4 Logic Functioning bit
 (51 9)  (759 441)  (759 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (713 442)  (713 442)  routing T_14_27.sp4_v_b_6 <X> T_14_27.sp4_h_l_43
 (15 10)  (723 442)  (723 442)  routing T_14_27.rgt_op_5 <X> T_14_27.lc_trk_g2_5
 (17 10)  (725 442)  (725 442)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 442)  (726 442)  routing T_14_27.rgt_op_5 <X> T_14_27.lc_trk_g2_5
 (21 10)  (729 442)  (729 442)  routing T_14_27.sp4_v_t_18 <X> T_14_27.lc_trk_g2_7
 (22 10)  (730 442)  (730 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 442)  (731 442)  routing T_14_27.sp4_v_t_18 <X> T_14_27.lc_trk_g2_7
 (25 10)  (733 442)  (733 442)  routing T_14_27.sp4_v_b_38 <X> T_14_27.lc_trk_g2_6
 (22 11)  (730 443)  (730 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 443)  (731 443)  routing T_14_27.sp4_v_b_38 <X> T_14_27.lc_trk_g2_6
 (25 11)  (733 443)  (733 443)  routing T_14_27.sp4_v_b_38 <X> T_14_27.lc_trk_g2_6
 (28 12)  (736 444)  (736 444)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 444)  (737 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 444)  (738 444)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 444)  (739 444)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 444)  (740 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 444)  (741 444)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 444)  (744 444)  LC_6 Logic Functioning bit
 (37 12)  (745 444)  (745 444)  LC_6 Logic Functioning bit
 (38 12)  (746 444)  (746 444)  LC_6 Logic Functioning bit
 (39 12)  (747 444)  (747 444)  LC_6 Logic Functioning bit
 (41 12)  (749 444)  (749 444)  LC_6 Logic Functioning bit
 (43 12)  (751 444)  (751 444)  LC_6 Logic Functioning bit
 (45 12)  (753 444)  (753 444)  LC_6 Logic Functioning bit
 (29 13)  (737 445)  (737 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 445)  (739 445)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 445)  (744 445)  LC_6 Logic Functioning bit
 (38 13)  (746 445)  (746 445)  LC_6 Logic Functioning bit
 (45 13)  (753 445)  (753 445)  LC_6 Logic Functioning bit
 (0 14)  (708 446)  (708 446)  routing T_14_27.glb_netwk_4 <X> T_14_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 446)  (709 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 446)  (722 446)  routing T_14_27.sp4_h_r_44 <X> T_14_27.lc_trk_g3_4
 (25 14)  (733 446)  (733 446)  routing T_14_27.wire_logic_cluster/lc_6/out <X> T_14_27.lc_trk_g3_6
 (14 15)  (722 447)  (722 447)  routing T_14_27.sp4_h_r_44 <X> T_14_27.lc_trk_g3_4
 (15 15)  (723 447)  (723 447)  routing T_14_27.sp4_h_r_44 <X> T_14_27.lc_trk_g3_4
 (16 15)  (724 447)  (724 447)  routing T_14_27.sp4_h_r_44 <X> T_14_27.lc_trk_g3_4
 (17 15)  (725 447)  (725 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 447)  (730 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_27

 (0 0)  (762 432)  (762 432)  Negative Clock bit

 (21 0)  (783 432)  (783 432)  routing T_15_27.lft_op_3 <X> T_15_27.lc_trk_g0_3
 (22 0)  (784 432)  (784 432)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 432)  (786 432)  routing T_15_27.lft_op_3 <X> T_15_27.lc_trk_g0_3
 (26 0)  (788 432)  (788 432)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 432)  (791 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 432)  (792 432)  routing T_15_27.lc_trk_g0_7 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 432)  (794 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 432)  (795 432)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 432)  (796 432)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 432)  (798 432)  LC_0 Logic Functioning bit
 (37 0)  (799 432)  (799 432)  LC_0 Logic Functioning bit
 (38 0)  (800 432)  (800 432)  LC_0 Logic Functioning bit
 (39 0)  (801 432)  (801 432)  LC_0 Logic Functioning bit
 (41 0)  (803 432)  (803 432)  LC_0 Logic Functioning bit
 (43 0)  (805 432)  (805 432)  LC_0 Logic Functioning bit
 (45 0)  (807 432)  (807 432)  LC_0 Logic Functioning bit
 (16 1)  (778 433)  (778 433)  routing T_15_27.sp12_h_r_8 <X> T_15_27.lc_trk_g0_0
 (17 1)  (779 433)  (779 433)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (28 1)  (790 433)  (790 433)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 433)  (791 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 433)  (792 433)  routing T_15_27.lc_trk_g0_7 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 433)  (793 433)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 433)  (798 433)  LC_0 Logic Functioning bit
 (38 1)  (800 433)  (800 433)  LC_0 Logic Functioning bit
 (45 1)  (807 433)  (807 433)  LC_0 Logic Functioning bit
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (14 2)  (776 434)  (776 434)  routing T_15_27.bnr_op_4 <X> T_15_27.lc_trk_g0_4
 (22 2)  (784 434)  (784 434)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 434)  (786 434)  routing T_15_27.bot_op_7 <X> T_15_27.lc_trk_g0_7
 (28 2)  (790 434)  (790 434)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 434)  (791 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 434)  (792 434)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 434)  (793 434)  routing T_15_27.lc_trk_g1_5 <X> T_15_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 434)  (794 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 434)  (796 434)  routing T_15_27.lc_trk_g1_5 <X> T_15_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 434)  (798 434)  LC_1 Logic Functioning bit
 (37 2)  (799 434)  (799 434)  LC_1 Logic Functioning bit
 (38 2)  (800 434)  (800 434)  LC_1 Logic Functioning bit
 (39 2)  (801 434)  (801 434)  LC_1 Logic Functioning bit
 (41 2)  (803 434)  (803 434)  LC_1 Logic Functioning bit
 (43 2)  (805 434)  (805 434)  LC_1 Logic Functioning bit
 (45 2)  (807 434)  (807 434)  LC_1 Logic Functioning bit
 (14 3)  (776 435)  (776 435)  routing T_15_27.bnr_op_4 <X> T_15_27.lc_trk_g0_4
 (17 3)  (779 435)  (779 435)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (789 435)  (789 435)  routing T_15_27.lc_trk_g1_0 <X> T_15_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 435)  (791 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 435)  (799 435)  LC_1 Logic Functioning bit
 (39 3)  (801 435)  (801 435)  LC_1 Logic Functioning bit
 (45 3)  (807 435)  (807 435)  LC_1 Logic Functioning bit
 (1 4)  (763 436)  (763 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (14 4)  (776 436)  (776 436)  routing T_15_27.wire_logic_cluster/lc_0/out <X> T_15_27.lc_trk_g1_0
 (21 4)  (783 436)  (783 436)  routing T_15_27.wire_logic_cluster/lc_3/out <X> T_15_27.lc_trk_g1_3
 (22 4)  (784 436)  (784 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 436)  (787 436)  routing T_15_27.sp4_h_l_7 <X> T_15_27.lc_trk_g1_2
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (17 5)  (779 437)  (779 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 437)  (784 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 437)  (785 437)  routing T_15_27.sp4_h_l_7 <X> T_15_27.lc_trk_g1_2
 (24 5)  (786 437)  (786 437)  routing T_15_27.sp4_h_l_7 <X> T_15_27.lc_trk_g1_2
 (25 5)  (787 437)  (787 437)  routing T_15_27.sp4_h_l_7 <X> T_15_27.lc_trk_g1_2
 (14 6)  (776 438)  (776 438)  routing T_15_27.wire_logic_cluster/lc_4/out <X> T_15_27.lc_trk_g1_4
 (16 6)  (778 438)  (778 438)  routing T_15_27.sp12_h_r_13 <X> T_15_27.lc_trk_g1_5
 (17 6)  (779 438)  (779 438)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (784 438)  (784 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (791 438)  (791 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 438)  (793 438)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 438)  (794 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 438)  (795 438)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 438)  (798 438)  LC_3 Logic Functioning bit
 (38 6)  (800 438)  (800 438)  LC_3 Logic Functioning bit
 (41 6)  (803 438)  (803 438)  LC_3 Logic Functioning bit
 (43 6)  (805 438)  (805 438)  LC_3 Logic Functioning bit
 (45 6)  (807 438)  (807 438)  LC_3 Logic Functioning bit
 (17 7)  (779 439)  (779 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (783 439)  (783 439)  routing T_15_27.sp4_r_v_b_31 <X> T_15_27.lc_trk_g1_7
 (22 7)  (784 439)  (784 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 439)  (785 439)  routing T_15_27.sp4_h_r_6 <X> T_15_27.lc_trk_g1_6
 (24 7)  (786 439)  (786 439)  routing T_15_27.sp4_h_r_6 <X> T_15_27.lc_trk_g1_6
 (25 7)  (787 439)  (787 439)  routing T_15_27.sp4_h_r_6 <X> T_15_27.lc_trk_g1_6
 (26 7)  (788 439)  (788 439)  routing T_15_27.lc_trk_g0_3 <X> T_15_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 439)  (791 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 439)  (799 439)  LC_3 Logic Functioning bit
 (39 7)  (801 439)  (801 439)  LC_3 Logic Functioning bit
 (41 7)  (803 439)  (803 439)  LC_3 Logic Functioning bit
 (43 7)  (805 439)  (805 439)  LC_3 Logic Functioning bit
 (45 7)  (807 439)  (807 439)  LC_3 Logic Functioning bit
 (4 8)  (766 440)  (766 440)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_6
 (5 8)  (767 440)  (767 440)  routing T_15_27.sp4_h_l_38 <X> T_15_27.sp4_h_r_6
 (6 8)  (768 440)  (768 440)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_6
 (27 8)  (789 440)  (789 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 440)  (790 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 440)  (791 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 440)  (792 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 440)  (793 440)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 440)  (794 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 440)  (796 440)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 440)  (798 440)  LC_4 Logic Functioning bit
 (37 8)  (799 440)  (799 440)  LC_4 Logic Functioning bit
 (38 8)  (800 440)  (800 440)  LC_4 Logic Functioning bit
 (39 8)  (801 440)  (801 440)  LC_4 Logic Functioning bit
 (41 8)  (803 440)  (803 440)  LC_4 Logic Functioning bit
 (43 8)  (805 440)  (805 440)  LC_4 Logic Functioning bit
 (45 8)  (807 440)  (807 440)  LC_4 Logic Functioning bit
 (4 9)  (766 441)  (766 441)  routing T_15_27.sp4_h_l_38 <X> T_15_27.sp4_h_r_6
 (5 9)  (767 441)  (767 441)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_6
 (26 9)  (788 441)  (788 441)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 441)  (789 441)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 441)  (791 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 441)  (793 441)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 441)  (799 441)  LC_4 Logic Functioning bit
 (39 9)  (801 441)  (801 441)  LC_4 Logic Functioning bit
 (45 9)  (807 441)  (807 441)  LC_4 Logic Functioning bit
 (14 10)  (776 442)  (776 442)  routing T_15_27.sp12_v_t_3 <X> T_15_27.lc_trk_g2_4
 (26 10)  (788 442)  (788 442)  routing T_15_27.lc_trk_g1_4 <X> T_15_27.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 442)  (790 442)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 442)  (791 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 442)  (792 442)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 442)  (793 442)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 442)  (794 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 442)  (796 442)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 442)  (798 442)  LC_5 Logic Functioning bit
 (37 10)  (799 442)  (799 442)  LC_5 Logic Functioning bit
 (38 10)  (800 442)  (800 442)  LC_5 Logic Functioning bit
 (39 10)  (801 442)  (801 442)  LC_5 Logic Functioning bit
 (41 10)  (803 442)  (803 442)  LC_5 Logic Functioning bit
 (43 10)  (805 442)  (805 442)  LC_5 Logic Functioning bit
 (45 10)  (807 442)  (807 442)  LC_5 Logic Functioning bit
 (14 11)  (776 443)  (776 443)  routing T_15_27.sp12_v_t_3 <X> T_15_27.lc_trk_g2_4
 (15 11)  (777 443)  (777 443)  routing T_15_27.sp12_v_t_3 <X> T_15_27.lc_trk_g2_4
 (17 11)  (779 443)  (779 443)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (27 11)  (789 443)  (789 443)  routing T_15_27.lc_trk_g1_4 <X> T_15_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 443)  (791 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 443)  (793 443)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 443)  (799 443)  LC_5 Logic Functioning bit
 (39 11)  (801 443)  (801 443)  LC_5 Logic Functioning bit
 (45 11)  (807 443)  (807 443)  LC_5 Logic Functioning bit
 (25 12)  (787 444)  (787 444)  routing T_15_27.sp4_h_r_34 <X> T_15_27.lc_trk_g3_2
 (26 12)  (788 444)  (788 444)  routing T_15_27.lc_trk_g0_4 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 444)  (789 444)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 444)  (790 444)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 444)  (791 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 444)  (792 444)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 444)  (794 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 444)  (796 444)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 444)  (798 444)  LC_6 Logic Functioning bit
 (37 12)  (799 444)  (799 444)  LC_6 Logic Functioning bit
 (38 12)  (800 444)  (800 444)  LC_6 Logic Functioning bit
 (39 12)  (801 444)  (801 444)  LC_6 Logic Functioning bit
 (41 12)  (803 444)  (803 444)  LC_6 Logic Functioning bit
 (43 12)  (805 444)  (805 444)  LC_6 Logic Functioning bit
 (45 12)  (807 444)  (807 444)  LC_6 Logic Functioning bit
 (19 13)  (781 445)  (781 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (784 445)  (784 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 445)  (785 445)  routing T_15_27.sp4_h_r_34 <X> T_15_27.lc_trk_g3_2
 (24 13)  (786 445)  (786 445)  routing T_15_27.sp4_h_r_34 <X> T_15_27.lc_trk_g3_2
 (29 13)  (791 445)  (791 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 445)  (793 445)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 445)  (799 445)  LC_6 Logic Functioning bit
 (39 13)  (801 445)  (801 445)  LC_6 Logic Functioning bit
 (45 13)  (807 445)  (807 445)  LC_6 Logic Functioning bit
 (0 14)  (762 446)  (762 446)  routing T_15_27.glb_netwk_4 <X> T_15_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 446)  (763 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 446)  (776 446)  routing T_15_27.sp12_v_t_3 <X> T_15_27.lc_trk_g3_4
 (14 15)  (776 447)  (776 447)  routing T_15_27.sp12_v_t_3 <X> T_15_27.lc_trk_g3_4
 (15 15)  (777 447)  (777 447)  routing T_15_27.sp12_v_t_3 <X> T_15_27.lc_trk_g3_4
 (17 15)  (779 447)  (779 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_16_27

 (0 0)  (816 432)  (816 432)  Negative Clock bit

 (8 1)  (824 433)  (824 433)  routing T_16_27.sp4_h_l_42 <X> T_16_27.sp4_v_b_1
 (9 1)  (825 433)  (825 433)  routing T_16_27.sp4_h_l_42 <X> T_16_27.sp4_v_b_1
 (10 1)  (826 433)  (826 433)  routing T_16_27.sp4_h_l_42 <X> T_16_27.sp4_v_b_1
 (2 2)  (818 434)  (818 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (1 4)  (817 436)  (817 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (830 436)  (830 436)  routing T_16_27.sp4_v_b_8 <X> T_16_27.lc_trk_g1_0
 (8 5)  (824 437)  (824 437)  routing T_16_27.sp4_h_l_47 <X> T_16_27.sp4_v_b_4
 (9 5)  (825 437)  (825 437)  routing T_16_27.sp4_h_l_47 <X> T_16_27.sp4_v_b_4
 (10 5)  (826 437)  (826 437)  routing T_16_27.sp4_h_l_47 <X> T_16_27.sp4_v_b_4
 (14 5)  (830 437)  (830 437)  routing T_16_27.sp4_v_b_8 <X> T_16_27.lc_trk_g1_0
 (16 5)  (832 437)  (832 437)  routing T_16_27.sp4_v_b_8 <X> T_16_27.lc_trk_g1_0
 (17 5)  (833 437)  (833 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (3 6)  (819 438)  (819 438)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_v_t_23
 (27 6)  (843 438)  (843 438)  routing T_16_27.lc_trk_g3_3 <X> T_16_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 438)  (844 438)  routing T_16_27.lc_trk_g3_3 <X> T_16_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 438)  (845 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 438)  (847 438)  routing T_16_27.lc_trk_g2_4 <X> T_16_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 438)  (848 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 438)  (849 438)  routing T_16_27.lc_trk_g2_4 <X> T_16_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 438)  (852 438)  LC_3 Logic Functioning bit
 (37 6)  (853 438)  (853 438)  LC_3 Logic Functioning bit
 (38 6)  (854 438)  (854 438)  LC_3 Logic Functioning bit
 (39 6)  (855 438)  (855 438)  LC_3 Logic Functioning bit
 (41 6)  (857 438)  (857 438)  LC_3 Logic Functioning bit
 (43 6)  (859 438)  (859 438)  LC_3 Logic Functioning bit
 (45 6)  (861 438)  (861 438)  LC_3 Logic Functioning bit
 (27 7)  (843 439)  (843 439)  routing T_16_27.lc_trk_g1_0 <X> T_16_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 439)  (845 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 439)  (846 439)  routing T_16_27.lc_trk_g3_3 <X> T_16_27.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 439)  (853 439)  LC_3 Logic Functioning bit
 (39 7)  (855 439)  (855 439)  LC_3 Logic Functioning bit
 (45 7)  (861 439)  (861 439)  LC_3 Logic Functioning bit
 (14 10)  (830 442)  (830 442)  routing T_16_27.sp4_v_t_17 <X> T_16_27.lc_trk_g2_4
 (16 11)  (832 443)  (832 443)  routing T_16_27.sp4_v_t_17 <X> T_16_27.lc_trk_g2_4
 (17 11)  (833 443)  (833 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 12)  (837 444)  (837 444)  routing T_16_27.sp4_v_t_14 <X> T_16_27.lc_trk_g3_3
 (22 12)  (838 444)  (838 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 444)  (839 444)  routing T_16_27.sp4_v_t_14 <X> T_16_27.lc_trk_g3_3
 (0 14)  (816 446)  (816 446)  routing T_16_27.glb_netwk_4 <X> T_16_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 446)  (817 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_27

 (3 7)  (1093 439)  (1093 439)  routing T_21_27.sp12_h_l_23 <X> T_21_27.sp12_v_t_23


LogicTile_6_26

 (12 0)  (300 416)  (300 416)  routing T_6_26.sp4_v_t_39 <X> T_6_26.sp4_h_r_2
 (10 8)  (298 424)  (298 424)  routing T_6_26.sp4_v_t_39 <X> T_6_26.sp4_h_r_7


LogicTile_7_26

 (27 0)  (369 416)  (369 416)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 416)  (370 416)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 416)  (371 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 416)  (373 416)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 416)  (374 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 416)  (375 416)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 416)  (379 416)  LC_0 Logic Functioning bit
 (39 0)  (381 416)  (381 416)  LC_0 Logic Functioning bit
 (40 0)  (382 416)  (382 416)  LC_0 Logic Functioning bit
 (41 0)  (383 416)  (383 416)  LC_0 Logic Functioning bit
 (42 0)  (384 416)  (384 416)  LC_0 Logic Functioning bit
 (15 1)  (357 417)  (357 417)  routing T_7_26.sp4_v_t_5 <X> T_7_26.lc_trk_g0_0
 (16 1)  (358 417)  (358 417)  routing T_7_26.sp4_v_t_5 <X> T_7_26.lc_trk_g0_0
 (17 1)  (359 417)  (359 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 417)  (372 417)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 417)  (373 417)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 417)  (374 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (375 417)  (375 417)  routing T_7_26.lc_trk_g2_0 <X> T_7_26.input_2_0
 (39 1)  (381 417)  (381 417)  LC_0 Logic Functioning bit
 (40 1)  (382 417)  (382 417)  LC_0 Logic Functioning bit
 (41 1)  (383 417)  (383 417)  LC_0 Logic Functioning bit
 (43 1)  (385 417)  (385 417)  LC_0 Logic Functioning bit
 (14 2)  (356 418)  (356 418)  routing T_7_26.sp4_v_t_1 <X> T_7_26.lc_trk_g0_4
 (22 2)  (364 418)  (364 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (365 418)  (365 418)  routing T_7_26.sp12_h_l_12 <X> T_7_26.lc_trk_g0_7
 (27 2)  (369 418)  (369 418)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 418)  (370 418)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 418)  (371 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 418)  (372 418)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 418)  (373 418)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 418)  (374 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 418)  (375 418)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 418)  (379 418)  LC_1 Logic Functioning bit
 (42 2)  (384 418)  (384 418)  LC_1 Logic Functioning bit
 (43 2)  (385 418)  (385 418)  LC_1 Logic Functioning bit
 (48 2)  (390 418)  (390 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (392 418)  (392 418)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (356 419)  (356 419)  routing T_7_26.sp4_v_t_1 <X> T_7_26.lc_trk_g0_4
 (16 3)  (358 419)  (358 419)  routing T_7_26.sp4_v_t_1 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (30 3)  (372 419)  (372 419)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 419)  (373 419)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 419)  (379 419)  LC_1 Logic Functioning bit
 (42 3)  (384 419)  (384 419)  LC_1 Logic Functioning bit
 (43 3)  (385 419)  (385 419)  LC_1 Logic Functioning bit
 (48 3)  (390 419)  (390 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (347 420)  (347 420)  routing T_7_26.sp4_v_t_38 <X> T_7_26.sp4_h_r_3
 (22 4)  (364 420)  (364 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (367 420)  (367 420)  routing T_7_26.sp4_h_l_7 <X> T_7_26.lc_trk_g1_2
 (22 5)  (364 421)  (364 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (365 421)  (365 421)  routing T_7_26.sp4_h_l_7 <X> T_7_26.lc_trk_g1_2
 (24 5)  (366 421)  (366 421)  routing T_7_26.sp4_h_l_7 <X> T_7_26.lc_trk_g1_2
 (25 5)  (367 421)  (367 421)  routing T_7_26.sp4_h_l_7 <X> T_7_26.lc_trk_g1_2
 (15 6)  (357 422)  (357 422)  routing T_7_26.sp4_h_r_5 <X> T_7_26.lc_trk_g1_5
 (16 6)  (358 422)  (358 422)  routing T_7_26.sp4_h_r_5 <X> T_7_26.lc_trk_g1_5
 (17 6)  (359 422)  (359 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (364 422)  (364 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (365 422)  (365 422)  routing T_7_26.sp4_v_b_23 <X> T_7_26.lc_trk_g1_7
 (24 6)  (366 422)  (366 422)  routing T_7_26.sp4_v_b_23 <X> T_7_26.lc_trk_g1_7
 (26 6)  (368 422)  (368 422)  routing T_7_26.lc_trk_g0_7 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 422)  (369 422)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 422)  (371 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 422)  (373 422)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 422)  (374 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 422)  (376 422)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 422)  (378 422)  LC_3 Logic Functioning bit
 (38 6)  (380 422)  (380 422)  LC_3 Logic Functioning bit
 (43 6)  (385 422)  (385 422)  LC_3 Logic Functioning bit
 (18 7)  (360 423)  (360 423)  routing T_7_26.sp4_h_r_5 <X> T_7_26.lc_trk_g1_5
 (26 7)  (368 423)  (368 423)  routing T_7_26.lc_trk_g0_7 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 423)  (371 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 423)  (372 423)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 423)  (374 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (376 423)  (376 423)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.input_2_3
 (35 7)  (377 423)  (377 423)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.input_2_3
 (36 7)  (378 423)  (378 423)  LC_3 Logic Functioning bit
 (37 7)  (379 423)  (379 423)  LC_3 Logic Functioning bit
 (38 7)  (380 423)  (380 423)  LC_3 Logic Functioning bit
 (42 7)  (384 423)  (384 423)  LC_3 Logic Functioning bit
 (14 8)  (356 424)  (356 424)  routing T_7_26.sp4_h_l_21 <X> T_7_26.lc_trk_g2_0
 (21 8)  (363 424)  (363 424)  routing T_7_26.sp4_v_t_14 <X> T_7_26.lc_trk_g2_3
 (22 8)  (364 424)  (364 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (365 424)  (365 424)  routing T_7_26.sp4_v_t_14 <X> T_7_26.lc_trk_g2_3
 (28 8)  (370 424)  (370 424)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 424)  (371 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 424)  (373 424)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 424)  (374 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 424)  (375 424)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 424)  (376 424)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 424)  (378 424)  LC_4 Logic Functioning bit
 (38 8)  (380 424)  (380 424)  LC_4 Logic Functioning bit
 (51 8)  (393 424)  (393 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (357 425)  (357 425)  routing T_7_26.sp4_h_l_21 <X> T_7_26.lc_trk_g2_0
 (16 9)  (358 425)  (358 425)  routing T_7_26.sp4_h_l_21 <X> T_7_26.lc_trk_g2_0
 (17 9)  (359 425)  (359 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (30 9)  (372 425)  (372 425)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 425)  (373 425)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 425)  (378 425)  LC_4 Logic Functioning bit
 (38 9)  (380 425)  (380 425)  LC_4 Logic Functioning bit
 (22 10)  (364 426)  (364 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (368 426)  (368 426)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (31 10)  (373 426)  (373 426)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 426)  (378 426)  LC_5 Logic Functioning bit
 (38 10)  (380 426)  (380 426)  LC_5 Logic Functioning bit
 (51 10)  (393 426)  (393 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (363 427)  (363 427)  routing T_7_26.sp4_r_v_b_39 <X> T_7_26.lc_trk_g2_7
 (22 11)  (364 427)  (364 427)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (365 427)  (365 427)  routing T_7_26.sp12_v_b_14 <X> T_7_26.lc_trk_g2_6
 (26 11)  (368 427)  (368 427)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 427)  (369 427)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 427)  (370 427)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 427)  (371 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 427)  (379 427)  LC_5 Logic Functioning bit
 (39 11)  (381 427)  (381 427)  LC_5 Logic Functioning bit
 (22 12)  (364 428)  (364 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (365 428)  (365 428)  routing T_7_26.sp12_v_b_11 <X> T_7_26.lc_trk_g3_3
 (25 12)  (367 428)  (367 428)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g3_2
 (5 13)  (347 429)  (347 429)  routing T_7_26.sp4_h_r_9 <X> T_7_26.sp4_v_b_9
 (22 13)  (364 429)  (364 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 429)  (365 429)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g3_2
 (24 13)  (366 429)  (366 429)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g3_2
 (3 14)  (345 430)  (345 430)  routing T_7_26.sp12_h_r_1 <X> T_7_26.sp12_v_t_22
 (22 14)  (364 430)  (364 430)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (366 430)  (366 430)  routing T_7_26.tnr_op_7 <X> T_7_26.lc_trk_g3_7
 (25 14)  (367 430)  (367 430)  routing T_7_26.sp12_v_b_6 <X> T_7_26.lc_trk_g3_6
 (27 14)  (369 430)  (369 430)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 430)  (371 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 430)  (372 430)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 430)  (374 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 430)  (375 430)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 430)  (376 430)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (41 14)  (383 430)  (383 430)  LC_7 Logic Functioning bit
 (43 14)  (385 430)  (385 430)  LC_7 Logic Functioning bit
 (3 15)  (345 431)  (345 431)  routing T_7_26.sp12_h_r_1 <X> T_7_26.sp12_v_t_22
 (22 15)  (364 431)  (364 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (366 431)  (366 431)  routing T_7_26.sp12_v_b_6 <X> T_7_26.lc_trk_g3_6
 (25 15)  (367 431)  (367 431)  routing T_7_26.sp12_v_b_6 <X> T_7_26.lc_trk_g3_6
 (30 15)  (372 431)  (372 431)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 431)  (373 431)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (41 15)  (383 431)  (383 431)  LC_7 Logic Functioning bit
 (43 15)  (385 431)  (385 431)  LC_7 Logic Functioning bit
 (53 15)  (395 431)  (395 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_26

 (5 0)  (401 416)  (401 416)  routing T_8_26.sp4_v_t_37 <X> T_8_26.sp4_h_r_0
 (16 0)  (412 416)  (412 416)  routing T_8_26.sp4_v_b_1 <X> T_8_26.lc_trk_g0_1
 (17 0)  (413 416)  (413 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (414 416)  (414 416)  routing T_8_26.sp4_v_b_1 <X> T_8_26.lc_trk_g0_1
 (27 0)  (423 416)  (423 416)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.wire_bram/ram/WDATA_7
 (29 0)  (425 416)  (425 416)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_2 wire_bram/ram/WDATA_7
 (19 1)  (415 417)  (415 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (30 1)  (426 417)  (426 417)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.wire_bram/ram/WDATA_7
 (39 1)  (435 417)  (435 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_7 sp4_v_b_16
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_5 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (11 2)  (407 418)  (407 418)  routing T_8_26.sp4_v_b_11 <X> T_8_26.sp4_v_t_39
 (28 2)  (424 418)  (424 418)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.wire_bram/ram/WDATA_6
 (29 2)  (425 418)  (425 418)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_0 wire_bram/ram/WDATA_6
 (41 2)  (437 418)  (437 418)  Enable bit of Mux _out_links/OutMuxb_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_35
 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_5 <X> T_8_26.wire_bram/ram/WCLK
 (12 3)  (408 419)  (408 419)  routing T_8_26.sp4_v_b_11 <X> T_8_26.sp4_v_t_39
 (0 4)  (396 420)  (396 420)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (5 4)  (401 420)  (401 420)  routing T_8_26.sp4_v_b_9 <X> T_8_26.sp4_h_r_3
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (22 4)  (418 420)  (418 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (421 420)  (421 420)  routing T_8_26.sp4_v_b_2 <X> T_8_26.lc_trk_g1_2
 (27 4)  (423 420)  (423 420)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_5
 (28 4)  (424 420)  (424 420)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_5
 (29 4)  (425 420)  (425 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (0 5)  (396 421)  (396 421)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (4 5)  (400 421)  (400 421)  routing T_8_26.sp4_v_b_9 <X> T_8_26.sp4_h_r_3
 (6 5)  (402 421)  (402 421)  routing T_8_26.sp4_v_b_9 <X> T_8_26.sp4_h_r_3
 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (22 5)  (418 421)  (418 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (419 421)  (419 421)  routing T_8_26.sp4_v_b_2 <X> T_8_26.lc_trk_g1_2
 (30 5)  (426 421)  (426 421)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_5
 (36 5)  (432 421)  (432 421)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_5 sp4_h_r_4
 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (16 6)  (412 422)  (412 422)  routing T_8_26.sp4_v_b_13 <X> T_8_26.lc_trk_g1_5
 (17 6)  (413 422)  (413 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 422)  (414 422)  routing T_8_26.sp4_v_b_13 <X> T_8_26.lc_trk_g1_5
 (28 6)  (424 422)  (424 422)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WDATA_4
 (29 6)  (425 422)  (425 422)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_4
 (30 6)  (426 422)  (426 422)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WDATA_4
 (41 6)  (437 422)  (437 422)  Enable bit of Mux _out_links/OutMuxb_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_39
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (18 7)  (414 423)  (414 423)  routing T_8_26.sp4_v_b_13 <X> T_8_26.lc_trk_g1_5
 (14 8)  (410 424)  (410 424)  routing T_8_26.bnl_op_0 <X> T_8_26.lc_trk_g2_0
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (40 8)  (436 424)  (436 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (14 9)  (410 425)  (410 425)  routing T_8_26.bnl_op_0 <X> T_8_26.lc_trk_g2_0
 (17 9)  (413 425)  (413 425)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 10)  (423 426)  (423 426)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WDATA_2
 (29 10)  (425 426)  (425 426)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_5 wire_bram/ram/WDATA_2
 (30 10)  (426 426)  (426 426)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WDATA_2
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (41 11)  (437 427)  (437 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_11
 (10 12)  (406 428)  (406 428)  routing T_8_26.sp4_v_t_40 <X> T_8_26.sp4_h_r_10
 (14 12)  (410 428)  (410 428)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g3_0
 (21 12)  (417 428)  (417 428)  routing T_8_26.sp4_v_t_14 <X> T_8_26.lc_trk_g3_3
 (22 12)  (418 428)  (418 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (419 428)  (419 428)  routing T_8_26.sp4_v_t_14 <X> T_8_26.lc_trk_g3_3
 (27 12)  (423 428)  (423 428)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_bram/ram/WDATA_1
 (28 12)  (424 428)  (424 428)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_bram/ram/WDATA_1
 (29 12)  (425 428)  (425 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (39 12)  (435 428)  (435 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (14 13)  (410 429)  (410 429)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g3_0
 (15 13)  (411 429)  (411 429)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g3_0
 (16 13)  (412 429)  (412 429)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g3_0
 (17 13)  (413 429)  (413 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (22 13)  (418 429)  (418 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (419 429)  (419 429)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g3_2
 (24 13)  (420 429)  (420 429)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g3_2
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (6 14)  (402 430)  (402 430)  routing T_8_26.sp4_v_b_6 <X> T_8_26.sp4_v_t_44
 (17 14)  (413 430)  (413 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (423 430)  (423 430)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.wire_bram/ram/WDATA_0
 (29 14)  (425 430)  (425 430)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_3 wire_bram/ram/WDATA_0
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (5 15)  (401 431)  (401 431)  routing T_8_26.sp4_v_b_6 <X> T_8_26.sp4_v_t_44
 (30 15)  (426 431)  (426 431)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.wire_bram/ram/WDATA_0
 (41 15)  (437 431)  (437 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_15


LogicTile_9_26

 (14 0)  (452 416)  (452 416)  routing T_9_26.sp4_v_b_0 <X> T_9_26.lc_trk_g0_0
 (15 0)  (453 416)  (453 416)  routing T_9_26.sp4_h_r_1 <X> T_9_26.lc_trk_g0_1
 (16 0)  (454 416)  (454 416)  routing T_9_26.sp4_h_r_1 <X> T_9_26.lc_trk_g0_1
 (17 0)  (455 416)  (455 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (459 416)  (459 416)  routing T_9_26.wire_logic_cluster/lc_3/out <X> T_9_26.lc_trk_g0_3
 (22 0)  (460 416)  (460 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (465 416)  (465 416)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 416)  (467 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 416)  (468 416)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (475 416)  (475 416)  LC_0 Logic Functioning bit
 (39 0)  (477 416)  (477 416)  LC_0 Logic Functioning bit
 (8 1)  (446 417)  (446 417)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_b_1
 (16 1)  (454 417)  (454 417)  routing T_9_26.sp4_v_b_0 <X> T_9_26.lc_trk_g0_0
 (17 1)  (455 417)  (455 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (456 417)  (456 417)  routing T_9_26.sp4_h_r_1 <X> T_9_26.lc_trk_g0_1
 (22 1)  (460 417)  (460 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 417)  (463 417)  routing T_9_26.sp4_r_v_b_33 <X> T_9_26.lc_trk_g0_2
 (27 1)  (465 417)  (465 417)  routing T_9_26.lc_trk_g1_1 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 417)  (467 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 417)  (469 417)  routing T_9_26.lc_trk_g0_3 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (1 2)  (439 418)  (439 418)  routing T_9_26.glb_netwk_5 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (453 418)  (453 418)  routing T_9_26.sp12_h_r_5 <X> T_9_26.lc_trk_g0_5
 (17 2)  (455 418)  (455 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (456 418)  (456 418)  routing T_9_26.sp12_h_r_5 <X> T_9_26.lc_trk_g0_5
 (26 2)  (464 418)  (464 418)  routing T_9_26.lc_trk_g0_5 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 418)  (466 418)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (37 2)  (475 418)  (475 418)  LC_1 Logic Functioning bit
 (38 2)  (476 418)  (476 418)  LC_1 Logic Functioning bit
 (41 2)  (479 418)  (479 418)  LC_1 Logic Functioning bit
 (42 2)  (480 418)  (480 418)  LC_1 Logic Functioning bit
 (43 2)  (481 418)  (481 418)  LC_1 Logic Functioning bit
 (45 2)  (483 418)  (483 418)  LC_1 Logic Functioning bit
 (46 2)  (484 418)  (484 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (488 418)  (488 418)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (489 418)  (489 418)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (490 418)  (490 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (438 419)  (438 419)  routing T_9_26.glb_netwk_5 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (18 3)  (456 419)  (456 419)  routing T_9_26.sp12_h_r_5 <X> T_9_26.lc_trk_g0_5
 (19 3)  (457 419)  (457 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 419)  (468 419)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (37 3)  (475 419)  (475 419)  LC_1 Logic Functioning bit
 (38 3)  (476 419)  (476 419)  LC_1 Logic Functioning bit
 (39 3)  (477 419)  (477 419)  LC_1 Logic Functioning bit
 (41 3)  (479 419)  (479 419)  LC_1 Logic Functioning bit
 (42 3)  (480 419)  (480 419)  LC_1 Logic Functioning bit
 (43 3)  (481 419)  (481 419)  LC_1 Logic Functioning bit
 (45 3)  (483 419)  (483 419)  LC_1 Logic Functioning bit
 (53 3)  (491 419)  (491 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (438 420)  (438 420)  routing T_9_26.glb_netwk_7 <X> T_9_26.wire_logic_cluster/lc_7/cen
 (1 4)  (439 420)  (439 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (446 420)  (446 420)  routing T_9_26.sp4_v_b_10 <X> T_9_26.sp4_h_r_4
 (9 4)  (447 420)  (447 420)  routing T_9_26.sp4_v_b_10 <X> T_9_26.sp4_h_r_4
 (10 4)  (448 420)  (448 420)  routing T_9_26.sp4_v_b_10 <X> T_9_26.sp4_h_r_4
 (17 4)  (455 420)  (455 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (463 420)  (463 420)  routing T_9_26.bnr_op_2 <X> T_9_26.lc_trk_g1_2
 (26 4)  (464 420)  (464 420)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 420)  (467 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 420)  (470 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 420)  (471 420)  routing T_9_26.lc_trk_g2_1 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 420)  (473 420)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.input_2_2
 (36 4)  (474 420)  (474 420)  LC_2 Logic Functioning bit
 (38 4)  (476 420)  (476 420)  LC_2 Logic Functioning bit
 (43 4)  (481 420)  (481 420)  LC_2 Logic Functioning bit
 (0 5)  (438 421)  (438 421)  routing T_9_26.glb_netwk_7 <X> T_9_26.wire_logic_cluster/lc_7/cen
 (9 5)  (447 421)  (447 421)  routing T_9_26.sp4_v_t_45 <X> T_9_26.sp4_v_b_4
 (10 5)  (448 421)  (448 421)  routing T_9_26.sp4_v_t_45 <X> T_9_26.sp4_v_b_4
 (22 5)  (460 421)  (460 421)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (463 421)  (463 421)  routing T_9_26.bnr_op_2 <X> T_9_26.lc_trk_g1_2
 (26 5)  (464 421)  (464 421)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 421)  (465 421)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 421)  (466 421)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 421)  (467 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 421)  (470 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (472 421)  (472 421)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.input_2_2
 (35 5)  (473 421)  (473 421)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.input_2_2
 (36 5)  (474 421)  (474 421)  LC_2 Logic Functioning bit
 (37 5)  (475 421)  (475 421)  LC_2 Logic Functioning bit
 (39 5)  (477 421)  (477 421)  LC_2 Logic Functioning bit
 (43 5)  (481 421)  (481 421)  LC_2 Logic Functioning bit
 (3 6)  (441 422)  (441 422)  routing T_9_26.sp12_v_b_0 <X> T_9_26.sp12_v_t_23
 (12 6)  (450 422)  (450 422)  routing T_9_26.sp4_v_b_5 <X> T_9_26.sp4_h_l_40
 (15 6)  (453 422)  (453 422)  routing T_9_26.lft_op_5 <X> T_9_26.lc_trk_g1_5
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (456 422)  (456 422)  routing T_9_26.lft_op_5 <X> T_9_26.lc_trk_g1_5
 (21 6)  (459 422)  (459 422)  routing T_9_26.sp4_v_b_7 <X> T_9_26.lc_trk_g1_7
 (22 6)  (460 422)  (460 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (461 422)  (461 422)  routing T_9_26.sp4_v_b_7 <X> T_9_26.lc_trk_g1_7
 (29 6)  (467 422)  (467 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 422)  (474 422)  LC_3 Logic Functioning bit
 (38 6)  (476 422)  (476 422)  LC_3 Logic Functioning bit
 (41 6)  (479 422)  (479 422)  LC_3 Logic Functioning bit
 (42 6)  (480 422)  (480 422)  LC_3 Logic Functioning bit
 (43 6)  (481 422)  (481 422)  LC_3 Logic Functioning bit
 (51 6)  (489 422)  (489 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (452 423)  (452 423)  routing T_9_26.sp4_r_v_b_28 <X> T_9_26.lc_trk_g1_4
 (17 7)  (455 423)  (455 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (464 423)  (464 423)  routing T_9_26.lc_trk_g1_2 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 423)  (465 423)  routing T_9_26.lc_trk_g1_2 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 423)  (469 423)  routing T_9_26.lc_trk_g0_2 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 423)  (470 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (471 423)  (471 423)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.input_2_3
 (34 7)  (472 423)  (472 423)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.input_2_3
 (35 7)  (473 423)  (473 423)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.input_2_3
 (42 7)  (480 423)  (480 423)  LC_3 Logic Functioning bit
 (43 7)  (481 423)  (481 423)  LC_3 Logic Functioning bit
 (15 8)  (453 424)  (453 424)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g2_1
 (16 8)  (454 424)  (454 424)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g2_1
 (17 8)  (455 424)  (455 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (460 424)  (460 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (463 424)  (463 424)  routing T_9_26.wire_logic_cluster/lc_2/out <X> T_9_26.lc_trk_g2_2
 (26 8)  (464 424)  (464 424)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 424)  (466 424)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 424)  (467 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 424)  (468 424)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 424)  (470 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 424)  (471 424)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 424)  (474 424)  LC_4 Logic Functioning bit
 (37 8)  (475 424)  (475 424)  LC_4 Logic Functioning bit
 (38 8)  (476 424)  (476 424)  LC_4 Logic Functioning bit
 (41 8)  (479 424)  (479 424)  LC_4 Logic Functioning bit
 (42 8)  (480 424)  (480 424)  LC_4 Logic Functioning bit
 (43 8)  (481 424)  (481 424)  LC_4 Logic Functioning bit
 (50 8)  (488 424)  (488 424)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (456 425)  (456 425)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g2_1
 (22 9)  (460 425)  (460 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (465 425)  (465 425)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 425)  (467 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 425)  (469 425)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 425)  (474 425)  LC_4 Logic Functioning bit
 (37 9)  (475 425)  (475 425)  LC_4 Logic Functioning bit
 (38 9)  (476 425)  (476 425)  LC_4 Logic Functioning bit
 (39 9)  (477 425)  (477 425)  LC_4 Logic Functioning bit
 (41 9)  (479 425)  (479 425)  LC_4 Logic Functioning bit
 (42 9)  (480 425)  (480 425)  LC_4 Logic Functioning bit
 (43 9)  (481 425)  (481 425)  LC_4 Logic Functioning bit
 (46 9)  (484 425)  (484 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (450 426)  (450 426)  routing T_9_26.sp4_v_b_8 <X> T_9_26.sp4_h_l_45
 (16 10)  (454 426)  (454 426)  routing T_9_26.sp12_v_t_10 <X> T_9_26.lc_trk_g2_5
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (463 426)  (463 426)  routing T_9_26.rgt_op_6 <X> T_9_26.lc_trk_g2_6
 (31 10)  (469 426)  (469 426)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 426)  (471 426)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (476 426)  (476 426)  LC_5 Logic Functioning bit
 (39 10)  (477 426)  (477 426)  LC_5 Logic Functioning bit
 (42 10)  (480 426)  (480 426)  LC_5 Logic Functioning bit
 (43 10)  (481 426)  (481 426)  LC_5 Logic Functioning bit
 (50 10)  (488 426)  (488 426)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (446 427)  (446 427)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_t_42
 (9 11)  (447 427)  (447 427)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_t_42
 (10 11)  (448 427)  (448 427)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_t_42
 (22 11)  (460 427)  (460 427)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (462 427)  (462 427)  routing T_9_26.rgt_op_6 <X> T_9_26.lc_trk_g2_6
 (31 11)  (469 427)  (469 427)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (38 11)  (476 427)  (476 427)  LC_5 Logic Functioning bit
 (39 11)  (477 427)  (477 427)  LC_5 Logic Functioning bit
 (42 11)  (480 427)  (480 427)  LC_5 Logic Functioning bit
 (43 11)  (481 427)  (481 427)  LC_5 Logic Functioning bit
 (3 12)  (441 428)  (441 428)  routing T_9_26.sp12_v_b_1 <X> T_9_26.sp12_h_r_1
 (25 12)  (463 428)  (463 428)  routing T_9_26.sp4_h_r_34 <X> T_9_26.lc_trk_g3_2
 (3 13)  (441 429)  (441 429)  routing T_9_26.sp12_v_b_1 <X> T_9_26.sp12_h_r_1
 (22 13)  (460 429)  (460 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 429)  (461 429)  routing T_9_26.sp4_h_r_34 <X> T_9_26.lc_trk_g3_2
 (24 13)  (462 429)  (462 429)  routing T_9_26.sp4_h_r_34 <X> T_9_26.lc_trk_g3_2
 (0 14)  (438 430)  (438 430)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 430)  (439 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (9 14)  (447 430)  (447 430)  routing T_9_26.sp4_v_b_10 <X> T_9_26.sp4_h_l_47
 (21 14)  (459 430)  (459 430)  routing T_9_26.sp4_h_r_39 <X> T_9_26.lc_trk_g3_7
 (22 14)  (460 430)  (460 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 430)  (461 430)  routing T_9_26.sp4_h_r_39 <X> T_9_26.lc_trk_g3_7
 (24 14)  (462 430)  (462 430)  routing T_9_26.sp4_h_r_39 <X> T_9_26.lc_trk_g3_7
 (0 15)  (438 431)  (438 431)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/s_r


LogicTile_10_26

 (4 0)  (496 416)  (496 416)  routing T_10_26.sp4_h_l_43 <X> T_10_26.sp4_v_b_0
 (6 0)  (498 416)  (498 416)  routing T_10_26.sp4_h_l_43 <X> T_10_26.sp4_v_b_0
 (27 0)  (519 416)  (519 416)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 416)  (523 416)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 416)  (525 416)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 416)  (527 416)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.input_2_0
 (36 0)  (528 416)  (528 416)  LC_0 Logic Functioning bit
 (38 0)  (530 416)  (530 416)  LC_0 Logic Functioning bit
 (41 0)  (533 416)  (533 416)  LC_0 Logic Functioning bit
 (5 1)  (497 417)  (497 417)  routing T_10_26.sp4_h_l_43 <X> T_10_26.sp4_v_b_0
 (27 1)  (519 417)  (519 417)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 417)  (520 417)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 417)  (521 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 417)  (524 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (525 417)  (525 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.input_2_0
 (34 1)  (526 417)  (526 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.input_2_0
 (35 1)  (527 417)  (527 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.input_2_0
 (36 1)  (528 417)  (528 417)  LC_0 Logic Functioning bit
 (37 1)  (529 417)  (529 417)  LC_0 Logic Functioning bit
 (38 1)  (530 417)  (530 417)  LC_0 Logic Functioning bit
 (41 1)  (533 417)  (533 417)  LC_0 Logic Functioning bit
 (43 1)  (535 417)  (535 417)  LC_0 Logic Functioning bit
 (15 2)  (507 418)  (507 418)  routing T_10_26.lft_op_5 <X> T_10_26.lc_trk_g0_5
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 418)  (510 418)  routing T_10_26.lft_op_5 <X> T_10_26.lc_trk_g0_5
 (32 2)  (524 418)  (524 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 418)  (526 418)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 418)  (530 418)  LC_1 Logic Functioning bit
 (39 2)  (531 418)  (531 418)  LC_1 Logic Functioning bit
 (42 2)  (534 418)  (534 418)  LC_1 Logic Functioning bit
 (43 2)  (535 418)  (535 418)  LC_1 Logic Functioning bit
 (48 2)  (540 418)  (540 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (542 418)  (542 418)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (523 419)  (523 419)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (38 3)  (530 419)  (530 419)  LC_1 Logic Functioning bit
 (39 3)  (531 419)  (531 419)  LC_1 Logic Functioning bit
 (42 3)  (534 419)  (534 419)  LC_1 Logic Functioning bit
 (43 3)  (535 419)  (535 419)  LC_1 Logic Functioning bit
 (51 3)  (543 419)  (543 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (506 420)  (506 420)  routing T_10_26.wire_logic_cluster/lc_0/out <X> T_10_26.lc_trk_g1_0
 (21 4)  (513 420)  (513 420)  routing T_10_26.wire_logic_cluster/lc_3/out <X> T_10_26.lc_trk_g1_3
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (519 420)  (519 420)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 420)  (520 420)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 420)  (522 420)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 420)  (526 420)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 420)  (529 420)  LC_2 Logic Functioning bit
 (39 4)  (531 420)  (531 420)  LC_2 Logic Functioning bit
 (41 4)  (533 420)  (533 420)  LC_2 Logic Functioning bit
 (43 4)  (535 420)  (535 420)  LC_2 Logic Functioning bit
 (13 5)  (505 421)  (505 421)  routing T_10_26.sp4_v_t_37 <X> T_10_26.sp4_h_r_5
 (17 5)  (509 421)  (509 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 421)  (514 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (37 5)  (529 421)  (529 421)  LC_2 Logic Functioning bit
 (39 5)  (531 421)  (531 421)  LC_2 Logic Functioning bit
 (41 5)  (533 421)  (533 421)  LC_2 Logic Functioning bit
 (43 5)  (535 421)  (535 421)  LC_2 Logic Functioning bit
 (14 6)  (506 422)  (506 422)  routing T_10_26.wire_logic_cluster/lc_4/out <X> T_10_26.lc_trk_g1_4
 (27 6)  (519 422)  (519 422)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 422)  (520 422)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 422)  (522 422)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 422)  (526 422)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 422)  (528 422)  LC_3 Logic Functioning bit
 (37 6)  (529 422)  (529 422)  LC_3 Logic Functioning bit
 (39 6)  (531 422)  (531 422)  LC_3 Logic Functioning bit
 (43 6)  (535 422)  (535 422)  LC_3 Logic Functioning bit
 (50 6)  (542 422)  (542 422)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (500 423)  (500 423)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_v_t_41
 (10 7)  (502 423)  (502 423)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_v_t_41
 (17 7)  (509 423)  (509 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (518 423)  (518 423)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 423)  (519 423)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 423)  (521 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 423)  (523 423)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 423)  (528 423)  LC_3 Logic Functioning bit
 (37 7)  (529 423)  (529 423)  LC_3 Logic Functioning bit
 (38 7)  (530 423)  (530 423)  LC_3 Logic Functioning bit
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (27 8)  (519 424)  (519 424)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 424)  (522 424)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 424)  (523 424)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 424)  (527 424)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.input_2_4
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (38 8)  (530 424)  (530 424)  LC_4 Logic Functioning bit
 (41 8)  (533 424)  (533 424)  LC_4 Logic Functioning bit
 (27 9)  (519 425)  (519 425)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 425)  (520 425)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 425)  (524 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (525 425)  (525 425)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.input_2_4
 (34 9)  (526 425)  (526 425)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.input_2_4
 (35 9)  (527 425)  (527 425)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.input_2_4
 (36 9)  (528 425)  (528 425)  LC_4 Logic Functioning bit
 (37 9)  (529 425)  (529 425)  LC_4 Logic Functioning bit
 (38 9)  (530 425)  (530 425)  LC_4 Logic Functioning bit
 (41 9)  (533 425)  (533 425)  LC_4 Logic Functioning bit
 (43 9)  (535 425)  (535 425)  LC_4 Logic Functioning bit
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.bnl_op_5 <X> T_10_26.lc_trk_g2_5
 (21 10)  (513 426)  (513 426)  routing T_10_26.wire_logic_cluster/lc_7/out <X> T_10_26.lc_trk_g2_7
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 426)  (517 426)  routing T_10_26.wire_logic_cluster/lc_6/out <X> T_10_26.lc_trk_g2_6
 (31 10)  (523 426)  (523 426)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 426)  (525 426)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 426)  (530 426)  LC_5 Logic Functioning bit
 (39 10)  (531 426)  (531 426)  LC_5 Logic Functioning bit
 (42 10)  (534 426)  (534 426)  LC_5 Logic Functioning bit
 (43 10)  (535 426)  (535 426)  LC_5 Logic Functioning bit
 (50 10)  (542 426)  (542 426)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (496 427)  (496 427)  routing T_10_26.sp4_h_r_10 <X> T_10_26.sp4_h_l_43
 (6 11)  (498 427)  (498 427)  routing T_10_26.sp4_h_r_10 <X> T_10_26.sp4_h_l_43
 (18 11)  (510 427)  (510 427)  routing T_10_26.bnl_op_5 <X> T_10_26.lc_trk_g2_5
 (22 11)  (514 427)  (514 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (523 427)  (523 427)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (38 11)  (530 427)  (530 427)  LC_5 Logic Functioning bit
 (39 11)  (531 427)  (531 427)  LC_5 Logic Functioning bit
 (42 11)  (534 427)  (534 427)  LC_5 Logic Functioning bit
 (43 11)  (535 427)  (535 427)  LC_5 Logic Functioning bit
 (48 11)  (540 427)  (540 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (543 427)  (543 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (495 428)  (495 428)  routing T_10_26.sp12_v_b_1 <X> T_10_26.sp12_h_r_1
 (12 12)  (504 428)  (504 428)  routing T_10_26.sp4_v_b_5 <X> T_10_26.sp4_h_r_11
 (15 12)  (507 428)  (507 428)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g3_1
 (16 12)  (508 428)  (508 428)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g3_1
 (17 12)  (509 428)  (509 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 428)  (510 428)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g3_1
 (21 12)  (513 428)  (513 428)  routing T_10_26.rgt_op_3 <X> T_10_26.lc_trk_g3_3
 (22 12)  (514 428)  (514 428)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 428)  (516 428)  routing T_10_26.rgt_op_3 <X> T_10_26.lc_trk_g3_3
 (25 12)  (517 428)  (517 428)  routing T_10_26.rgt_op_2 <X> T_10_26.lc_trk_g3_2
 (26 12)  (518 428)  (518 428)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 428)  (519 428)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 428)  (521 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 428)  (524 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 428)  (525 428)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 428)  (526 428)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 428)  (527 428)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.input_2_6
 (36 12)  (528 428)  (528 428)  LC_6 Logic Functioning bit
 (37 12)  (529 428)  (529 428)  LC_6 Logic Functioning bit
 (38 12)  (530 428)  (530 428)  LC_6 Logic Functioning bit
 (42 12)  (534 428)  (534 428)  LC_6 Logic Functioning bit
 (3 13)  (495 429)  (495 429)  routing T_10_26.sp12_v_b_1 <X> T_10_26.sp12_h_r_1
 (11 13)  (503 429)  (503 429)  routing T_10_26.sp4_v_b_5 <X> T_10_26.sp4_h_r_11
 (13 13)  (505 429)  (505 429)  routing T_10_26.sp4_v_b_5 <X> T_10_26.sp4_h_r_11
 (18 13)  (510 429)  (510 429)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g3_1
 (22 13)  (514 429)  (514 429)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 429)  (516 429)  routing T_10_26.rgt_op_2 <X> T_10_26.lc_trk_g3_2
 (27 13)  (519 429)  (519 429)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 429)  (520 429)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 429)  (521 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 429)  (522 429)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 429)  (523 429)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 429)  (524 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 429)  (525 429)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.input_2_6
 (35 13)  (527 429)  (527 429)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.input_2_6
 (36 13)  (528 429)  (528 429)  LC_6 Logic Functioning bit
 (37 13)  (529 429)  (529 429)  LC_6 Logic Functioning bit
 (42 13)  (534 429)  (534 429)  LC_6 Logic Functioning bit
 (43 13)  (535 429)  (535 429)  LC_6 Logic Functioning bit
 (14 14)  (506 430)  (506 430)  routing T_10_26.bnl_op_4 <X> T_10_26.lc_trk_g3_4
 (16 14)  (508 430)  (508 430)  routing T_10_26.sp12_v_t_10 <X> T_10_26.lc_trk_g3_5
 (17 14)  (509 430)  (509 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (514 430)  (514 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (519 430)  (519 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 430)  (520 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 430)  (525 430)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 430)  (526 430)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 430)  (527 430)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.input_2_7
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (37 14)  (529 430)  (529 430)  LC_7 Logic Functioning bit
 (38 14)  (530 430)  (530 430)  LC_7 Logic Functioning bit
 (42 14)  (534 430)  (534 430)  LC_7 Logic Functioning bit
 (14 15)  (506 431)  (506 431)  routing T_10_26.bnl_op_4 <X> T_10_26.lc_trk_g3_4
 (17 15)  (509 431)  (509 431)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (518 431)  (518 431)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 431)  (519 431)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 431)  (523 431)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 431)  (524 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 431)  (525 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.input_2_7
 (35 15)  (527 431)  (527 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.input_2_7
 (36 15)  (528 431)  (528 431)  LC_7 Logic Functioning bit
 (37 15)  (529 431)  (529 431)  LC_7 Logic Functioning bit
 (42 15)  (534 431)  (534 431)  LC_7 Logic Functioning bit
 (43 15)  (535 431)  (535 431)  LC_7 Logic Functioning bit


LogicTile_11_26

 (14 0)  (560 416)  (560 416)  routing T_11_26.wire_logic_cluster/lc_0/out <X> T_11_26.lc_trk_g0_0
 (21 0)  (567 416)  (567 416)  routing T_11_26.sp4_v_b_11 <X> T_11_26.lc_trk_g0_3
 (22 0)  (568 416)  (568 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (569 416)  (569 416)  routing T_11_26.sp4_v_b_11 <X> T_11_26.lc_trk_g0_3
 (28 0)  (574 416)  (574 416)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 416)  (575 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 416)  (576 416)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 416)  (580 416)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 416)  (582 416)  LC_0 Logic Functioning bit
 (37 0)  (583 416)  (583 416)  LC_0 Logic Functioning bit
 (38 0)  (584 416)  (584 416)  LC_0 Logic Functioning bit
 (42 0)  (588 416)  (588 416)  LC_0 Logic Functioning bit
 (43 0)  (589 416)  (589 416)  LC_0 Logic Functioning bit
 (17 1)  (563 417)  (563 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (567 417)  (567 417)  routing T_11_26.sp4_v_b_11 <X> T_11_26.lc_trk_g0_3
 (26 1)  (572 417)  (572 417)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 417)  (573 417)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 417)  (574 417)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 417)  (575 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 417)  (576 417)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 417)  (577 417)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 417)  (578 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 417)  (582 417)  LC_0 Logic Functioning bit
 (42 1)  (588 417)  (588 417)  LC_0 Logic Functioning bit
 (43 1)  (589 417)  (589 417)  LC_0 Logic Functioning bit
 (4 2)  (550 418)  (550 418)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_37
 (10 2)  (556 418)  (556 418)  routing T_11_26.sp4_v_b_8 <X> T_11_26.sp4_h_l_36
 (14 2)  (560 418)  (560 418)  routing T_11_26.wire_logic_cluster/lc_4/out <X> T_11_26.lc_trk_g0_4
 (22 2)  (568 418)  (568 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 418)  (569 418)  routing T_11_26.sp4_v_b_23 <X> T_11_26.lc_trk_g0_7
 (24 2)  (570 418)  (570 418)  routing T_11_26.sp4_v_b_23 <X> T_11_26.lc_trk_g0_7
 (5 3)  (551 419)  (551 419)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_37
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (4 4)  (550 420)  (550 420)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_v_b_3
 (13 4)  (559 420)  (559 420)  routing T_11_26.sp4_h_l_40 <X> T_11_26.sp4_v_b_5
 (21 4)  (567 420)  (567 420)  routing T_11_26.sp4_v_b_11 <X> T_11_26.lc_trk_g1_3
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 420)  (569 420)  routing T_11_26.sp4_v_b_11 <X> T_11_26.lc_trk_g1_3
 (25 4)  (571 420)  (571 420)  routing T_11_26.sp4_v_b_2 <X> T_11_26.lc_trk_g1_2
 (27 4)  (573 420)  (573 420)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 420)  (576 420)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 420)  (580 420)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 420)  (583 420)  LC_2 Logic Functioning bit
 (39 4)  (585 420)  (585 420)  LC_2 Logic Functioning bit
 (41 4)  (587 420)  (587 420)  LC_2 Logic Functioning bit
 (43 4)  (589 420)  (589 420)  LC_2 Logic Functioning bit
 (5 5)  (551 421)  (551 421)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_v_b_3
 (6 5)  (552 421)  (552 421)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_h_r_3
 (12 5)  (558 421)  (558 421)  routing T_11_26.sp4_h_l_40 <X> T_11_26.sp4_v_b_5
 (21 5)  (567 421)  (567 421)  routing T_11_26.sp4_v_b_11 <X> T_11_26.lc_trk_g1_3
 (22 5)  (568 421)  (568 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (569 421)  (569 421)  routing T_11_26.sp4_v_b_2 <X> T_11_26.lc_trk_g1_2
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (10 6)  (556 422)  (556 422)  routing T_11_26.sp4_v_b_11 <X> T_11_26.sp4_h_l_41
 (14 6)  (560 422)  (560 422)  routing T_11_26.lft_op_4 <X> T_11_26.lc_trk_g1_4
 (15 6)  (561 422)  (561 422)  routing T_11_26.top_op_5 <X> T_11_26.lc_trk_g1_5
 (17 6)  (563 422)  (563 422)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (567 422)  (567 422)  routing T_11_26.lft_op_7 <X> T_11_26.lc_trk_g1_7
 (22 6)  (568 422)  (568 422)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 422)  (570 422)  routing T_11_26.lft_op_7 <X> T_11_26.lc_trk_g1_7
 (28 6)  (574 422)  (574 422)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 422)  (575 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 422)  (576 422)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 422)  (577 422)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 422)  (578 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (583 422)  (583 422)  LC_3 Logic Functioning bit
 (39 6)  (585 422)  (585 422)  LC_3 Logic Functioning bit
 (41 6)  (587 422)  (587 422)  LC_3 Logic Functioning bit
 (43 6)  (589 422)  (589 422)  LC_3 Logic Functioning bit
 (11 7)  (557 423)  (557 423)  routing T_11_26.sp4_h_r_9 <X> T_11_26.sp4_h_l_40
 (13 7)  (559 423)  (559 423)  routing T_11_26.sp4_h_r_9 <X> T_11_26.sp4_h_l_40
 (15 7)  (561 423)  (561 423)  routing T_11_26.lft_op_4 <X> T_11_26.lc_trk_g1_4
 (17 7)  (563 423)  (563 423)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (564 423)  (564 423)  routing T_11_26.top_op_5 <X> T_11_26.lc_trk_g1_5
 (22 7)  (568 423)  (568 423)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 423)  (570 423)  routing T_11_26.top_op_6 <X> T_11_26.lc_trk_g1_6
 (25 7)  (571 423)  (571 423)  routing T_11_26.top_op_6 <X> T_11_26.lc_trk_g1_6
 (37 7)  (583 423)  (583 423)  LC_3 Logic Functioning bit
 (39 7)  (585 423)  (585 423)  LC_3 Logic Functioning bit
 (41 7)  (587 423)  (587 423)  LC_3 Logic Functioning bit
 (43 7)  (589 423)  (589 423)  LC_3 Logic Functioning bit
 (6 8)  (552 424)  (552 424)  routing T_11_26.sp4_v_t_38 <X> T_11_26.sp4_v_b_6
 (14 8)  (560 424)  (560 424)  routing T_11_26.sp12_v_b_0 <X> T_11_26.lc_trk_g2_0
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 424)  (577 424)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 424)  (579 424)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 424)  (581 424)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.input_2_4
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (37 8)  (583 424)  (583 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (42 8)  (588 424)  (588 424)  LC_4 Logic Functioning bit
 (5 9)  (551 425)  (551 425)  routing T_11_26.sp4_v_t_38 <X> T_11_26.sp4_v_b_6
 (14 9)  (560 425)  (560 425)  routing T_11_26.sp12_v_b_0 <X> T_11_26.lc_trk_g2_0
 (15 9)  (561 425)  (561 425)  routing T_11_26.sp12_v_b_0 <X> T_11_26.lc_trk_g2_0
 (17 9)  (563 425)  (563 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (27 9)  (573 425)  (573 425)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 425)  (574 425)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 425)  (576 425)  routing T_11_26.lc_trk_g0_3 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 425)  (578 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 425)  (582 425)  LC_4 Logic Functioning bit
 (37 9)  (583 425)  (583 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (43 9)  (589 425)  (589 425)  LC_4 Logic Functioning bit
 (4 10)  (550 426)  (550 426)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (6 10)  (552 426)  (552 426)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (15 10)  (561 426)  (561 426)  routing T_11_26.tnl_op_5 <X> T_11_26.lc_trk_g2_5
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (567 426)  (567 426)  routing T_11_26.wire_logic_cluster/lc_7/out <X> T_11_26.lc_trk_g2_7
 (22 10)  (568 426)  (568 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 426)  (571 426)  routing T_11_26.wire_logic_cluster/lc_6/out <X> T_11_26.lc_trk_g2_6
 (28 10)  (574 426)  (574 426)  routing T_11_26.lc_trk_g2_0 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 426)  (577 426)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 426)  (580 426)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (39 10)  (585 426)  (585 426)  LC_5 Logic Functioning bit
 (42 10)  (588 426)  (588 426)  LC_5 Logic Functioning bit
 (43 10)  (589 426)  (589 426)  LC_5 Logic Functioning bit
 (50 10)  (596 426)  (596 426)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (551 427)  (551 427)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (14 11)  (560 427)  (560 427)  routing T_11_26.tnl_op_4 <X> T_11_26.lc_trk_g2_4
 (15 11)  (561 427)  (561 427)  routing T_11_26.tnl_op_4 <X> T_11_26.lc_trk_g2_4
 (17 11)  (563 427)  (563 427)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (564 427)  (564 427)  routing T_11_26.tnl_op_5 <X> T_11_26.lc_trk_g2_5
 (22 11)  (568 427)  (568 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (577 427)  (577 427)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (38 11)  (584 427)  (584 427)  LC_5 Logic Functioning bit
 (39 11)  (585 427)  (585 427)  LC_5 Logic Functioning bit
 (42 11)  (588 427)  (588 427)  LC_5 Logic Functioning bit
 (43 11)  (589 427)  (589 427)  LC_5 Logic Functioning bit
 (51 11)  (597 427)  (597 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (549 428)  (549 428)  routing T_11_26.sp12_v_t_22 <X> T_11_26.sp12_h_r_1
 (14 12)  (560 428)  (560 428)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g3_0
 (22 12)  (568 428)  (568 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 428)  (569 428)  routing T_11_26.sp4_v_t_30 <X> T_11_26.lc_trk_g3_3
 (24 12)  (570 428)  (570 428)  routing T_11_26.sp4_v_t_30 <X> T_11_26.lc_trk_g3_3
 (27 12)  (573 428)  (573 428)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 428)  (575 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 428)  (576 428)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 428)  (577 428)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 428)  (578 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 428)  (581 428)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_6
 (36 12)  (582 428)  (582 428)  LC_6 Logic Functioning bit
 (37 12)  (583 428)  (583 428)  LC_6 Logic Functioning bit
 (38 12)  (584 428)  (584 428)  LC_6 Logic Functioning bit
 (42 12)  (588 428)  (588 428)  LC_6 Logic Functioning bit
 (43 12)  (589 428)  (589 428)  LC_6 Logic Functioning bit
 (15 13)  (561 429)  (561 429)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g3_0
 (16 13)  (562 429)  (562 429)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g3_0
 (17 13)  (563 429)  (563 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (572 429)  (572 429)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 429)  (573 429)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 429)  (576 429)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 429)  (577 429)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 429)  (578 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 429)  (579 429)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_6
 (35 13)  (581 429)  (581 429)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_6
 (36 13)  (582 429)  (582 429)  LC_6 Logic Functioning bit
 (42 13)  (588 429)  (588 429)  LC_6 Logic Functioning bit
 (43 13)  (589 429)  (589 429)  LC_6 Logic Functioning bit
 (4 14)  (550 430)  (550 430)  routing T_11_26.sp4_h_r_9 <X> T_11_26.sp4_v_t_44
 (8 14)  (554 430)  (554 430)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_h_l_47
 (10 14)  (556 430)  (556 430)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_h_l_47
 (15 14)  (561 430)  (561 430)  routing T_11_26.sp4_h_l_16 <X> T_11_26.lc_trk_g3_5
 (16 14)  (562 430)  (562 430)  routing T_11_26.sp4_h_l_16 <X> T_11_26.lc_trk_g3_5
 (17 14)  (563 430)  (563 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (577 430)  (577 430)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 430)  (578 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 430)  (580 430)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 430)  (584 430)  LC_7 Logic Functioning bit
 (39 14)  (585 430)  (585 430)  LC_7 Logic Functioning bit
 (42 14)  (588 430)  (588 430)  LC_7 Logic Functioning bit
 (43 14)  (589 430)  (589 430)  LC_7 Logic Functioning bit
 (50 14)  (596 430)  (596 430)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (550 431)  (550 431)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_h_l_44
 (5 15)  (551 431)  (551 431)  routing T_11_26.sp4_h_r_9 <X> T_11_26.sp4_v_t_44
 (6 15)  (552 431)  (552 431)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_h_l_44
 (18 15)  (564 431)  (564 431)  routing T_11_26.sp4_h_l_16 <X> T_11_26.lc_trk_g3_5
 (38 15)  (584 431)  (584 431)  LC_7 Logic Functioning bit
 (39 15)  (585 431)  (585 431)  LC_7 Logic Functioning bit
 (42 15)  (588 431)  (588 431)  LC_7 Logic Functioning bit
 (43 15)  (589 431)  (589 431)  LC_7 Logic Functioning bit


LogicTile_12_26

 (9 0)  (609 416)  (609 416)  routing T_12_26.sp4_h_l_47 <X> T_12_26.sp4_h_r_1
 (10 0)  (610 416)  (610 416)  routing T_12_26.sp4_h_l_47 <X> T_12_26.sp4_h_r_1
 (12 0)  (612 416)  (612 416)  routing T_12_26.sp4_v_b_8 <X> T_12_26.sp4_h_r_2
 (15 0)  (615 416)  (615 416)  routing T_12_26.sp4_h_r_1 <X> T_12_26.lc_trk_g0_1
 (16 0)  (616 416)  (616 416)  routing T_12_26.sp4_h_r_1 <X> T_12_26.lc_trk_g0_1
 (17 0)  (617 416)  (617 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (11 1)  (611 417)  (611 417)  routing T_12_26.sp4_v_b_8 <X> T_12_26.sp4_h_r_2
 (13 1)  (613 417)  (613 417)  routing T_12_26.sp4_v_b_8 <X> T_12_26.sp4_h_r_2
 (15 1)  (615 417)  (615 417)  routing T_12_26.sp4_v_t_5 <X> T_12_26.lc_trk_g0_0
 (16 1)  (616 417)  (616 417)  routing T_12_26.sp4_v_t_5 <X> T_12_26.lc_trk_g0_0
 (17 1)  (617 417)  (617 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (618 417)  (618 417)  routing T_12_26.sp4_h_r_1 <X> T_12_26.lc_trk_g0_1
 (22 1)  (622 417)  (622 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (601 418)  (601 418)  routing T_12_26.glb_netwk_5 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (622 418)  (622 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 418)  (633 418)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (42 2)  (642 418)  (642 418)  LC_1 Logic Functioning bit
 (47 2)  (647 418)  (647 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (600 419)  (600 419)  routing T_12_26.glb_netwk_5 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (3 3)  (603 419)  (603 419)  routing T_12_26.sp12_v_b_0 <X> T_12_26.sp12_h_l_23
 (5 3)  (605 419)  (605 419)  routing T_12_26.sp4_h_l_37 <X> T_12_26.sp4_v_t_37
 (21 3)  (621 419)  (621 419)  routing T_12_26.sp4_r_v_b_31 <X> T_12_26.lc_trk_g0_7
 (27 3)  (627 419)  (627 419)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 419)  (632 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 419)  (633 419)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.input_2_1
 (34 3)  (634 419)  (634 419)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.input_2_1
 (47 3)  (647 419)  (647 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (648 419)  (648 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 419)  (651 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (600 420)  (600 420)  routing T_12_26.glb_netwk_7 <X> T_12_26.wire_logic_cluster/lc_7/cen
 (1 4)  (601 420)  (601 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (3 4)  (603 420)  (603 420)  routing T_12_26.sp12_v_b_0 <X> T_12_26.sp12_h_r_0
 (14 4)  (614 420)  (614 420)  routing T_12_26.sp4_v_b_8 <X> T_12_26.lc_trk_g1_0
 (17 4)  (617 420)  (617 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 420)  (618 420)  routing T_12_26.wire_logic_cluster/lc_1/out <X> T_12_26.lc_trk_g1_1
 (21 4)  (621 420)  (621 420)  routing T_12_26.sp4_v_b_3 <X> T_12_26.lc_trk_g1_3
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 420)  (623 420)  routing T_12_26.sp4_v_b_3 <X> T_12_26.lc_trk_g1_3
 (28 4)  (628 420)  (628 420)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 420)  (634 420)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (46 4)  (646 420)  (646 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (600 421)  (600 421)  routing T_12_26.glb_netwk_7 <X> T_12_26.wire_logic_cluster/lc_7/cen
 (3 5)  (603 421)  (603 421)  routing T_12_26.sp12_v_b_0 <X> T_12_26.sp12_h_r_0
 (8 5)  (608 421)  (608 421)  routing T_12_26.sp4_h_l_41 <X> T_12_26.sp4_v_b_4
 (9 5)  (609 421)  (609 421)  routing T_12_26.sp4_h_l_41 <X> T_12_26.sp4_v_b_4
 (14 5)  (614 421)  (614 421)  routing T_12_26.sp4_v_b_8 <X> T_12_26.lc_trk_g1_0
 (16 5)  (616 421)  (616 421)  routing T_12_26.sp4_v_b_8 <X> T_12_26.lc_trk_g1_0
 (17 5)  (617 421)  (617 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (19 5)  (619 421)  (619 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (622 421)  (622 421)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 421)  (624 421)  routing T_12_26.bot_op_2 <X> T_12_26.lc_trk_g1_2
 (29 5)  (629 421)  (629 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 421)  (632 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 421)  (633 421)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.input_2_2
 (41 5)  (641 421)  (641 421)  LC_2 Logic Functioning bit
 (47 5)  (647 421)  (647 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (614 422)  (614 422)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (25 6)  (625 422)  (625 422)  routing T_12_26.sp4_h_l_11 <X> T_12_26.lc_trk_g1_6
 (29 6)  (629 422)  (629 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 422)  (632 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 422)  (633 422)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 422)  (634 422)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 422)  (635 422)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.input_2_3
 (37 6)  (637 422)  (637 422)  LC_3 Logic Functioning bit
 (39 6)  (639 422)  (639 422)  LC_3 Logic Functioning bit
 (40 6)  (640 422)  (640 422)  LC_3 Logic Functioning bit
 (42 6)  (642 422)  (642 422)  LC_3 Logic Functioning bit
 (43 6)  (643 422)  (643 422)  LC_3 Logic Functioning bit
 (5 7)  (605 423)  (605 423)  routing T_12_26.sp4_h_l_38 <X> T_12_26.sp4_v_t_38
 (14 7)  (614 423)  (614 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (15 7)  (615 423)  (615 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (16 7)  (616 423)  (616 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 423)  (622 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 423)  (623 423)  routing T_12_26.sp4_h_l_11 <X> T_12_26.lc_trk_g1_6
 (24 7)  (624 423)  (624 423)  routing T_12_26.sp4_h_l_11 <X> T_12_26.lc_trk_g1_6
 (25 7)  (625 423)  (625 423)  routing T_12_26.sp4_h_l_11 <X> T_12_26.lc_trk_g1_6
 (27 7)  (627 423)  (627 423)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 423)  (629 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 423)  (630 423)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 423)  (632 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 423)  (635 423)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.input_2_3
 (42 7)  (642 423)  (642 423)  LC_3 Logic Functioning bit
 (14 8)  (614 424)  (614 424)  routing T_12_26.sp4_v_b_24 <X> T_12_26.lc_trk_g2_0
 (15 8)  (615 424)  (615 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (16 8)  (616 424)  (616 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (17 8)  (617 424)  (617 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 424)  (618 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (27 8)  (627 424)  (627 424)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 424)  (629 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 424)  (630 424)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 424)  (631 424)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 424)  (632 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 424)  (633 424)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 424)  (634 424)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (42 8)  (642 424)  (642 424)  LC_4 Logic Functioning bit
 (45 8)  (645 424)  (645 424)  LC_4 Logic Functioning bit
 (50 8)  (650 424)  (650 424)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (616 425)  (616 425)  routing T_12_26.sp4_v_b_24 <X> T_12_26.lc_trk_g2_0
 (17 9)  (617 425)  (617 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (618 425)  (618 425)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (22 9)  (622 425)  (622 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 425)  (625 425)  routing T_12_26.sp4_r_v_b_34 <X> T_12_26.lc_trk_g2_2
 (28 9)  (628 425)  (628 425)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 425)  (629 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 425)  (630 425)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 425)  (631 425)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 425)  (636 425)  LC_4 Logic Functioning bit
 (38 9)  (638 425)  (638 425)  LC_4 Logic Functioning bit
 (43 9)  (643 425)  (643 425)  LC_4 Logic Functioning bit
 (45 9)  (645 425)  (645 425)  LC_4 Logic Functioning bit
 (46 9)  (646 425)  (646 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (652 425)  (652 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (13 10)  (613 426)  (613 426)  routing T_12_26.sp4_v_b_8 <X> T_12_26.sp4_v_t_45
 (26 10)  (626 426)  (626 426)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 426)  (628 426)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 426)  (634 426)  routing T_12_26.lc_trk_g1_1 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 426)  (636 426)  LC_5 Logic Functioning bit
 (37 10)  (637 426)  (637 426)  LC_5 Logic Functioning bit
 (38 10)  (638 426)  (638 426)  LC_5 Logic Functioning bit
 (41 10)  (641 426)  (641 426)  LC_5 Logic Functioning bit
 (43 10)  (643 426)  (643 426)  LC_5 Logic Functioning bit
 (27 11)  (627 427)  (627 427)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 427)  (628 427)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 427)  (630 427)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 427)  (632 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (636 427)  (636 427)  LC_5 Logic Functioning bit
 (37 11)  (637 427)  (637 427)  LC_5 Logic Functioning bit
 (9 12)  (609 428)  (609 428)  routing T_12_26.sp4_h_l_42 <X> T_12_26.sp4_h_r_10
 (10 12)  (610 428)  (610 428)  routing T_12_26.sp4_h_l_42 <X> T_12_26.sp4_h_r_10
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (627 428)  (627 428)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 428)  (630 428)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 428)  (634 428)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 428)  (636 428)  LC_6 Logic Functioning bit
 (37 12)  (637 428)  (637 428)  LC_6 Logic Functioning bit
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (39 12)  (639 428)  (639 428)  LC_6 Logic Functioning bit
 (41 12)  (641 428)  (641 428)  LC_6 Logic Functioning bit
 (42 12)  (642 428)  (642 428)  LC_6 Logic Functioning bit
 (43 12)  (643 428)  (643 428)  LC_6 Logic Functioning bit
 (45 12)  (645 428)  (645 428)  LC_6 Logic Functioning bit
 (50 12)  (650 428)  (650 428)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (653 428)  (653 428)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (608 429)  (608 429)  routing T_12_26.sp4_h_l_47 <X> T_12_26.sp4_v_b_10
 (9 13)  (609 429)  (609 429)  routing T_12_26.sp4_h_l_47 <X> T_12_26.sp4_v_b_10
 (15 13)  (615 429)  (615 429)  routing T_12_26.sp4_v_t_29 <X> T_12_26.lc_trk_g3_0
 (16 13)  (616 429)  (616 429)  routing T_12_26.sp4_v_t_29 <X> T_12_26.lc_trk_g3_0
 (17 13)  (617 429)  (617 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (618 429)  (618 429)  routing T_12_26.sp4_r_v_b_41 <X> T_12_26.lc_trk_g3_1
 (26 13)  (626 429)  (626 429)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 429)  (627 429)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 429)  (631 429)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 429)  (636 429)  LC_6 Logic Functioning bit
 (37 13)  (637 429)  (637 429)  LC_6 Logic Functioning bit
 (38 13)  (638 429)  (638 429)  LC_6 Logic Functioning bit
 (39 13)  (639 429)  (639 429)  LC_6 Logic Functioning bit
 (42 13)  (642 429)  (642 429)  LC_6 Logic Functioning bit
 (43 13)  (643 429)  (643 429)  LC_6 Logic Functioning bit
 (45 13)  (645 429)  (645 429)  LC_6 Logic Functioning bit
 (46 13)  (646 429)  (646 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (600 430)  (600 430)  routing T_12_26.glb_netwk_6 <X> T_12_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 430)  (601 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 430)  (604 430)  routing T_12_26.sp4_v_b_9 <X> T_12_26.sp4_v_t_44
 (14 14)  (614 430)  (614 430)  routing T_12_26.wire_logic_cluster/lc_4/out <X> T_12_26.lc_trk_g3_4
 (25 14)  (625 430)  (625 430)  routing T_12_26.sp4_v_b_38 <X> T_12_26.lc_trk_g3_6
 (0 15)  (600 431)  (600 431)  routing T_12_26.glb_netwk_6 <X> T_12_26.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 431)  (617 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 431)  (622 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 431)  (623 431)  routing T_12_26.sp4_v_b_38 <X> T_12_26.lc_trk_g3_6
 (25 15)  (625 431)  (625 431)  routing T_12_26.sp4_v_b_38 <X> T_12_26.lc_trk_g3_6


LogicTile_13_26

 (12 0)  (666 416)  (666 416)  routing T_13_26.sp4_v_b_2 <X> T_13_26.sp4_h_r_2
 (21 0)  (675 416)  (675 416)  routing T_13_26.wire_logic_cluster/lc_3/out <X> T_13_26.lc_trk_g0_3
 (22 0)  (676 416)  (676 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 416)  (679 416)  routing T_13_26.sp4_v_b_2 <X> T_13_26.lc_trk_g0_2
 (11 1)  (665 417)  (665 417)  routing T_13_26.sp4_v_b_2 <X> T_13_26.sp4_h_r_2
 (22 1)  (676 417)  (676 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 417)  (677 417)  routing T_13_26.sp4_v_b_2 <X> T_13_26.lc_trk_g0_2
 (1 2)  (655 418)  (655 418)  routing T_13_26.glb_netwk_5 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (681 418)  (681 418)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 418)  (682 418)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 418)  (685 418)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 418)  (688 418)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (38 2)  (692 418)  (692 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (43 2)  (697 418)  (697 418)  LC_1 Logic Functioning bit
 (0 3)  (654 419)  (654 419)  routing T_13_26.glb_netwk_5 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (26 3)  (680 419)  (680 419)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 419)  (683 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 419)  (691 419)  LC_1 Logic Functioning bit
 (39 3)  (693 419)  (693 419)  LC_1 Logic Functioning bit
 (41 3)  (695 419)  (695 419)  LC_1 Logic Functioning bit
 (43 3)  (697 419)  (697 419)  LC_1 Logic Functioning bit
 (1 4)  (655 420)  (655 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (669 420)  (669 420)  routing T_13_26.sp4_h_r_9 <X> T_13_26.lc_trk_g1_1
 (16 4)  (670 420)  (670 420)  routing T_13_26.sp4_h_r_9 <X> T_13_26.lc_trk_g1_1
 (17 4)  (671 420)  (671 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 420)  (672 420)  routing T_13_26.sp4_h_r_9 <X> T_13_26.lc_trk_g1_1
 (27 4)  (681 420)  (681 420)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 420)  (683 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 420)  (687 420)  routing T_13_26.lc_trk_g2_1 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 420)  (690 420)  LC_2 Logic Functioning bit
 (40 4)  (694 420)  (694 420)  LC_2 Logic Functioning bit
 (50 4)  (704 420)  (704 420)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (654 421)  (654 421)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/cen
 (22 5)  (676 421)  (676 421)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (677 421)  (677 421)  routing T_13_26.sp12_h_l_17 <X> T_13_26.lc_trk_g1_2
 (25 5)  (679 421)  (679 421)  routing T_13_26.sp12_h_l_17 <X> T_13_26.lc_trk_g1_2
 (26 5)  (680 421)  (680 421)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 421)  (682 421)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 421)  (683 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 421)  (684 421)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (39 5)  (693 421)  (693 421)  LC_2 Logic Functioning bit
 (43 5)  (697 421)  (697 421)  LC_2 Logic Functioning bit
 (51 5)  (705 421)  (705 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (666 422)  (666 422)  routing T_13_26.sp4_v_b_5 <X> T_13_26.sp4_h_l_40
 (13 6)  (667 422)  (667 422)  routing T_13_26.sp4_v_b_5 <X> T_13_26.sp4_v_t_40
 (16 6)  (670 422)  (670 422)  routing T_13_26.sp4_v_b_5 <X> T_13_26.lc_trk_g1_5
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 422)  (672 422)  routing T_13_26.sp4_v_b_5 <X> T_13_26.lc_trk_g1_5
 (21 6)  (675 422)  (675 422)  routing T_13_26.sp4_h_l_10 <X> T_13_26.lc_trk_g1_7
 (22 6)  (676 422)  (676 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 422)  (677 422)  routing T_13_26.sp4_h_l_10 <X> T_13_26.lc_trk_g1_7
 (24 6)  (678 422)  (678 422)  routing T_13_26.sp4_h_l_10 <X> T_13_26.lc_trk_g1_7
 (27 6)  (681 422)  (681 422)  routing T_13_26.lc_trk_g1_1 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (695 422)  (695 422)  LC_3 Logic Functioning bit
 (43 6)  (697 422)  (697 422)  LC_3 Logic Functioning bit
 (45 6)  (699 422)  (699 422)  LC_3 Logic Functioning bit
 (46 6)  (700 422)  (700 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (705 422)  (705 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (675 423)  (675 423)  routing T_13_26.sp4_h_l_10 <X> T_13_26.lc_trk_g1_7
 (31 7)  (685 423)  (685 423)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (41 7)  (695 423)  (695 423)  LC_3 Logic Functioning bit
 (43 7)  (697 423)  (697 423)  LC_3 Logic Functioning bit
 (45 7)  (699 423)  (699 423)  LC_3 Logic Functioning bit
 (16 8)  (670 424)  (670 424)  routing T_13_26.sp4_v_t_12 <X> T_13_26.lc_trk_g2_1
 (17 8)  (671 424)  (671 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 424)  (672 424)  routing T_13_26.sp4_v_t_12 <X> T_13_26.lc_trk_g2_1
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 424)  (687 424)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 424)  (688 424)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 424)  (691 424)  LC_4 Logic Functioning bit
 (39 8)  (693 424)  (693 424)  LC_4 Logic Functioning bit
 (45 8)  (699 424)  (699 424)  LC_4 Logic Functioning bit
 (46 8)  (700 424)  (700 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (705 424)  (705 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (676 425)  (676 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (680 425)  (680 425)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 425)  (683 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (38 9)  (692 425)  (692 425)  LC_4 Logic Functioning bit
 (45 9)  (699 425)  (699 425)  LC_4 Logic Functioning bit
 (4 10)  (658 426)  (658 426)  routing T_13_26.sp4_v_b_10 <X> T_13_26.sp4_v_t_43
 (6 10)  (660 426)  (660 426)  routing T_13_26.sp4_v_b_10 <X> T_13_26.sp4_v_t_43
 (11 10)  (665 426)  (665 426)  routing T_13_26.sp4_v_b_0 <X> T_13_26.sp4_v_t_45
 (13 10)  (667 426)  (667 426)  routing T_13_26.sp4_v_b_0 <X> T_13_26.sp4_v_t_45
 (27 10)  (681 426)  (681 426)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 426)  (683 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 426)  (684 426)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 426)  (686 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (695 426)  (695 426)  LC_5 Logic Functioning bit
 (43 10)  (697 426)  (697 426)  LC_5 Logic Functioning bit
 (45 10)  (699 426)  (699 426)  LC_5 Logic Functioning bit
 (46 10)  (700 426)  (700 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (684 427)  (684 427)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 427)  (685 427)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (41 11)  (695 427)  (695 427)  LC_5 Logic Functioning bit
 (43 11)  (697 427)  (697 427)  LC_5 Logic Functioning bit
 (45 11)  (699 427)  (699 427)  LC_5 Logic Functioning bit
 (14 12)  (668 428)  (668 428)  routing T_13_26.sp4_h_r_40 <X> T_13_26.lc_trk_g3_0
 (17 12)  (671 428)  (671 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 428)  (672 428)  routing T_13_26.wire_logic_cluster/lc_1/out <X> T_13_26.lc_trk_g3_1
 (22 12)  (676 428)  (676 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 428)  (677 428)  routing T_13_26.sp4_h_r_27 <X> T_13_26.lc_trk_g3_3
 (24 12)  (678 428)  (678 428)  routing T_13_26.sp4_h_r_27 <X> T_13_26.lc_trk_g3_3
 (31 12)  (685 428)  (685 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 428)  (687 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 428)  (688 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 428)  (691 428)  LC_6 Logic Functioning bit
 (39 12)  (693 428)  (693 428)  LC_6 Logic Functioning bit
 (45 12)  (699 428)  (699 428)  LC_6 Logic Functioning bit
 (14 13)  (668 429)  (668 429)  routing T_13_26.sp4_h_r_40 <X> T_13_26.lc_trk_g3_0
 (15 13)  (669 429)  (669 429)  routing T_13_26.sp4_h_r_40 <X> T_13_26.lc_trk_g3_0
 (16 13)  (670 429)  (670 429)  routing T_13_26.sp4_h_r_40 <X> T_13_26.lc_trk_g3_0
 (17 13)  (671 429)  (671 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (675 429)  (675 429)  routing T_13_26.sp4_h_r_27 <X> T_13_26.lc_trk_g3_3
 (26 13)  (680 429)  (680 429)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 429)  (683 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 429)  (685 429)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 429)  (690 429)  LC_6 Logic Functioning bit
 (38 13)  (692 429)  (692 429)  LC_6 Logic Functioning bit
 (45 13)  (699 429)  (699 429)  LC_6 Logic Functioning bit
 (51 13)  (705 429)  (705 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (654 430)  (654 430)  routing T_13_26.glb_netwk_4 <X> T_13_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 430)  (655 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 430)  (679 430)  routing T_13_26.sp4_h_r_46 <X> T_13_26.lc_trk_g3_6
 (27 14)  (681 430)  (681 430)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 430)  (682 430)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (695 430)  (695 430)  LC_7 Logic Functioning bit
 (43 14)  (697 430)  (697 430)  LC_7 Logic Functioning bit
 (45 14)  (699 430)  (699 430)  LC_7 Logic Functioning bit
 (9 15)  (663 431)  (663 431)  routing T_13_26.sp4_v_b_10 <X> T_13_26.sp4_v_t_47
 (22 15)  (676 431)  (676 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 431)  (677 431)  routing T_13_26.sp4_h_r_46 <X> T_13_26.lc_trk_g3_6
 (24 15)  (678 431)  (678 431)  routing T_13_26.sp4_h_r_46 <X> T_13_26.lc_trk_g3_6
 (25 15)  (679 431)  (679 431)  routing T_13_26.sp4_h_r_46 <X> T_13_26.lc_trk_g3_6
 (30 15)  (684 431)  (684 431)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 431)  (685 431)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (41 15)  (695 431)  (695 431)  LC_7 Logic Functioning bit
 (43 15)  (697 431)  (697 431)  LC_7 Logic Functioning bit
 (45 15)  (699 431)  (699 431)  LC_7 Logic Functioning bit
 (51 15)  (705 431)  (705 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_26

 (21 0)  (729 416)  (729 416)  routing T_14_26.wire_logic_cluster/lc_3/out <X> T_14_26.lc_trk_g0_3
 (22 0)  (730 416)  (730 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 416)  (734 416)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 416)  (735 416)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 416)  (738 416)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 416)  (740 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 416)  (742 416)  routing T_14_26.lc_trk_g1_0 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 416)  (744 416)  LC_0 Logic Functioning bit
 (37 0)  (745 416)  (745 416)  LC_0 Logic Functioning bit
 (38 0)  (746 416)  (746 416)  LC_0 Logic Functioning bit
 (39 0)  (747 416)  (747 416)  LC_0 Logic Functioning bit
 (41 0)  (749 416)  (749 416)  LC_0 Logic Functioning bit
 (43 0)  (751 416)  (751 416)  LC_0 Logic Functioning bit
 (22 1)  (730 417)  (730 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 417)  (731 417)  routing T_14_26.sp12_h_r_10 <X> T_14_26.lc_trk_g0_2
 (26 1)  (734 417)  (734 417)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 417)  (736 417)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 417)  (737 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 417)  (744 417)  LC_0 Logic Functioning bit
 (38 1)  (746 417)  (746 417)  LC_0 Logic Functioning bit
 (1 2)  (709 418)  (709 418)  routing T_14_26.glb_netwk_5 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (729 418)  (729 418)  routing T_14_26.sp4_h_l_2 <X> T_14_26.lc_trk_g0_7
 (22 2)  (730 418)  (730 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 418)  (731 418)  routing T_14_26.sp4_h_l_2 <X> T_14_26.lc_trk_g0_7
 (24 2)  (732 418)  (732 418)  routing T_14_26.sp4_h_l_2 <X> T_14_26.lc_trk_g0_7
 (27 2)  (735 418)  (735 418)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 418)  (736 418)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 418)  (739 418)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 418)  (741 418)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 418)  (744 418)  LC_1 Logic Functioning bit
 (38 2)  (746 418)  (746 418)  LC_1 Logic Functioning bit
 (41 2)  (749 418)  (749 418)  LC_1 Logic Functioning bit
 (43 2)  (751 418)  (751 418)  LC_1 Logic Functioning bit
 (0 3)  (708 419)  (708 419)  routing T_14_26.glb_netwk_5 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (26 3)  (734 419)  (734 419)  routing T_14_26.lc_trk_g0_3 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 419)  (737 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 419)  (739 419)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 419)  (745 419)  LC_1 Logic Functioning bit
 (39 3)  (747 419)  (747 419)  LC_1 Logic Functioning bit
 (41 3)  (749 419)  (749 419)  LC_1 Logic Functioning bit
 (43 3)  (751 419)  (751 419)  LC_1 Logic Functioning bit
 (1 4)  (709 420)  (709 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 420)  (722 420)  routing T_14_26.wire_logic_cluster/lc_0/out <X> T_14_26.lc_trk_g1_0
 (15 4)  (723 420)  (723 420)  routing T_14_26.sp4_v_b_17 <X> T_14_26.lc_trk_g1_1
 (16 4)  (724 420)  (724 420)  routing T_14_26.sp4_v_b_17 <X> T_14_26.lc_trk_g1_1
 (17 4)  (725 420)  (725 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (734 420)  (734 420)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 420)  (736 420)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 420)  (737 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 420)  (740 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 420)  (742 420)  routing T_14_26.lc_trk_g1_0 <X> T_14_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 420)  (744 420)  LC_2 Logic Functioning bit
 (40 4)  (748 420)  (748 420)  LC_2 Logic Functioning bit
 (50 4)  (758 420)  (758 420)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (761 420)  (761 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (708 421)  (708 421)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/cen
 (8 5)  (716 421)  (716 421)  routing T_14_26.sp4_h_l_47 <X> T_14_26.sp4_v_b_4
 (9 5)  (717 421)  (717 421)  routing T_14_26.sp4_h_l_47 <X> T_14_26.sp4_v_b_4
 (10 5)  (718 421)  (718 421)  routing T_14_26.sp4_h_l_47 <X> T_14_26.sp4_v_b_4
 (11 5)  (719 421)  (719 421)  routing T_14_26.sp4_h_l_40 <X> T_14_26.sp4_h_r_5
 (17 5)  (725 421)  (725 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (734 421)  (734 421)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 421)  (735 421)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 421)  (736 421)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 421)  (737 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 421)  (738 421)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (39 5)  (747 421)  (747 421)  LC_2 Logic Functioning bit
 (43 5)  (751 421)  (751 421)  LC_2 Logic Functioning bit
 (6 6)  (714 422)  (714 422)  routing T_14_26.sp4_v_b_0 <X> T_14_26.sp4_v_t_38
 (14 6)  (722 422)  (722 422)  routing T_14_26.wire_logic_cluster/lc_4/out <X> T_14_26.lc_trk_g1_4
 (26 6)  (734 422)  (734 422)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (32 6)  (740 422)  (740 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 422)  (742 422)  routing T_14_26.lc_trk_g1_1 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 422)  (745 422)  LC_3 Logic Functioning bit
 (39 6)  (747 422)  (747 422)  LC_3 Logic Functioning bit
 (45 6)  (753 422)  (753 422)  LC_3 Logic Functioning bit
 (48 6)  (756 422)  (756 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (713 423)  (713 423)  routing T_14_26.sp4_v_b_0 <X> T_14_26.sp4_v_t_38
 (17 7)  (725 423)  (725 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (734 423)  (734 423)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 423)  (737 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 423)  (744 423)  LC_3 Logic Functioning bit
 (38 7)  (746 423)  (746 423)  LC_3 Logic Functioning bit
 (45 7)  (753 423)  (753 423)  LC_3 Logic Functioning bit
 (51 7)  (759 423)  (759 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (723 424)  (723 424)  routing T_14_26.sp4_h_r_33 <X> T_14_26.lc_trk_g2_1
 (16 8)  (724 424)  (724 424)  routing T_14_26.sp4_h_r_33 <X> T_14_26.lc_trk_g2_1
 (17 8)  (725 424)  (725 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 424)  (726 424)  routing T_14_26.sp4_h_r_33 <X> T_14_26.lc_trk_g2_1
 (21 8)  (729 424)  (729 424)  routing T_14_26.sp4_v_t_22 <X> T_14_26.lc_trk_g2_3
 (22 8)  (730 424)  (730 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 424)  (731 424)  routing T_14_26.sp4_v_t_22 <X> T_14_26.lc_trk_g2_3
 (28 8)  (736 424)  (736 424)  routing T_14_26.lc_trk_g2_1 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 424)  (737 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 424)  (739 424)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (749 424)  (749 424)  LC_4 Logic Functioning bit
 (43 8)  (751 424)  (751 424)  LC_4 Logic Functioning bit
 (45 8)  (753 424)  (753 424)  LC_4 Logic Functioning bit
 (51 8)  (759 424)  (759 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (729 425)  (729 425)  routing T_14_26.sp4_v_t_22 <X> T_14_26.lc_trk_g2_3
 (31 9)  (739 425)  (739 425)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 425)  (749 425)  LC_4 Logic Functioning bit
 (43 9)  (751 425)  (751 425)  LC_4 Logic Functioning bit
 (45 9)  (753 425)  (753 425)  LC_4 Logic Functioning bit
 (51 9)  (759 425)  (759 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (730 426)  (730 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (729 427)  (729 427)  routing T_14_26.sp4_r_v_b_39 <X> T_14_26.lc_trk_g2_7
 (22 11)  (730 427)  (730 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 12)  (725 428)  (725 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 428)  (726 428)  routing T_14_26.wire_logic_cluster/lc_1/out <X> T_14_26.lc_trk_g3_1
 (28 12)  (736 428)  (736 428)  routing T_14_26.lc_trk_g2_7 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 428)  (737 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 428)  (738 428)  routing T_14_26.lc_trk_g2_7 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 428)  (739 428)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 428)  (740 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (749 428)  (749 428)  LC_6 Logic Functioning bit
 (43 12)  (751 428)  (751 428)  LC_6 Logic Functioning bit
 (45 12)  (753 428)  (753 428)  LC_6 Logic Functioning bit
 (51 12)  (759 428)  (759 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (738 429)  (738 429)  routing T_14_26.lc_trk_g2_7 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 429)  (739 429)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (41 13)  (749 429)  (749 429)  LC_6 Logic Functioning bit
 (43 13)  (751 429)  (751 429)  LC_6 Logic Functioning bit
 (45 13)  (753 429)  (753 429)  LC_6 Logic Functioning bit
 (0 14)  (708 430)  (708 430)  routing T_14_26.glb_netwk_4 <X> T_14_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 430)  (709 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (729 430)  (729 430)  routing T_14_26.sp4_v_t_18 <X> T_14_26.lc_trk_g3_7
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 430)  (731 430)  routing T_14_26.sp4_v_t_18 <X> T_14_26.lc_trk_g3_7
 (26 14)  (734 430)  (734 430)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (32 14)  (740 430)  (740 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (745 430)  (745 430)  LC_7 Logic Functioning bit
 (39 14)  (747 430)  (747 430)  LC_7 Logic Functioning bit
 (45 14)  (753 430)  (753 430)  LC_7 Logic Functioning bit
 (51 14)  (759 430)  (759 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (734 431)  (734 431)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 431)  (737 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 431)  (739 431)  routing T_14_26.lc_trk_g0_2 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 431)  (744 431)  LC_7 Logic Functioning bit
 (38 15)  (746 431)  (746 431)  LC_7 Logic Functioning bit
 (45 15)  (753 431)  (753 431)  LC_7 Logic Functioning bit


LogicTile_15_26

 (0 0)  (762 416)  (762 416)  Negative Clock bit

 (8 0)  (770 416)  (770 416)  routing T_15_26.sp4_v_b_1 <X> T_15_26.sp4_h_r_1
 (9 0)  (771 416)  (771 416)  routing T_15_26.sp4_v_b_1 <X> T_15_26.sp4_h_r_1
 (21 0)  (783 416)  (783 416)  routing T_15_26.wire_logic_cluster/lc_3/out <X> T_15_26.lc_trk_g0_3
 (22 0)  (784 416)  (784 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (790 416)  (790 416)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 416)  (792 416)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 416)  (793 416)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 416)  (795 416)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (37 0)  (799 416)  (799 416)  LC_0 Logic Functioning bit
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (39 0)  (801 416)  (801 416)  LC_0 Logic Functioning bit
 (41 0)  (803 416)  (803 416)  LC_0 Logic Functioning bit
 (43 0)  (805 416)  (805 416)  LC_0 Logic Functioning bit
 (45 0)  (807 416)  (807 416)  LC_0 Logic Functioning bit
 (28 1)  (790 417)  (790 417)  routing T_15_26.lc_trk_g2_0 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 417)  (792 417)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 417)  (799 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (45 1)  (807 417)  (807 417)  LC_0 Logic Functioning bit
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (14 2)  (776 418)  (776 418)  routing T_15_26.wire_logic_cluster/lc_4/out <X> T_15_26.lc_trk_g0_4
 (16 2)  (778 418)  (778 418)  routing T_15_26.sp4_v_b_13 <X> T_15_26.lc_trk_g0_5
 (17 2)  (779 418)  (779 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 418)  (780 418)  routing T_15_26.sp4_v_b_13 <X> T_15_26.lc_trk_g0_5
 (26 2)  (788 418)  (788 418)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 418)  (789 418)  routing T_15_26.lc_trk_g1_1 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 418)  (796 418)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (37 2)  (799 418)  (799 418)  LC_1 Logic Functioning bit
 (38 2)  (800 418)  (800 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (43 2)  (805 418)  (805 418)  LC_1 Logic Functioning bit
 (45 2)  (807 418)  (807 418)  LC_1 Logic Functioning bit
 (17 3)  (779 419)  (779 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 419)  (780 419)  routing T_15_26.sp4_v_b_13 <X> T_15_26.lc_trk_g0_5
 (26 3)  (788 419)  (788 419)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 419)  (790 419)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 419)  (791 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 419)  (793 419)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (38 3)  (800 419)  (800 419)  LC_1 Logic Functioning bit
 (45 3)  (807 419)  (807 419)  LC_1 Logic Functioning bit
 (1 4)  (763 420)  (763 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (4 4)  (766 420)  (766 420)  routing T_15_26.sp4_h_l_44 <X> T_15_26.sp4_v_b_3
 (6 4)  (768 420)  (768 420)  routing T_15_26.sp4_h_l_44 <X> T_15_26.sp4_v_b_3
 (9 4)  (771 420)  (771 420)  routing T_15_26.sp4_h_l_36 <X> T_15_26.sp4_h_r_4
 (10 4)  (772 420)  (772 420)  routing T_15_26.sp4_h_l_36 <X> T_15_26.sp4_h_r_4
 (14 4)  (776 420)  (776 420)  routing T_15_26.sp4_h_l_5 <X> T_15_26.lc_trk_g1_0
 (17 4)  (779 420)  (779 420)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (780 420)  (780 420)  routing T_15_26.bnr_op_1 <X> T_15_26.lc_trk_g1_1
 (21 4)  (783 420)  (783 420)  routing T_15_26.sp4_v_b_11 <X> T_15_26.lc_trk_g1_3
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 420)  (785 420)  routing T_15_26.sp4_v_b_11 <X> T_15_26.lc_trk_g1_3
 (28 4)  (790 420)  (790 420)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 420)  (792 420)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 420)  (793 420)  routing T_15_26.lc_trk_g0_5 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (37 4)  (799 420)  (799 420)  LC_2 Logic Functioning bit
 (38 4)  (800 420)  (800 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (41 4)  (803 420)  (803 420)  LC_2 Logic Functioning bit
 (43 4)  (805 420)  (805 420)  LC_2 Logic Functioning bit
 (45 4)  (807 420)  (807 420)  LC_2 Logic Functioning bit
 (5 5)  (767 421)  (767 421)  routing T_15_26.sp4_h_l_44 <X> T_15_26.sp4_v_b_3
 (14 5)  (776 421)  (776 421)  routing T_15_26.sp4_h_l_5 <X> T_15_26.lc_trk_g1_0
 (15 5)  (777 421)  (777 421)  routing T_15_26.sp4_h_l_5 <X> T_15_26.lc_trk_g1_0
 (16 5)  (778 421)  (778 421)  routing T_15_26.sp4_h_l_5 <X> T_15_26.lc_trk_g1_0
 (17 5)  (779 421)  (779 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (780 421)  (780 421)  routing T_15_26.bnr_op_1 <X> T_15_26.lc_trk_g1_1
 (21 5)  (783 421)  (783 421)  routing T_15_26.sp4_v_b_11 <X> T_15_26.lc_trk_g1_3
 (27 5)  (789 421)  (789 421)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 421)  (790 421)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 421)  (799 421)  LC_2 Logic Functioning bit
 (39 5)  (801 421)  (801 421)  LC_2 Logic Functioning bit
 (45 5)  (807 421)  (807 421)  LC_2 Logic Functioning bit
 (21 6)  (783 422)  (783 422)  routing T_15_26.sp12_h_l_4 <X> T_15_26.lc_trk_g1_7
 (22 6)  (784 422)  (784 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 422)  (786 422)  routing T_15_26.sp12_h_l_4 <X> T_15_26.lc_trk_g1_7
 (26 6)  (788 422)  (788 422)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 422)  (790 422)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 422)  (793 422)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 422)  (795 422)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (37 6)  (799 422)  (799 422)  LC_3 Logic Functioning bit
 (38 6)  (800 422)  (800 422)  LC_3 Logic Functioning bit
 (39 6)  (801 422)  (801 422)  LC_3 Logic Functioning bit
 (41 6)  (803 422)  (803 422)  LC_3 Logic Functioning bit
 (43 6)  (805 422)  (805 422)  LC_3 Logic Functioning bit
 (45 6)  (807 422)  (807 422)  LC_3 Logic Functioning bit
 (21 7)  (783 423)  (783 423)  routing T_15_26.sp12_h_l_4 <X> T_15_26.lc_trk_g1_7
 (26 7)  (788 423)  (788 423)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 423)  (790 423)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 423)  (791 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 423)  (792 423)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 423)  (798 423)  LC_3 Logic Functioning bit
 (38 7)  (800 423)  (800 423)  LC_3 Logic Functioning bit
 (45 7)  (807 423)  (807 423)  LC_3 Logic Functioning bit
 (14 8)  (776 424)  (776 424)  routing T_15_26.rgt_op_0 <X> T_15_26.lc_trk_g2_0
 (21 8)  (783 424)  (783 424)  routing T_15_26.rgt_op_3 <X> T_15_26.lc_trk_g2_3
 (22 8)  (784 424)  (784 424)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 424)  (786 424)  routing T_15_26.rgt_op_3 <X> T_15_26.lc_trk_g2_3
 (25 8)  (787 424)  (787 424)  routing T_15_26.wire_logic_cluster/lc_2/out <X> T_15_26.lc_trk_g2_2
 (26 8)  (788 424)  (788 424)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 424)  (795 424)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 424)  (796 424)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (37 8)  (799 424)  (799 424)  LC_4 Logic Functioning bit
 (38 8)  (800 424)  (800 424)  LC_4 Logic Functioning bit
 (39 8)  (801 424)  (801 424)  LC_4 Logic Functioning bit
 (41 8)  (803 424)  (803 424)  LC_4 Logic Functioning bit
 (43 8)  (805 424)  (805 424)  LC_4 Logic Functioning bit
 (45 8)  (807 424)  (807 424)  LC_4 Logic Functioning bit
 (15 9)  (777 425)  (777 425)  routing T_15_26.rgt_op_0 <X> T_15_26.lc_trk_g2_0
 (17 9)  (779 425)  (779 425)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (784 425)  (784 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (789 425)  (789 425)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 425)  (790 425)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 425)  (792 425)  routing T_15_26.lc_trk_g0_3 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (38 9)  (800 425)  (800 425)  LC_4 Logic Functioning bit
 (45 9)  (807 425)  (807 425)  LC_4 Logic Functioning bit
 (15 10)  (777 426)  (777 426)  routing T_15_26.sp4_h_r_45 <X> T_15_26.lc_trk_g2_5
 (16 10)  (778 426)  (778 426)  routing T_15_26.sp4_h_r_45 <X> T_15_26.lc_trk_g2_5
 (17 10)  (779 426)  (779 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 426)  (780 426)  routing T_15_26.sp4_h_r_45 <X> T_15_26.lc_trk_g2_5
 (21 10)  (783 426)  (783 426)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (22 10)  (784 426)  (784 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (786 426)  (786 426)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (26 10)  (788 426)  (788 426)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 426)  (792 426)  routing T_15_26.lc_trk_g0_4 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 426)  (793 426)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 426)  (795 426)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 426)  (796 426)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (37 10)  (799 426)  (799 426)  LC_5 Logic Functioning bit
 (38 10)  (800 426)  (800 426)  LC_5 Logic Functioning bit
 (39 10)  (801 426)  (801 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (43 10)  (805 426)  (805 426)  LC_5 Logic Functioning bit
 (45 10)  (807 426)  (807 426)  LC_5 Logic Functioning bit
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (780 427)  (780 427)  routing T_15_26.sp4_h_r_45 <X> T_15_26.lc_trk_g2_5
 (21 11)  (783 427)  (783 427)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (26 11)  (788 427)  (788 427)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 427)  (790 427)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 427)  (791 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 427)  (793 427)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 427)  (798 427)  LC_5 Logic Functioning bit
 (38 11)  (800 427)  (800 427)  LC_5 Logic Functioning bit
 (45 11)  (807 427)  (807 427)  LC_5 Logic Functioning bit
 (14 12)  (776 428)  (776 428)  routing T_15_26.sp4_v_b_24 <X> T_15_26.lc_trk_g3_0
 (17 12)  (779 428)  (779 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 428)  (780 428)  routing T_15_26.wire_logic_cluster/lc_1/out <X> T_15_26.lc_trk_g3_1
 (26 12)  (788 428)  (788 428)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 428)  (790 428)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 428)  (796 428)  routing T_15_26.lc_trk_g1_0 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (37 12)  (799 428)  (799 428)  LC_6 Logic Functioning bit
 (38 12)  (800 428)  (800 428)  LC_6 Logic Functioning bit
 (39 12)  (801 428)  (801 428)  LC_6 Logic Functioning bit
 (41 12)  (803 428)  (803 428)  LC_6 Logic Functioning bit
 (43 12)  (805 428)  (805 428)  LC_6 Logic Functioning bit
 (45 12)  (807 428)  (807 428)  LC_6 Logic Functioning bit
 (16 13)  (778 429)  (778 429)  routing T_15_26.sp4_v_b_24 <X> T_15_26.lc_trk_g3_0
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (27 13)  (789 429)  (789 429)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 429)  (790 429)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 429)  (791 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 429)  (792 429)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (38 13)  (800 429)  (800 429)  LC_6 Logic Functioning bit
 (45 13)  (807 429)  (807 429)  LC_6 Logic Functioning bit
 (0 14)  (762 430)  (762 430)  routing T_15_26.glb_netwk_4 <X> T_15_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 430)  (763 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 430)  (774 430)  routing T_15_26.sp4_v_b_11 <X> T_15_26.sp4_h_l_46
 (16 14)  (778 430)  (778 430)  routing T_15_26.sp4_v_b_37 <X> T_15_26.lc_trk_g3_5
 (17 14)  (779 430)  (779 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 430)  (780 430)  routing T_15_26.sp4_v_b_37 <X> T_15_26.lc_trk_g3_5
 (21 14)  (783 430)  (783 430)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 430)  (785 430)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7
 (26 14)  (788 430)  (788 430)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 430)  (793 430)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 430)  (796 430)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 430)  (799 430)  LC_7 Logic Functioning bit
 (39 14)  (801 430)  (801 430)  LC_7 Logic Functioning bit
 (45 14)  (807 430)  (807 430)  LC_7 Logic Functioning bit
 (18 15)  (780 431)  (780 431)  routing T_15_26.sp4_v_b_37 <X> T_15_26.lc_trk_g3_5
 (21 15)  (783 431)  (783 431)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7
 (26 15)  (788 431)  (788 431)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 431)  (790 431)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 431)  (791 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 431)  (793 431)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (38 15)  (800 431)  (800 431)  LC_7 Logic Functioning bit
 (45 15)  (807 431)  (807 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (0 0)  (816 416)  (816 416)  Negative Clock bit

 (13 0)  (829 416)  (829 416)  routing T_16_26.sp4_h_l_39 <X> T_16_26.sp4_v_b_2
 (14 0)  (830 416)  (830 416)  routing T_16_26.lft_op_0 <X> T_16_26.lc_trk_g0_0
 (15 0)  (831 416)  (831 416)  routing T_16_26.sp4_h_l_4 <X> T_16_26.lc_trk_g0_1
 (16 0)  (832 416)  (832 416)  routing T_16_26.sp4_h_l_4 <X> T_16_26.lc_trk_g0_1
 (17 0)  (833 416)  (833 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (834 416)  (834 416)  routing T_16_26.sp4_h_l_4 <X> T_16_26.lc_trk_g0_1
 (26 0)  (842 416)  (842 416)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 416)  (843 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 416)  (846 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (39 0)  (855 416)  (855 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (45 0)  (861 416)  (861 416)  LC_0 Logic Functioning bit
 (12 1)  (828 417)  (828 417)  routing T_16_26.sp4_h_l_39 <X> T_16_26.sp4_v_b_2
 (15 1)  (831 417)  (831 417)  routing T_16_26.lft_op_0 <X> T_16_26.lc_trk_g0_0
 (17 1)  (833 417)  (833 417)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (834 417)  (834 417)  routing T_16_26.sp4_h_l_4 <X> T_16_26.lc_trk_g0_1
 (22 1)  (838 417)  (838 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (839 417)  (839 417)  routing T_16_26.sp12_h_r_10 <X> T_16_26.lc_trk_g0_2
 (26 1)  (842 417)  (842 417)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 417)  (844 417)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 417)  (846 417)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (37 1)  (853 417)  (853 417)  LC_0 Logic Functioning bit
 (39 1)  (855 417)  (855 417)  LC_0 Logic Functioning bit
 (45 1)  (861 417)  (861 417)  LC_0 Logic Functioning bit
 (2 2)  (818 418)  (818 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 418)  (830 418)  routing T_16_26.sp4_h_l_1 <X> T_16_26.lc_trk_g0_4
 (15 2)  (831 418)  (831 418)  routing T_16_26.lft_op_5 <X> T_16_26.lc_trk_g0_5
 (17 2)  (833 418)  (833 418)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 418)  (834 418)  routing T_16_26.lft_op_5 <X> T_16_26.lc_trk_g0_5
 (15 3)  (831 419)  (831 419)  routing T_16_26.sp4_h_l_1 <X> T_16_26.lc_trk_g0_4
 (16 3)  (832 419)  (832 419)  routing T_16_26.sp4_h_l_1 <X> T_16_26.lc_trk_g0_4
 (17 3)  (833 419)  (833 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (1 4)  (817 420)  (817 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (22 4)  (838 420)  (838 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 420)  (840 420)  routing T_16_26.top_op_3 <X> T_16_26.lc_trk_g1_3
 (27 4)  (843 420)  (843 420)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 420)  (844 420)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 420)  (846 420)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 420)  (847 420)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 420)  (850 420)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 420)  (852 420)  LC_2 Logic Functioning bit
 (37 4)  (853 420)  (853 420)  LC_2 Logic Functioning bit
 (38 4)  (854 420)  (854 420)  LC_2 Logic Functioning bit
 (39 4)  (855 420)  (855 420)  LC_2 Logic Functioning bit
 (41 4)  (857 420)  (857 420)  LC_2 Logic Functioning bit
 (43 4)  (859 420)  (859 420)  LC_2 Logic Functioning bit
 (45 4)  (861 420)  (861 420)  LC_2 Logic Functioning bit
 (21 5)  (837 421)  (837 421)  routing T_16_26.top_op_3 <X> T_16_26.lc_trk_g1_3
 (29 5)  (845 421)  (845 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 421)  (846 421)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 421)  (853 421)  LC_2 Logic Functioning bit
 (39 5)  (855 421)  (855 421)  LC_2 Logic Functioning bit
 (45 5)  (861 421)  (861 421)  LC_2 Logic Functioning bit
 (16 6)  (832 422)  (832 422)  routing T_16_26.sp12_h_r_13 <X> T_16_26.lc_trk_g1_5
 (17 6)  (833 422)  (833 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (837 422)  (837 422)  routing T_16_26.wire_logic_cluster/lc_7/out <X> T_16_26.lc_trk_g1_7
 (22 6)  (838 422)  (838 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 422)  (842 422)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 422)  (844 422)  routing T_16_26.lc_trk_g2_2 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 422)  (852 422)  LC_3 Logic Functioning bit
 (37 6)  (853 422)  (853 422)  LC_3 Logic Functioning bit
 (38 6)  (854 422)  (854 422)  LC_3 Logic Functioning bit
 (39 6)  (855 422)  (855 422)  LC_3 Logic Functioning bit
 (41 6)  (857 422)  (857 422)  LC_3 Logic Functioning bit
 (43 6)  (859 422)  (859 422)  LC_3 Logic Functioning bit
 (45 6)  (861 422)  (861 422)  LC_3 Logic Functioning bit
 (15 7)  (831 423)  (831 423)  routing T_16_26.sp4_v_t_9 <X> T_16_26.lc_trk_g1_4
 (16 7)  (832 423)  (832 423)  routing T_16_26.sp4_v_t_9 <X> T_16_26.lc_trk_g1_4
 (17 7)  (833 423)  (833 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 7)  (842 423)  (842 423)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 423)  (843 423)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 423)  (844 423)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 423)  (845 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 423)  (846 423)  routing T_16_26.lc_trk_g2_2 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 423)  (847 423)  routing T_16_26.lc_trk_g0_2 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 423)  (852 423)  LC_3 Logic Functioning bit
 (38 7)  (854 423)  (854 423)  LC_3 Logic Functioning bit
 (45 7)  (861 423)  (861 423)  LC_3 Logic Functioning bit
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (841 424)  (841 424)  routing T_16_26.wire_logic_cluster/lc_2/out <X> T_16_26.lc_trk_g2_2
 (26 8)  (842 424)  (842 424)  routing T_16_26.lc_trk_g0_4 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 424)  (846 424)  routing T_16_26.lc_trk_g0_5 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 424)  (847 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 424)  (849 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (45 8)  (861 424)  (861 424)  LC_4 Logic Functioning bit
 (14 9)  (830 425)  (830 425)  routing T_16_26.sp12_v_b_16 <X> T_16_26.lc_trk_g2_0
 (16 9)  (832 425)  (832 425)  routing T_16_26.sp12_v_b_16 <X> T_16_26.lc_trk_g2_0
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (838 425)  (838 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 425)  (847 425)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (40 9)  (856 425)  (856 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (45 9)  (861 425)  (861 425)  LC_4 Logic Functioning bit
 (26 10)  (842 426)  (842 426)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 426)  (844 426)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 426)  (847 426)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 426)  (848 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 426)  (850 426)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 426)  (852 426)  LC_5 Logic Functioning bit
 (38 10)  (854 426)  (854 426)  LC_5 Logic Functioning bit
 (45 10)  (861 426)  (861 426)  LC_5 Logic Functioning bit
 (3 11)  (819 427)  (819 427)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_h_l_22
 (22 11)  (838 427)  (838 427)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 427)  (840 427)  routing T_16_26.tnl_op_6 <X> T_16_26.lc_trk_g2_6
 (25 11)  (841 427)  (841 427)  routing T_16_26.tnl_op_6 <X> T_16_26.lc_trk_g2_6
 (26 11)  (842 427)  (842 427)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 427)  (843 427)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 427)  (844 427)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 427)  (845 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 427)  (847 427)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 427)  (852 427)  LC_5 Logic Functioning bit
 (37 11)  (853 427)  (853 427)  LC_5 Logic Functioning bit
 (38 11)  (854 427)  (854 427)  LC_5 Logic Functioning bit
 (39 11)  (855 427)  (855 427)  LC_5 Logic Functioning bit
 (41 11)  (857 427)  (857 427)  LC_5 Logic Functioning bit
 (43 11)  (859 427)  (859 427)  LC_5 Logic Functioning bit
 (45 11)  (861 427)  (861 427)  LC_5 Logic Functioning bit
 (13 12)  (829 428)  (829 428)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_v_b_11
 (26 12)  (842 428)  (842 428)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 428)  (845 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 428)  (847 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 428)  (848 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 428)  (849 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 428)  (850 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 428)  (852 428)  LC_6 Logic Functioning bit
 (38 12)  (854 428)  (854 428)  LC_6 Logic Functioning bit
 (41 12)  (857 428)  (857 428)  LC_6 Logic Functioning bit
 (43 12)  (859 428)  (859 428)  LC_6 Logic Functioning bit
 (45 12)  (861 428)  (861 428)  LC_6 Logic Functioning bit
 (12 13)  (828 429)  (828 429)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_v_b_11
 (27 13)  (843 429)  (843 429)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 429)  (844 429)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 429)  (845 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 429)  (847 429)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 429)  (853 429)  LC_6 Logic Functioning bit
 (39 13)  (855 429)  (855 429)  LC_6 Logic Functioning bit
 (41 13)  (857 429)  (857 429)  LC_6 Logic Functioning bit
 (43 13)  (859 429)  (859 429)  LC_6 Logic Functioning bit
 (45 13)  (861 429)  (861 429)  LC_6 Logic Functioning bit
 (0 14)  (816 430)  (816 430)  routing T_16_26.glb_netwk_4 <X> T_16_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 430)  (817 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 430)  (834 430)  routing T_16_26.wire_logic_cluster/lc_5/out <X> T_16_26.lc_trk_g3_5
 (25 14)  (841 430)  (841 430)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g3_6
 (26 14)  (842 430)  (842 430)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 430)  (843 430)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 430)  (847 430)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 430)  (850 430)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 430)  (852 430)  LC_7 Logic Functioning bit
 (37 14)  (853 430)  (853 430)  LC_7 Logic Functioning bit
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (39 14)  (855 430)  (855 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (45 14)  (861 430)  (861 430)  LC_7 Logic Functioning bit
 (4 15)  (820 431)  (820 431)  routing T_16_26.sp4_v_b_4 <X> T_16_26.sp4_h_l_44
 (22 15)  (838 431)  (838 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 431)  (839 431)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g3_6
 (25 15)  (841 431)  (841 431)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g3_6
 (26 15)  (842 431)  (842 431)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 431)  (843 431)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 431)  (844 431)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 431)  (846 431)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 431)  (852 431)  LC_7 Logic Functioning bit
 (38 15)  (854 431)  (854 431)  LC_7 Logic Functioning bit
 (45 15)  (861 431)  (861 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (5 14)  (879 430)  (879 430)  routing T_17_26.sp4_v_b_9 <X> T_17_26.sp4_h_l_44


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25

 (6 4)  (78 404)  (78 404)  routing T_2_25.sp4_h_r_10 <X> T_2_25.sp4_v_b_3


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (7 12)  (241 412)  (241 412)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (241 413)  (241 413)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_25

 (14 0)  (302 400)  (302 400)  routing T_6_25.sp4_h_r_8 <X> T_6_25.lc_trk_g0_0
 (21 0)  (309 400)  (309 400)  routing T_6_25.sp4_v_b_3 <X> T_6_25.lc_trk_g0_3
 (22 0)  (310 400)  (310 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (311 400)  (311 400)  routing T_6_25.sp4_v_b_3 <X> T_6_25.lc_trk_g0_3
 (15 1)  (303 401)  (303 401)  routing T_6_25.sp4_h_r_8 <X> T_6_25.lc_trk_g0_0
 (16 1)  (304 401)  (304 401)  routing T_6_25.sp4_h_r_8 <X> T_6_25.lc_trk_g0_0
 (17 1)  (305 401)  (305 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (1 2)  (289 402)  (289 402)  routing T_6_25.glb_netwk_5 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (288 403)  (288 403)  routing T_6_25.glb_netwk_5 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (0 4)  (288 404)  (288 404)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_7/cen
 (1 4)  (289 404)  (289 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (303 404)  (303 404)  routing T_6_25.bot_op_1 <X> T_6_25.lc_trk_g1_1
 (17 4)  (305 404)  (305 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (0 5)  (288 405)  (288 405)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_7/cen
 (1 5)  (289 405)  (289 405)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_7/cen
 (19 7)  (307 407)  (307 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (29 8)  (317 408)  (317 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 408)  (319 408)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 408)  (320 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 408)  (321 408)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 408)  (325 408)  LC_4 Logic Functioning bit
 (39 8)  (327 408)  (327 408)  LC_4 Logic Functioning bit
 (40 8)  (328 408)  (328 408)  LC_4 Logic Functioning bit
 (42 8)  (330 408)  (330 408)  LC_4 Logic Functioning bit
 (43 8)  (331 408)  (331 408)  LC_4 Logic Functioning bit
 (45 8)  (333 408)  (333 408)  LC_4 Logic Functioning bit
 (51 8)  (339 408)  (339 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (315 409)  (315 409)  routing T_6_25.lc_trk_g1_1 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 409)  (317 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 409)  (318 409)  routing T_6_25.lc_trk_g0_3 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 409)  (319 409)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 409)  (320 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (43 9)  (331 409)  (331 409)  LC_4 Logic Functioning bit
 (45 9)  (333 409)  (333 409)  LC_4 Logic Functioning bit
 (21 10)  (309 410)  (309 410)  routing T_6_25.sp4_v_t_26 <X> T_6_25.lc_trk_g2_7
 (22 10)  (310 410)  (310 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (311 410)  (311 410)  routing T_6_25.sp4_v_t_26 <X> T_6_25.lc_trk_g2_7
 (21 11)  (309 411)  (309 411)  routing T_6_25.sp4_v_t_26 <X> T_6_25.lc_trk_g2_7
 (7 12)  (295 412)  (295 412)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (309 412)  (309 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (22 12)  (310 412)  (310 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 412)  (311 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (24 12)  (312 412)  (312 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (7 13)  (295 413)  (295 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (288 414)  (288 414)  routing T_6_25.glb_netwk_4 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 414)  (289 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (298 414)  (298 414)  routing T_6_25.sp4_v_b_5 <X> T_6_25.sp4_h_l_47
 (11 14)  (299 414)  (299 414)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_v_t_46
 (13 14)  (301 414)  (301 414)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_v_t_46


LogicTile_7_25

 (8 0)  (350 400)  (350 400)  routing T_7_25.sp4_v_b_7 <X> T_7_25.sp4_h_r_1
 (9 0)  (351 400)  (351 400)  routing T_7_25.sp4_v_b_7 <X> T_7_25.sp4_h_r_1
 (10 0)  (352 400)  (352 400)  routing T_7_25.sp4_v_b_7 <X> T_7_25.sp4_h_r_1
 (26 0)  (368 400)  (368 400)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 400)  (369 400)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 400)  (370 400)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 400)  (371 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 400)  (373 400)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 400)  (375 400)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 400)  (376 400)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (27 1)  (369 401)  (369 401)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 401)  (370 401)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 401)  (371 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 401)  (372 401)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (40 1)  (382 401)  (382 401)  LC_0 Logic Functioning bit
 (42 1)  (384 401)  (384 401)  LC_0 Logic Functioning bit
 (52 1)  (394 401)  (394 401)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (25 2)  (367 402)  (367 402)  routing T_7_25.sp4_v_t_3 <X> T_7_25.lc_trk_g0_6
 (26 2)  (368 402)  (368 402)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (31 2)  (373 402)  (373 402)  routing T_7_25.lc_trk_g0_4 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (39 2)  (381 402)  (381 402)  LC_1 Logic Functioning bit
 (53 2)  (395 402)  (395 402)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (357 403)  (357 403)  routing T_7_25.sp4_v_t_9 <X> T_7_25.lc_trk_g0_4
 (16 3)  (358 403)  (358 403)  routing T_7_25.sp4_v_t_9 <X> T_7_25.lc_trk_g0_4
 (17 3)  (359 403)  (359 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (364 403)  (364 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 403)  (365 403)  routing T_7_25.sp4_v_t_3 <X> T_7_25.lc_trk_g0_6
 (25 3)  (367 403)  (367 403)  routing T_7_25.sp4_v_t_3 <X> T_7_25.lc_trk_g0_6
 (27 3)  (369 403)  (369 403)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 403)  (370 403)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 403)  (371 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 403)  (374 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (375 403)  (375 403)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_1
 (34 3)  (376 403)  (376 403)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_1
 (35 3)  (377 403)  (377 403)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_1
 (38 3)  (380 403)  (380 403)  LC_1 Logic Functioning bit
 (15 4)  (357 404)  (357 404)  routing T_7_25.sp4_h_r_9 <X> T_7_25.lc_trk_g1_1
 (16 4)  (358 404)  (358 404)  routing T_7_25.sp4_h_r_9 <X> T_7_25.lc_trk_g1_1
 (17 4)  (359 404)  (359 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (360 404)  (360 404)  routing T_7_25.sp4_h_r_9 <X> T_7_25.lc_trk_g1_1
 (27 4)  (369 404)  (369 404)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 404)  (371 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 404)  (373 404)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 404)  (374 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 404)  (375 404)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 404)  (376 404)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (41 4)  (383 404)  (383 404)  LC_2 Logic Functioning bit
 (43 4)  (385 404)  (385 404)  LC_2 Logic Functioning bit
 (22 5)  (364 405)  (364 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (368 405)  (368 405)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 405)  (370 405)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 405)  (371 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 405)  (372 405)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (46 5)  (388 405)  (388 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (357 406)  (357 406)  routing T_7_25.sp12_h_r_5 <X> T_7_25.lc_trk_g1_5
 (17 6)  (359 406)  (359 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (360 406)  (360 406)  routing T_7_25.sp12_h_r_5 <X> T_7_25.lc_trk_g1_5
 (26 6)  (368 406)  (368 406)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (31 6)  (373 406)  (373 406)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 406)  (375 406)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (39 6)  (381 406)  (381 406)  LC_3 Logic Functioning bit
 (53 6)  (395 406)  (395 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (360 407)  (360 407)  routing T_7_25.sp12_h_r_5 <X> T_7_25.lc_trk_g1_5
 (27 7)  (369 407)  (369 407)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 407)  (370 407)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 407)  (371 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 407)  (374 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (375 407)  (375 407)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_3
 (34 7)  (376 407)  (376 407)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_3
 (35 7)  (377 407)  (377 407)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_3
 (38 7)  (380 407)  (380 407)  LC_3 Logic Functioning bit
 (53 7)  (395 407)  (395 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (367 408)  (367 408)  routing T_7_25.rgt_op_2 <X> T_7_25.lc_trk_g2_2
 (26 8)  (368 408)  (368 408)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 408)  (369 408)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 408)  (370 408)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 408)  (371 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 408)  (373 408)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 408)  (374 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 408)  (375 408)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 408)  (376 408)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (22 9)  (364 409)  (364 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (366 409)  (366 409)  routing T_7_25.rgt_op_2 <X> T_7_25.lc_trk_g2_2
 (27 9)  (369 409)  (369 409)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 409)  (371 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 409)  (372 409)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (40 9)  (382 409)  (382 409)  LC_4 Logic Functioning bit
 (42 9)  (384 409)  (384 409)  LC_4 Logic Functioning bit
 (52 9)  (394 409)  (394 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (395 409)  (395 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (368 410)  (368 410)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (31 10)  (373 410)  (373 410)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 410)  (374 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (39 10)  (381 410)  (381 410)  LC_5 Logic Functioning bit
 (15 11)  (357 411)  (357 411)  routing T_7_25.sp4_v_t_33 <X> T_7_25.lc_trk_g2_4
 (16 11)  (358 411)  (358 411)  routing T_7_25.sp4_v_t_33 <X> T_7_25.lc_trk_g2_4
 (17 11)  (359 411)  (359 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (369 411)  (369 411)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 411)  (370 411)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 411)  (371 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 411)  (373 411)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 411)  (374 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (375 411)  (375 411)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_5
 (34 11)  (376 411)  (376 411)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_5
 (35 11)  (377 411)  (377 411)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_5
 (38 11)  (380 411)  (380 411)  LC_5 Logic Functioning bit
 (51 11)  (393 411)  (393 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (395 411)  (395 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 12)  (349 412)  (349 412)  Column buffer control bit: LH_colbuf_cntl_5

 (12 12)  (354 412)  (354 412)  routing T_7_25.sp4_v_b_11 <X> T_7_25.sp4_h_r_11
 (15 12)  (357 412)  (357 412)  routing T_7_25.sp4_h_r_33 <X> T_7_25.lc_trk_g3_1
 (16 12)  (358 412)  (358 412)  routing T_7_25.sp4_h_r_33 <X> T_7_25.lc_trk_g3_1
 (17 12)  (359 412)  (359 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (360 412)  (360 412)  routing T_7_25.sp4_h_r_33 <X> T_7_25.lc_trk_g3_1
 (27 12)  (369 412)  (369 412)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 412)  (370 412)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 412)  (371 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 412)  (373 412)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 412)  (374 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 412)  (375 412)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 412)  (376 412)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (7 13)  (349 413)  (349 413)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (353 413)  (353 413)  routing T_7_25.sp4_v_b_11 <X> T_7_25.sp4_h_r_11
 (22 13)  (364 413)  (364 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (369 413)  (369 413)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 413)  (370 413)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 413)  (371 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 413)  (372 413)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (40 13)  (382 413)  (382 413)  LC_6 Logic Functioning bit
 (42 13)  (384 413)  (384 413)  LC_6 Logic Functioning bit
 (51 13)  (393 413)  (393 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (394 413)  (394 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (395 413)  (395 413)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (346 414)  (346 414)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44
 (6 14)  (348 414)  (348 414)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44
 (7 14)  (349 414)  (349 414)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (357 414)  (357 414)  routing T_7_25.sp4_h_l_24 <X> T_7_25.lc_trk_g3_5
 (16 14)  (358 414)  (358 414)  routing T_7_25.sp4_h_l_24 <X> T_7_25.lc_trk_g3_5
 (17 14)  (359 414)  (359 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (360 414)  (360 414)  routing T_7_25.sp4_h_l_24 <X> T_7_25.lc_trk_g3_5
 (26 14)  (368 414)  (368 414)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (32 14)  (374 414)  (374 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 414)  (376 414)  routing T_7_25.lc_trk_g1_1 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (39 14)  (381 414)  (381 414)  LC_7 Logic Functioning bit
 (53 14)  (395 414)  (395 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (347 415)  (347 415)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44
 (7 15)  (349 415)  (349 415)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (358 415)  (358 415)  routing T_7_25.sp12_v_b_12 <X> T_7_25.lc_trk_g3_4
 (17 15)  (359 415)  (359 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (369 415)  (369 415)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 415)  (370 415)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 415)  (371 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (374 415)  (374 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (375 415)  (375 415)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_7
 (34 15)  (376 415)  (376 415)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_7
 (35 15)  (377 415)  (377 415)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.input_2_7
 (38 15)  (380 415)  (380 415)  LC_7 Logic Functioning bit
 (53 15)  (395 415)  (395 415)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_25

 (21 0)  (417 400)  (417 400)  routing T_8_25.sp4_v_b_3 <X> T_8_25.lc_trk_g0_3
 (22 0)  (418 400)  (418 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (419 400)  (419 400)  routing T_8_25.sp4_v_b_3 <X> T_8_25.lc_trk_g0_3
 (28 0)  (424 400)  (424 400)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.wire_bram/ram/WDATA_15
 (29 0)  (425 400)  (425 400)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_15
 (37 0)  (433 400)  (433 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_bram/ram/RDATA_15 sp12_h_r_8
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (36 1)  (432 401)  (432 401)  Enable bit of Mux _out_links/OutMux6_0 => wire_bram/ram/RDATA_15 sp4_h_r_0
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_5 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (11 2)  (407 402)  (407 402)  routing T_8_25.sp4_v_b_6 <X> T_8_25.sp4_v_t_39
 (13 2)  (409 402)  (409 402)  routing T_8_25.sp4_v_b_6 <X> T_8_25.sp4_v_t_39
 (27 2)  (423 402)  (423 402)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_bram/ram/WDATA_14
 (29 2)  (425 402)  (425 402)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_7 wire_bram/ram/WDATA_14
 (30 2)  (426 402)  (426 402)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_bram/ram/WDATA_14
 (41 2)  (437 402)  (437 402)  Enable bit of Mux _out_links/OutMuxb_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_35
 (0 3)  (396 403)  (396 403)  routing T_8_25.glb_netwk_5 <X> T_8_25.wire_bram/ram/RCLK
 (4 3)  (400 403)  (400 403)  routing T_8_25.sp4_h_r_4 <X> T_8_25.sp4_h_l_37
 (6 3)  (402 403)  (402 403)  routing T_8_25.sp4_h_r_4 <X> T_8_25.sp4_h_l_37
 (22 3)  (418 403)  (418 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 403)  (421 403)  routing T_8_25.sp4_r_v_b_30 <X> T_8_25.lc_trk_g0_6
 (30 3)  (426 403)  (426 403)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_bram/ram/WDATA_14
 (3 4)  (399 404)  (399 404)  routing T_8_25.sp12_v_b_0 <X> T_8_25.sp12_h_r_0
 (11 4)  (407 404)  (407 404)  routing T_8_25.sp4_h_r_0 <X> T_8_25.sp4_v_b_5
 (15 4)  (411 404)  (411 404)  routing T_8_25.sp4_v_t_4 <X> T_8_25.lc_trk_g1_1
 (16 4)  (412 404)  (412 404)  routing T_8_25.sp4_v_t_4 <X> T_8_25.lc_trk_g1_1
 (17 4)  (413 404)  (413 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_t_4 lc_trk_g1_1
 (27 4)  (423 404)  (423 404)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_13
 (29 4)  (425 404)  (425 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_13
 (30 4)  (426 404)  (426 404)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_13
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_v_b_0 <X> T_8_25.sp12_h_r_0
 (30 5)  (426 405)  (426 405)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_13
 (4 6)  (400 406)  (400 406)  routing T_8_25.sp4_h_r_3 <X> T_8_25.sp4_v_t_38
 (16 6)  (412 406)  (412 406)  routing T_8_25.sp12_h_l_10 <X> T_8_25.lc_trk_g1_5
 (17 6)  (413 406)  (413 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_10 lc_trk_g1_5
 (22 6)  (418 406)  (418 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (419 406)  (419 406)  routing T_8_25.sp12_h_l_12 <X> T_8_25.lc_trk_g1_7
 (28 6)  (424 406)  (424 406)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_bram/ram/WDATA_12
 (29 6)  (425 406)  (425 406)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_12
 (30 6)  (426 406)  (426 406)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_bram/ram/WDATA_12
 (5 7)  (401 407)  (401 407)  routing T_8_25.sp4_h_r_3 <X> T_8_25.sp4_v_t_38
 (17 7)  (413 407)  (413 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (418 407)  (418 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (30 7)  (426 407)  (426 407)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_bram/ram/WDATA_12
 (17 8)  (413 408)  (413 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (423 408)  (423 408)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 408)  (426 408)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_bram/ram/WDATA_11
 (39 8)  (435 408)  (435 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (36 9)  (432 409)  (432 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (29 10)  (425 410)  (425 410)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_6 wire_bram/ram/WDATA_10
 (30 10)  (426 410)  (426 410)  routing T_8_25.lc_trk_g0_6 <X> T_8_25.wire_bram/ram/WDATA_10
 (38 10)  (434 410)  (434 410)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_10 sp4_v_t_15
 (9 11)  (405 411)  (405 411)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_v_t_42
 (10 11)  (406 411)  (406 411)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_v_t_42
 (22 11)  (418 411)  (418 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 411)  (421 411)  routing T_8_25.sp4_r_v_b_38 <X> T_8_25.lc_trk_g2_6
 (30 11)  (426 411)  (426 411)  routing T_8_25.lc_trk_g0_6 <X> T_8_25.wire_bram/ram/WDATA_10
 (5 12)  (401 412)  (401 412)  routing T_8_25.sp4_v_t_44 <X> T_8_25.sp4_h_r_9
 (7 12)  (403 412)  (403 412)  Column buffer control bit: MEMB_colbuf_cntl_5

 (10 12)  (406 412)  (406 412)  routing T_8_25.sp4_v_t_40 <X> T_8_25.sp4_h_r_10
 (29 12)  (425 412)  (425 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (38 12)  (434 412)  (434 412)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (30 13)  (426 413)  (426 413)  routing T_8_25.lc_trk_g0_3 <X> T_8_25.wire_bram/ram/WDATA_9
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (27 14)  (423 414)  (423 414)  routing T_8_25.lc_trk_g1_1 <X> T_8_25.wire_bram/ram/WDATA_8
 (29 14)  (425 414)  (425 414)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_8
 (0 15)  (396 415)  (396 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE
 (11 15)  (407 415)  (407 415)  routing T_8_25.sp4_h_r_3 <X> T_8_25.sp4_h_l_46
 (13 15)  (409 415)  (409 415)  routing T_8_25.sp4_h_r_3 <X> T_8_25.sp4_h_l_46
 (36 15)  (432 415)  (432 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_8 sp4_h_l_3
 (41 15)  (437 415)  (437 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_8 sp4_r_v_b_15


LogicTile_9_25

 (13 0)  (451 400)  (451 400)  routing T_9_25.sp4_v_t_39 <X> T_9_25.sp4_v_b_2
 (14 0)  (452 400)  (452 400)  routing T_9_25.sp4_v_b_8 <X> T_9_25.lc_trk_g0_0
 (21 0)  (459 400)  (459 400)  routing T_9_25.bnr_op_3 <X> T_9_25.lc_trk_g0_3
 (22 0)  (460 400)  (460 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (463 400)  (463 400)  routing T_9_25.wire_logic_cluster/lc_2/out <X> T_9_25.lc_trk_g0_2
 (26 0)  (464 400)  (464 400)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 400)  (465 400)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 400)  (468 400)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 400)  (469 400)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 400)  (470 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 400)  (472 400)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 400)  (474 400)  LC_0 Logic Functioning bit
 (38 0)  (476 400)  (476 400)  LC_0 Logic Functioning bit
 (43 0)  (481 400)  (481 400)  LC_0 Logic Functioning bit
 (13 1)  (451 401)  (451 401)  routing T_9_25.sp4_v_t_44 <X> T_9_25.sp4_h_r_2
 (14 1)  (452 401)  (452 401)  routing T_9_25.sp4_v_b_8 <X> T_9_25.lc_trk_g0_0
 (16 1)  (454 401)  (454 401)  routing T_9_25.sp4_v_b_8 <X> T_9_25.lc_trk_g0_0
 (17 1)  (455 401)  (455 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (459 401)  (459 401)  routing T_9_25.bnr_op_3 <X> T_9_25.lc_trk_g0_3
 (22 1)  (460 401)  (460 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 401)  (464 401)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 401)  (465 401)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 401)  (467 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 401)  (469 401)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 401)  (470 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 401)  (474 401)  LC_0 Logic Functioning bit
 (37 1)  (475 401)  (475 401)  LC_0 Logic Functioning bit
 (39 1)  (477 401)  (477 401)  LC_0 Logic Functioning bit
 (43 1)  (481 401)  (481 401)  LC_0 Logic Functioning bit
 (1 2)  (439 402)  (439 402)  routing T_9_25.glb_netwk_5 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (460 402)  (460 402)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 402)  (462 402)  routing T_9_25.bot_op_7 <X> T_9_25.lc_trk_g0_7
 (26 2)  (464 402)  (464 402)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 402)  (466 402)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 402)  (468 402)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (37 2)  (475 402)  (475 402)  LC_1 Logic Functioning bit
 (38 2)  (476 402)  (476 402)  LC_1 Logic Functioning bit
 (39 2)  (477 402)  (477 402)  LC_1 Logic Functioning bit
 (41 2)  (479 402)  (479 402)  LC_1 Logic Functioning bit
 (42 2)  (480 402)  (480 402)  LC_1 Logic Functioning bit
 (43 2)  (481 402)  (481 402)  LC_1 Logic Functioning bit
 (45 2)  (483 402)  (483 402)  LC_1 Logic Functioning bit
 (50 2)  (488 402)  (488 402)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (489 402)  (489 402)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (438 403)  (438 403)  routing T_9_25.glb_netwk_5 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (9 3)  (447 403)  (447 403)  routing T_9_25.sp4_v_b_5 <X> T_9_25.sp4_v_t_36
 (10 3)  (448 403)  (448 403)  routing T_9_25.sp4_v_b_5 <X> T_9_25.sp4_v_t_36
 (28 3)  (466 403)  (466 403)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 403)  (467 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 403)  (468 403)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 403)  (469 403)  routing T_9_25.lc_trk_g0_2 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 403)  (474 403)  LC_1 Logic Functioning bit
 (37 3)  (475 403)  (475 403)  LC_1 Logic Functioning bit
 (38 3)  (476 403)  (476 403)  LC_1 Logic Functioning bit
 (39 3)  (477 403)  (477 403)  LC_1 Logic Functioning bit
 (42 3)  (480 403)  (480 403)  LC_1 Logic Functioning bit
 (43 3)  (481 403)  (481 403)  LC_1 Logic Functioning bit
 (45 3)  (483 403)  (483 403)  LC_1 Logic Functioning bit
 (51 3)  (489 403)  (489 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (490 403)  (490 403)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (438 404)  (438 404)  routing T_9_25.glb_netwk_7 <X> T_9_25.wire_logic_cluster/lc_7/cen
 (1 4)  (439 404)  (439 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (443 404)  (443 404)  routing T_9_25.sp4_v_b_3 <X> T_9_25.sp4_h_r_3
 (21 4)  (459 404)  (459 404)  routing T_9_25.sp4_v_b_11 <X> T_9_25.lc_trk_g1_3
 (22 4)  (460 404)  (460 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (461 404)  (461 404)  routing T_9_25.sp4_v_b_11 <X> T_9_25.lc_trk_g1_3
 (26 4)  (464 404)  (464 404)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 404)  (465 404)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 404)  (466 404)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 404)  (471 404)  routing T_9_25.lc_trk_g2_3 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 404)  (475 404)  LC_2 Logic Functioning bit
 (39 4)  (477 404)  (477 404)  LC_2 Logic Functioning bit
 (0 5)  (438 405)  (438 405)  routing T_9_25.glb_netwk_7 <X> T_9_25.wire_logic_cluster/lc_7/cen
 (6 5)  (444 405)  (444 405)  routing T_9_25.sp4_v_b_3 <X> T_9_25.sp4_h_r_3
 (21 5)  (459 405)  (459 405)  routing T_9_25.sp4_v_b_11 <X> T_9_25.lc_trk_g1_3
 (28 5)  (466 405)  (466 405)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 405)  (467 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 405)  (469 405)  routing T_9_25.lc_trk_g2_3 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (14 6)  (452 406)  (452 406)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g1_4
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (465 406)  (465 406)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 406)  (467 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 406)  (471 406)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 406)  (473 406)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.input_2_3
 (36 6)  (474 406)  (474 406)  LC_3 Logic Functioning bit
 (38 6)  (476 406)  (476 406)  LC_3 Logic Functioning bit
 (41 6)  (479 406)  (479 406)  LC_3 Logic Functioning bit
 (46 6)  (484 406)  (484 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (446 407)  (446 407)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_41
 (10 7)  (448 407)  (448 407)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_41
 (14 7)  (452 407)  (452 407)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g1_4
 (16 7)  (454 407)  (454 407)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g1_4
 (17 7)  (455 407)  (455 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (459 407)  (459 407)  routing T_9_25.sp4_r_v_b_31 <X> T_9_25.lc_trk_g1_7
 (22 7)  (460 407)  (460 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (464 407)  (464 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 407)  (465 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 407)  (466 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 407)  (467 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 407)  (468 407)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 407)  (469 407)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 407)  (470 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (471 407)  (471 407)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.input_2_3
 (34 7)  (472 407)  (472 407)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.input_2_3
 (36 7)  (474 407)  (474 407)  LC_3 Logic Functioning bit
 (38 7)  (476 407)  (476 407)  LC_3 Logic Functioning bit
 (39 7)  (477 407)  (477 407)  LC_3 Logic Functioning bit
 (40 7)  (478 407)  (478 407)  LC_3 Logic Functioning bit
 (21 8)  (459 408)  (459 408)  routing T_9_25.wire_logic_cluster/lc_3/out <X> T_9_25.lc_trk_g2_3
 (22 8)  (460 408)  (460 408)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (463 408)  (463 408)  routing T_9_25.rgt_op_2 <X> T_9_25.lc_trk_g2_2
 (26 8)  (464 408)  (464 408)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 408)  (467 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 408)  (469 408)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 408)  (470 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 408)  (474 408)  LC_4 Logic Functioning bit
 (37 8)  (475 408)  (475 408)  LC_4 Logic Functioning bit
 (38 8)  (476 408)  (476 408)  LC_4 Logic Functioning bit
 (39 8)  (477 408)  (477 408)  LC_4 Logic Functioning bit
 (41 8)  (479 408)  (479 408)  LC_4 Logic Functioning bit
 (42 8)  (480 408)  (480 408)  LC_4 Logic Functioning bit
 (43 8)  (481 408)  (481 408)  LC_4 Logic Functioning bit
 (50 8)  (488 408)  (488 408)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 409)  (460 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 409)  (462 409)  routing T_9_25.rgt_op_2 <X> T_9_25.lc_trk_g2_2
 (26 9)  (464 409)  (464 409)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 409)  (466 409)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 409)  (467 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 409)  (468 409)  routing T_9_25.lc_trk_g0_3 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 409)  (469 409)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 409)  (474 409)  LC_4 Logic Functioning bit
 (37 9)  (475 409)  (475 409)  LC_4 Logic Functioning bit
 (38 9)  (476 409)  (476 409)  LC_4 Logic Functioning bit
 (39 9)  (477 409)  (477 409)  LC_4 Logic Functioning bit
 (42 9)  (480 409)  (480 409)  LC_4 Logic Functioning bit
 (43 9)  (481 409)  (481 409)  LC_4 Logic Functioning bit
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (455 410)  (455 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 410)  (471 410)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 410)  (472 410)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (39 10)  (477 410)  (477 410)  LC_5 Logic Functioning bit
 (42 10)  (480 410)  (480 410)  LC_5 Logic Functioning bit
 (43 10)  (481 410)  (481 410)  LC_5 Logic Functioning bit
 (50 10)  (488 410)  (488 410)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (455 411)  (455 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (460 411)  (460 411)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (462 411)  (462 411)  routing T_9_25.tnl_op_6 <X> T_9_25.lc_trk_g2_6
 (25 11)  (463 411)  (463 411)  routing T_9_25.tnl_op_6 <X> T_9_25.lc_trk_g2_6
 (31 11)  (469 411)  (469 411)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (38 11)  (476 411)  (476 411)  LC_5 Logic Functioning bit
 (39 11)  (477 411)  (477 411)  LC_5 Logic Functioning bit
 (42 11)  (480 411)  (480 411)  LC_5 Logic Functioning bit
 (43 11)  (481 411)  (481 411)  LC_5 Logic Functioning bit
 (3 12)  (441 412)  (441 412)  routing T_9_25.sp12_v_b_1 <X> T_9_25.sp12_h_r_1
 (7 12)  (445 412)  (445 412)  Column buffer control bit: LH_colbuf_cntl_5

 (10 12)  (448 412)  (448 412)  routing T_9_25.sp4_v_t_40 <X> T_9_25.sp4_h_r_10
 (22 12)  (460 412)  (460 412)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 412)  (462 412)  routing T_9_25.tnr_op_3 <X> T_9_25.lc_trk_g3_3
 (25 12)  (463 412)  (463 412)  routing T_9_25.sp4_h_r_42 <X> T_9_25.lc_trk_g3_2
 (3 13)  (441 413)  (441 413)  routing T_9_25.sp12_v_b_1 <X> T_9_25.sp12_h_r_1
 (7 13)  (445 413)  (445 413)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (452 413)  (452 413)  routing T_9_25.sp4_r_v_b_40 <X> T_9_25.lc_trk_g3_0
 (17 13)  (455 413)  (455 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (460 413)  (460 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 413)  (461 413)  routing T_9_25.sp4_h_r_42 <X> T_9_25.lc_trk_g3_2
 (24 13)  (462 413)  (462 413)  routing T_9_25.sp4_h_r_42 <X> T_9_25.lc_trk_g3_2
 (25 13)  (463 413)  (463 413)  routing T_9_25.sp4_h_r_42 <X> T_9_25.lc_trk_g3_2
 (0 14)  (438 414)  (438 414)  routing T_9_25.glb_netwk_6 <X> T_9_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 414)  (439 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (443 414)  (443 414)  routing T_9_25.sp4_v_t_44 <X> T_9_25.sp4_h_l_44
 (7 14)  (445 414)  (445 414)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (438 415)  (438 415)  routing T_9_25.glb_netwk_6 <X> T_9_25.wire_logic_cluster/lc_7/s_r
 (6 15)  (444 415)  (444 415)  routing T_9_25.sp4_v_t_44 <X> T_9_25.sp4_h_l_44
 (7 15)  (445 415)  (445 415)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (446 415)  (446 415)  routing T_9_25.sp4_v_b_7 <X> T_9_25.sp4_v_t_47
 (10 15)  (448 415)  (448 415)  routing T_9_25.sp4_v_b_7 <X> T_9_25.sp4_v_t_47
 (14 15)  (452 415)  (452 415)  routing T_9_25.sp4_r_v_b_44 <X> T_9_25.lc_trk_g3_4
 (17 15)  (455 415)  (455 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_10_25

 (21 0)  (513 400)  (513 400)  routing T_10_25.wire_logic_cluster/lc_3/out <X> T_10_25.lc_trk_g0_3
 (22 0)  (514 400)  (514 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 400)  (517 400)  routing T_10_25.sp4_v_b_2 <X> T_10_25.lc_trk_g0_2
 (27 0)  (519 400)  (519 400)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 400)  (521 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 400)  (522 400)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 400)  (524 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (529 400)  (529 400)  LC_0 Logic Functioning bit
 (39 0)  (531 400)  (531 400)  LC_0 Logic Functioning bit
 (14 1)  (506 401)  (506 401)  routing T_10_25.sp4_r_v_b_35 <X> T_10_25.lc_trk_g0_0
 (17 1)  (509 401)  (509 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (514 401)  (514 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (515 401)  (515 401)  routing T_10_25.sp4_v_b_2 <X> T_10_25.lc_trk_g0_2
 (28 1)  (520 401)  (520 401)  routing T_10_25.lc_trk_g2_0 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 401)  (521 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 401)  (523 401)  routing T_10_25.lc_trk_g0_3 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (1 2)  (493 402)  (493 402)  routing T_10_25.glb_netwk_5 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (513 402)  (513 402)  routing T_10_25.sp4_h_l_10 <X> T_10_25.lc_trk_g0_7
 (22 2)  (514 402)  (514 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 402)  (515 402)  routing T_10_25.sp4_h_l_10 <X> T_10_25.lc_trk_g0_7
 (24 2)  (516 402)  (516 402)  routing T_10_25.sp4_h_l_10 <X> T_10_25.lc_trk_g0_7
 (26 2)  (518 402)  (518 402)  routing T_10_25.lc_trk_g0_7 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 402)  (521 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 402)  (523 402)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 402)  (524 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 402)  (526 402)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 402)  (528 402)  LC_1 Logic Functioning bit
 (37 2)  (529 402)  (529 402)  LC_1 Logic Functioning bit
 (38 2)  (530 402)  (530 402)  LC_1 Logic Functioning bit
 (41 2)  (533 402)  (533 402)  LC_1 Logic Functioning bit
 (42 2)  (534 402)  (534 402)  LC_1 Logic Functioning bit
 (43 2)  (535 402)  (535 402)  LC_1 Logic Functioning bit
 (45 2)  (537 402)  (537 402)  LC_1 Logic Functioning bit
 (47 2)  (539 402)  (539 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (542 402)  (542 402)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (543 402)  (543 402)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (492 403)  (492 403)  routing T_10_25.glb_netwk_5 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (21 3)  (513 403)  (513 403)  routing T_10_25.sp4_h_l_10 <X> T_10_25.lc_trk_g0_7
 (26 3)  (518 403)  (518 403)  routing T_10_25.lc_trk_g0_7 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 403)  (521 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 403)  (528 403)  LC_1 Logic Functioning bit
 (37 3)  (529 403)  (529 403)  LC_1 Logic Functioning bit
 (38 3)  (530 403)  (530 403)  LC_1 Logic Functioning bit
 (39 3)  (531 403)  (531 403)  LC_1 Logic Functioning bit
 (41 3)  (533 403)  (533 403)  LC_1 Logic Functioning bit
 (42 3)  (534 403)  (534 403)  LC_1 Logic Functioning bit
 (43 3)  (535 403)  (535 403)  LC_1 Logic Functioning bit
 (45 3)  (537 403)  (537 403)  LC_1 Logic Functioning bit
 (51 3)  (543 403)  (543 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (492 404)  (492 404)  routing T_10_25.glb_netwk_7 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (1 4)  (493 404)  (493 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (13 4)  (505 404)  (505 404)  routing T_10_25.sp4_v_t_40 <X> T_10_25.sp4_v_b_5
 (15 4)  (507 404)  (507 404)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g1_1
 (16 4)  (508 404)  (508 404)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g1_1
 (17 4)  (509 404)  (509 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (510 404)  (510 404)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g1_1
 (25 4)  (517 404)  (517 404)  routing T_10_25.sp4_v_b_2 <X> T_10_25.lc_trk_g1_2
 (27 4)  (519 404)  (519 404)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 404)  (520 404)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 404)  (526 404)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (41 4)  (533 404)  (533 404)  LC_2 Logic Functioning bit
 (43 4)  (535 404)  (535 404)  LC_2 Logic Functioning bit
 (46 4)  (538 404)  (538 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (544 404)  (544 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (492 405)  (492 405)  routing T_10_25.glb_netwk_7 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (19 5)  (511 405)  (511 405)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (514 405)  (514 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (515 405)  (515 405)  routing T_10_25.sp4_v_b_2 <X> T_10_25.lc_trk_g1_2
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (41 5)  (533 405)  (533 405)  LC_2 Logic Functioning bit
 (43 5)  (535 405)  (535 405)  LC_2 Logic Functioning bit
 (48 5)  (540 405)  (540 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (545 405)  (545 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 406)  (506 406)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g1_4
 (16 6)  (508 406)  (508 406)  routing T_10_25.sp4_v_b_13 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 406)  (510 406)  routing T_10_25.sp4_v_b_13 <X> T_10_25.lc_trk_g1_5
 (26 6)  (518 406)  (518 406)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 406)  (520 406)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 406)  (521 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 406)  (522 406)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 406)  (525 406)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 406)  (526 406)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 406)  (528 406)  LC_3 Logic Functioning bit
 (37 6)  (529 406)  (529 406)  LC_3 Logic Functioning bit
 (39 6)  (531 406)  (531 406)  LC_3 Logic Functioning bit
 (43 6)  (535 406)  (535 406)  LC_3 Logic Functioning bit
 (47 6)  (539 406)  (539 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (542 406)  (542 406)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (506 407)  (506 407)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g1_4
 (16 7)  (508 407)  (508 407)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g1_4
 (17 7)  (509 407)  (509 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (510 407)  (510 407)  routing T_10_25.sp4_v_b_13 <X> T_10_25.lc_trk_g1_5
 (27 7)  (519 407)  (519 407)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 407)  (520 407)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 407)  (521 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (38 7)  (530 407)  (530 407)  LC_3 Logic Functioning bit
 (43 7)  (535 407)  (535 407)  LC_3 Logic Functioning bit
 (8 8)  (500 408)  (500 408)  routing T_10_25.sp4_v_b_1 <X> T_10_25.sp4_h_r_7
 (9 8)  (501 408)  (501 408)  routing T_10_25.sp4_v_b_1 <X> T_10_25.sp4_h_r_7
 (10 8)  (502 408)  (502 408)  routing T_10_25.sp4_v_b_1 <X> T_10_25.sp4_h_r_7
 (15 9)  (507 409)  (507 409)  routing T_10_25.sp4_v_t_29 <X> T_10_25.lc_trk_g2_0
 (16 9)  (508 409)  (508 409)  routing T_10_25.sp4_v_t_29 <X> T_10_25.lc_trk_g2_0
 (17 9)  (509 409)  (509 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (8 10)  (500 410)  (500 410)  routing T_10_25.sp4_h_r_11 <X> T_10_25.sp4_h_l_42
 (10 10)  (502 410)  (502 410)  routing T_10_25.sp4_h_r_11 <X> T_10_25.sp4_h_l_42
 (12 10)  (504 410)  (504 410)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_h_l_45
 (26 10)  (518 410)  (518 410)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 410)  (519 410)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (532 410)  (532 410)  LC_5 Logic Functioning bit
 (41 10)  (533 410)  (533 410)  LC_5 Logic Functioning bit
 (13 11)  (505 411)  (505 411)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_h_l_45
 (16 11)  (508 411)  (508 411)  routing T_10_25.sp12_v_b_12 <X> T_10_25.lc_trk_g2_4
 (17 11)  (509 411)  (509 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (19 11)  (511 411)  (511 411)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (27 11)  (519 411)  (519 411)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 411)  (520 411)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 411)  (521 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 411)  (523 411)  routing T_10_25.lc_trk_g0_2 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 411)  (524 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (525 411)  (525 411)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.input_2_5
 (34 11)  (526 411)  (526 411)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.input_2_5
 (35 11)  (527 411)  (527 411)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.input_2_5
 (36 11)  (528 411)  (528 411)  LC_5 Logic Functioning bit
 (38 11)  (530 411)  (530 411)  LC_5 Logic Functioning bit
 (40 11)  (532 411)  (532 411)  LC_5 Logic Functioning bit
 (41 11)  (533 411)  (533 411)  LC_5 Logic Functioning bit
 (7 12)  (499 412)  (499 412)  Column buffer control bit: LH_colbuf_cntl_5

 (10 12)  (502 412)  (502 412)  routing T_10_25.sp4_v_t_40 <X> T_10_25.sp4_h_r_10
 (14 12)  (506 412)  (506 412)  routing T_10_25.bnl_op_0 <X> T_10_25.lc_trk_g3_0
 (16 12)  (508 412)  (508 412)  routing T_10_25.sp4_v_b_33 <X> T_10_25.lc_trk_g3_1
 (17 12)  (509 412)  (509 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 412)  (510 412)  routing T_10_25.sp4_v_b_33 <X> T_10_25.lc_trk_g3_1
 (25 12)  (517 412)  (517 412)  routing T_10_25.sp4_v_b_26 <X> T_10_25.lc_trk_g3_2
 (27 12)  (519 412)  (519 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 412)  (520 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 412)  (522 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 412)  (523 412)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 412)  (526 412)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (42 12)  (534 412)  (534 412)  LC_6 Logic Functioning bit
 (45 12)  (537 412)  (537 412)  LC_6 Logic Functioning bit
 (50 12)  (542 412)  (542 412)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (499 413)  (499 413)  Column buffer control bit: LH_colbuf_cntl_4

 (9 13)  (501 413)  (501 413)  routing T_10_25.sp4_v_t_47 <X> T_10_25.sp4_v_b_10
 (14 13)  (506 413)  (506 413)  routing T_10_25.bnl_op_0 <X> T_10_25.lc_trk_g3_0
 (17 13)  (509 413)  (509 413)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (510 413)  (510 413)  routing T_10_25.sp4_v_b_33 <X> T_10_25.lc_trk_g3_1
 (22 13)  (514 413)  (514 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 413)  (515 413)  routing T_10_25.sp4_v_b_26 <X> T_10_25.lc_trk_g3_2
 (28 13)  (520 413)  (520 413)  routing T_10_25.lc_trk_g2_0 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 413)  (522 413)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 413)  (528 413)  LC_6 Logic Functioning bit
 (38 13)  (530 413)  (530 413)  LC_6 Logic Functioning bit
 (43 13)  (535 413)  (535 413)  LC_6 Logic Functioning bit
 (45 13)  (537 413)  (537 413)  LC_6 Logic Functioning bit
 (47 13)  (539 413)  (539 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (543 413)  (543 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (492 414)  (492 414)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 414)  (493 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (499 414)  (499 414)  Column buffer control bit: LH_colbuf_cntl_7

 (13 14)  (505 414)  (505 414)  routing T_10_25.sp4_v_b_11 <X> T_10_25.sp4_v_t_46
 (25 14)  (517 414)  (517 414)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g3_6
 (0 15)  (492 415)  (492 415)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (499 415)  (499 415)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (507 415)  (507 415)  routing T_10_25.sp4_v_t_33 <X> T_10_25.lc_trk_g3_4
 (16 15)  (508 415)  (508 415)  routing T_10_25.sp4_v_t_33 <X> T_10_25.lc_trk_g3_4
 (17 15)  (509 415)  (509 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (514 415)  (514 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 415)  (515 415)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g3_6
 (25 15)  (517 415)  (517 415)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g3_6


LogicTile_11_25

 (3 0)  (549 400)  (549 400)  routing T_11_25.sp12_h_r_0 <X> T_11_25.sp12_v_b_0
 (21 0)  (567 400)  (567 400)  routing T_11_25.wire_logic_cluster/lc_3/out <X> T_11_25.lc_trk_g0_3
 (22 0)  (568 400)  (568 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 400)  (571 400)  routing T_11_25.lft_op_2 <X> T_11_25.lc_trk_g0_2
 (26 0)  (572 400)  (572 400)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 400)  (575 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 400)  (576 400)  routing T_11_25.lc_trk_g0_5 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 400)  (583 400)  LC_0 Logic Functioning bit
 (39 0)  (585 400)  (585 400)  LC_0 Logic Functioning bit
 (3 1)  (549 401)  (549 401)  routing T_11_25.sp12_h_r_0 <X> T_11_25.sp12_v_b_0
 (22 1)  (568 401)  (568 401)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 401)  (570 401)  routing T_11_25.lft_op_2 <X> T_11_25.lc_trk_g0_2
 (26 1)  (572 401)  (572 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 401)  (573 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 401)  (574 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 401)  (575 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 401)  (577 401)  routing T_11_25.lc_trk_g0_3 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (1 2)  (547 402)  (547 402)  routing T_11_25.glb_netwk_5 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (550 402)  (550 402)  routing T_11_25.sp4_v_b_0 <X> T_11_25.sp4_v_t_37
 (17 2)  (563 402)  (563 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (28 2)  (574 402)  (574 402)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 402)  (575 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 402)  (576 402)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 402)  (577 402)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 402)  (578 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 402)  (580 402)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 402)  (582 402)  LC_1 Logic Functioning bit
 (37 2)  (583 402)  (583 402)  LC_1 Logic Functioning bit
 (38 2)  (584 402)  (584 402)  LC_1 Logic Functioning bit
 (41 2)  (587 402)  (587 402)  LC_1 Logic Functioning bit
 (42 2)  (588 402)  (588 402)  LC_1 Logic Functioning bit
 (43 2)  (589 402)  (589 402)  LC_1 Logic Functioning bit
 (45 2)  (591 402)  (591 402)  LC_1 Logic Functioning bit
 (48 2)  (594 402)  (594 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (596 402)  (596 402)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 403)  (546 403)  routing T_11_25.glb_netwk_5 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (8 3)  (554 403)  (554 403)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_v_t_36
 (18 3)  (564 403)  (564 403)  routing T_11_25.sp4_r_v_b_29 <X> T_11_25.lc_trk_g0_5
 (26 3)  (572 403)  (572 403)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 403)  (573 403)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 403)  (574 403)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 403)  (575 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 403)  (582 403)  LC_1 Logic Functioning bit
 (37 3)  (583 403)  (583 403)  LC_1 Logic Functioning bit
 (38 3)  (584 403)  (584 403)  LC_1 Logic Functioning bit
 (39 3)  (585 403)  (585 403)  LC_1 Logic Functioning bit
 (41 3)  (587 403)  (587 403)  LC_1 Logic Functioning bit
 (42 3)  (588 403)  (588 403)  LC_1 Logic Functioning bit
 (43 3)  (589 403)  (589 403)  LC_1 Logic Functioning bit
 (45 3)  (591 403)  (591 403)  LC_1 Logic Functioning bit
 (46 3)  (592 403)  (592 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (546 404)  (546 404)  routing T_11_25.glb_netwk_7 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (1 4)  (547 404)  (547 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (554 404)  (554 404)  routing T_11_25.sp4_v_b_10 <X> T_11_25.sp4_h_r_4
 (9 4)  (555 404)  (555 404)  routing T_11_25.sp4_v_b_10 <X> T_11_25.sp4_h_r_4
 (10 4)  (556 404)  (556 404)  routing T_11_25.sp4_v_b_10 <X> T_11_25.sp4_h_r_4
 (0 5)  (546 405)  (546 405)  routing T_11_25.glb_netwk_7 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (6 5)  (552 405)  (552 405)  routing T_11_25.sp4_h_l_38 <X> T_11_25.sp4_h_r_3
 (17 5)  (563 405)  (563 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (16 6)  (562 406)  (562 406)  routing T_11_25.sp4_v_b_5 <X> T_11_25.lc_trk_g1_5
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 406)  (564 406)  routing T_11_25.sp4_v_b_5 <X> T_11_25.lc_trk_g1_5
 (25 6)  (571 406)  (571 406)  routing T_11_25.sp4_h_r_14 <X> T_11_25.lc_trk_g1_6
 (26 6)  (572 406)  (572 406)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 406)  (575 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 406)  (578 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 406)  (579 406)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 406)  (580 406)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 406)  (581 406)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.input_2_3
 (36 6)  (582 406)  (582 406)  LC_3 Logic Functioning bit
 (38 6)  (584 406)  (584 406)  LC_3 Logic Functioning bit
 (41 6)  (587 406)  (587 406)  LC_3 Logic Functioning bit
 (42 6)  (588 406)  (588 406)  LC_3 Logic Functioning bit
 (43 6)  (589 406)  (589 406)  LC_3 Logic Functioning bit
 (22 7)  (568 407)  (568 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 407)  (569 407)  routing T_11_25.sp4_h_r_14 <X> T_11_25.lc_trk_g1_6
 (24 7)  (570 407)  (570 407)  routing T_11_25.sp4_h_r_14 <X> T_11_25.lc_trk_g1_6
 (27 7)  (573 407)  (573 407)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 407)  (574 407)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 407)  (575 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 407)  (576 407)  routing T_11_25.lc_trk_g0_2 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 407)  (578 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 407)  (580 407)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.input_2_3
 (35 7)  (581 407)  (581 407)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.input_2_3
 (42 7)  (588 407)  (588 407)  LC_3 Logic Functioning bit
 (43 7)  (589 407)  (589 407)  LC_3 Logic Functioning bit
 (52 7)  (598 407)  (598 407)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (11 8)  (557 408)  (557 408)  routing T_11_25.sp4_h_r_3 <X> T_11_25.sp4_v_b_8
 (21 8)  (567 408)  (567 408)  routing T_11_25.bnl_op_3 <X> T_11_25.lc_trk_g2_3
 (22 8)  (568 408)  (568 408)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (572 408)  (572 408)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 408)  (573 408)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 408)  (575 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 408)  (579 408)  routing T_11_25.lc_trk_g2_3 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 408)  (582 408)  LC_4 Logic Functioning bit
 (37 8)  (583 408)  (583 408)  LC_4 Logic Functioning bit
 (38 8)  (584 408)  (584 408)  LC_4 Logic Functioning bit
 (41 8)  (587 408)  (587 408)  LC_4 Logic Functioning bit
 (42 8)  (588 408)  (588 408)  LC_4 Logic Functioning bit
 (43 8)  (589 408)  (589 408)  LC_4 Logic Functioning bit
 (50 8)  (596 408)  (596 408)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (556 409)  (556 409)  routing T_11_25.sp4_h_r_2 <X> T_11_25.sp4_v_b_7
 (21 9)  (567 409)  (567 409)  routing T_11_25.bnl_op_3 <X> T_11_25.lc_trk_g2_3
 (27 9)  (573 409)  (573 409)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 409)  (574 409)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 409)  (575 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 409)  (577 409)  routing T_11_25.lc_trk_g2_3 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 409)  (582 409)  LC_4 Logic Functioning bit
 (37 9)  (583 409)  (583 409)  LC_4 Logic Functioning bit
 (38 9)  (584 409)  (584 409)  LC_4 Logic Functioning bit
 (39 9)  (585 409)  (585 409)  LC_4 Logic Functioning bit
 (41 9)  (587 409)  (587 409)  LC_4 Logic Functioning bit
 (42 9)  (588 409)  (588 409)  LC_4 Logic Functioning bit
 (43 9)  (589 409)  (589 409)  LC_4 Logic Functioning bit
 (6 10)  (552 410)  (552 410)  routing T_11_25.sp4_v_b_3 <X> T_11_25.sp4_v_t_43
 (14 10)  (560 410)  (560 410)  routing T_11_25.rgt_op_4 <X> T_11_25.lc_trk_g2_4
 (5 11)  (551 411)  (551 411)  routing T_11_25.sp4_v_b_3 <X> T_11_25.sp4_v_t_43
 (15 11)  (561 411)  (561 411)  routing T_11_25.rgt_op_4 <X> T_11_25.lc_trk_g2_4
 (17 11)  (563 411)  (563 411)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (7 12)  (553 412)  (553 412)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (554 412)  (554 412)  routing T_11_25.sp4_v_b_4 <X> T_11_25.sp4_h_r_10
 (9 12)  (555 412)  (555 412)  routing T_11_25.sp4_v_b_4 <X> T_11_25.sp4_h_r_10
 (10 12)  (556 412)  (556 412)  routing T_11_25.sp4_v_b_4 <X> T_11_25.sp4_h_r_10
 (15 12)  (561 412)  (561 412)  routing T_11_25.sp4_v_t_28 <X> T_11_25.lc_trk_g3_1
 (16 12)  (562 412)  (562 412)  routing T_11_25.sp4_v_t_28 <X> T_11_25.lc_trk_g3_1
 (17 12)  (563 412)  (563 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (7 13)  (553 413)  (553 413)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 413)  (570 413)  routing T_11_25.tnr_op_2 <X> T_11_25.lc_trk_g3_2
 (0 14)  (546 414)  (546 414)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 414)  (547 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (552 414)  (552 414)  routing T_11_25.sp4_h_l_41 <X> T_11_25.sp4_v_t_44
 (7 14)  (553 414)  (553 414)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (560 414)  (560 414)  routing T_11_25.sp4_h_r_36 <X> T_11_25.lc_trk_g3_4
 (15 14)  (561 414)  (561 414)  routing T_11_25.sp4_h_l_24 <X> T_11_25.lc_trk_g3_5
 (16 14)  (562 414)  (562 414)  routing T_11_25.sp4_h_l_24 <X> T_11_25.lc_trk_g3_5
 (17 14)  (563 414)  (563 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 414)  (564 414)  routing T_11_25.sp4_h_l_24 <X> T_11_25.lc_trk_g3_5
 (21 14)  (567 414)  (567 414)  routing T_11_25.sp12_v_b_7 <X> T_11_25.lc_trk_g3_7
 (22 14)  (568 414)  (568 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (570 414)  (570 414)  routing T_11_25.sp12_v_b_7 <X> T_11_25.lc_trk_g3_7
 (0 15)  (546 415)  (546 415)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (558 415)  (558 415)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_t_46
 (15 15)  (561 415)  (561 415)  routing T_11_25.sp4_h_r_36 <X> T_11_25.lc_trk_g3_4
 (16 15)  (562 415)  (562 415)  routing T_11_25.sp4_h_r_36 <X> T_11_25.lc_trk_g3_4
 (17 15)  (563 415)  (563 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (567 415)  (567 415)  routing T_11_25.sp12_v_b_7 <X> T_11_25.lc_trk_g3_7


LogicTile_12_25

 (2 0)  (602 400)  (602 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 0)  (612 400)  (612 400)  routing T_12_25.sp4_h_l_46 <X> T_12_25.sp4_h_r_2
 (15 0)  (615 400)  (615 400)  routing T_12_25.top_op_1 <X> T_12_25.lc_trk_g0_1
 (17 0)  (617 400)  (617 400)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (13 1)  (613 401)  (613 401)  routing T_12_25.sp4_h_l_46 <X> T_12_25.sp4_h_r_2
 (18 1)  (618 401)  (618 401)  routing T_12_25.top_op_1 <X> T_12_25.lc_trk_g0_1
 (10 2)  (610 402)  (610 402)  routing T_12_25.sp4_v_b_8 <X> T_12_25.sp4_h_l_36
 (26 2)  (626 402)  (626 402)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 402)  (628 402)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 402)  (629 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 402)  (630 402)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 402)  (634 402)  routing T_12_25.lc_trk_g1_1 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 402)  (635 402)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.input_2_1
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (41 2)  (641 402)  (641 402)  LC_1 Logic Functioning bit
 (43 2)  (643 402)  (643 402)  LC_1 Logic Functioning bit
 (28 3)  (628 403)  (628 403)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 403)  (632 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 403)  (633 403)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.input_2_1
 (34 3)  (634 403)  (634 403)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.input_2_1
 (36 3)  (636 403)  (636 403)  LC_1 Logic Functioning bit
 (40 3)  (640 403)  (640 403)  LC_1 Logic Functioning bit
 (42 3)  (642 403)  (642 403)  LC_1 Logic Functioning bit
 (43 3)  (643 403)  (643 403)  LC_1 Logic Functioning bit
 (48 3)  (648 403)  (648 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (608 404)  (608 404)  routing T_12_25.sp4_h_l_45 <X> T_12_25.sp4_h_r_4
 (10 4)  (610 404)  (610 404)  routing T_12_25.sp4_h_l_45 <X> T_12_25.sp4_h_r_4
 (17 4)  (617 404)  (617 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (626 404)  (626 404)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 404)  (633 404)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 404)  (642 404)  LC_2 Logic Functioning bit
 (50 4)  (650 404)  (650 404)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (614 405)  (614 405)  routing T_12_25.sp12_h_r_16 <X> T_12_25.lc_trk_g1_0
 (16 5)  (616 405)  (616 405)  routing T_12_25.sp12_h_r_16 <X> T_12_25.lc_trk_g1_0
 (17 5)  (617 405)  (617 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (627 405)  (627 405)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 405)  (628 405)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 405)  (631 405)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (43 5)  (643 405)  (643 405)  LC_2 Logic Functioning bit
 (8 6)  (608 406)  (608 406)  routing T_12_25.sp4_v_t_41 <X> T_12_25.sp4_h_l_41
 (9 6)  (609 406)  (609 406)  routing T_12_25.sp4_v_t_41 <X> T_12_25.sp4_h_l_41
 (11 6)  (611 406)  (611 406)  routing T_12_25.sp4_v_b_2 <X> T_12_25.sp4_v_t_40
 (4 7)  (604 407)  (604 407)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_h_l_38
 (12 7)  (612 407)  (612 407)  routing T_12_25.sp4_v_b_2 <X> T_12_25.sp4_v_t_40
 (9 8)  (609 408)  (609 408)  routing T_12_25.sp4_h_l_41 <X> T_12_25.sp4_h_r_7
 (10 8)  (610 408)  (610 408)  routing T_12_25.sp4_h_l_41 <X> T_12_25.sp4_h_r_7
 (26 8)  (626 408)  (626 408)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 408)  (634 408)  routing T_12_25.lc_trk_g1_0 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 408)  (635 408)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.input_2_4
 (36 8)  (636 408)  (636 408)  LC_4 Logic Functioning bit
 (38 8)  (638 408)  (638 408)  LC_4 Logic Functioning bit
 (43 8)  (643 408)  (643 408)  LC_4 Logic Functioning bit
 (13 9)  (613 409)  (613 409)  routing T_12_25.sp4_v_t_38 <X> T_12_25.sp4_h_r_8
 (14 9)  (614 409)  (614 409)  routing T_12_25.tnl_op_0 <X> T_12_25.lc_trk_g2_0
 (15 9)  (615 409)  (615 409)  routing T_12_25.tnl_op_0 <X> T_12_25.lc_trk_g2_0
 (17 9)  (617 409)  (617 409)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (626 409)  (626 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 409)  (627 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 409)  (628 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 409)  (632 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 409)  (633 409)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.input_2_4
 (35 9)  (635 409)  (635 409)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.input_2_4
 (36 9)  (636 409)  (636 409)  LC_4 Logic Functioning bit
 (37 9)  (637 409)  (637 409)  LC_4 Logic Functioning bit
 (38 9)  (638 409)  (638 409)  LC_4 Logic Functioning bit
 (42 9)  (642 409)  (642 409)  LC_4 Logic Functioning bit
 (4 10)  (604 410)  (604 410)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_v_t_43
 (6 10)  (606 410)  (606 410)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_v_t_43
 (14 10)  (614 410)  (614 410)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g2_4
 (15 10)  (615 410)  (615 410)  routing T_12_25.sp12_v_t_2 <X> T_12_25.lc_trk_g2_5
 (17 10)  (617 410)  (617 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 410)  (618 410)  routing T_12_25.sp12_v_t_2 <X> T_12_25.lc_trk_g2_5
 (25 10)  (625 410)  (625 410)  routing T_12_25.sp12_v_b_6 <X> T_12_25.lc_trk_g2_6
 (14 11)  (614 411)  (614 411)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g2_4
 (15 11)  (615 411)  (615 411)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g2_4
 (16 11)  (616 411)  (616 411)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g2_4
 (17 11)  (617 411)  (617 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (618 411)  (618 411)  routing T_12_25.sp12_v_t_2 <X> T_12_25.lc_trk_g2_5
 (22 11)  (622 411)  (622 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (624 411)  (624 411)  routing T_12_25.sp12_v_b_6 <X> T_12_25.lc_trk_g2_6
 (25 11)  (625 411)  (625 411)  routing T_12_25.sp12_v_b_6 <X> T_12_25.lc_trk_g2_6
 (7 12)  (607 412)  (607 412)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (608 412)  (608 412)  routing T_12_25.sp4_h_l_47 <X> T_12_25.sp4_h_r_10
 (12 12)  (612 412)  (612 412)  routing T_12_25.sp4_v_b_5 <X> T_12_25.sp4_h_r_11
 (21 12)  (621 412)  (621 412)  routing T_12_25.bnl_op_3 <X> T_12_25.lc_trk_g3_3
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (627 412)  (627 412)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 412)  (628 412)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 412)  (630 412)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 412)  (633 412)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 412)  (634 412)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (6 13)  (606 413)  (606 413)  routing T_12_25.sp4_h_l_44 <X> T_12_25.sp4_h_r_9
 (11 13)  (611 413)  (611 413)  routing T_12_25.sp4_v_b_5 <X> T_12_25.sp4_h_r_11
 (13 13)  (613 413)  (613 413)  routing T_12_25.sp4_v_b_5 <X> T_12_25.sp4_h_r_11
 (16 13)  (616 413)  (616 413)  routing T_12_25.sp12_v_b_8 <X> T_12_25.lc_trk_g3_0
 (17 13)  (617 413)  (617 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (621 413)  (621 413)  routing T_12_25.bnl_op_3 <X> T_12_25.lc_trk_g3_3
 (22 13)  (622 413)  (622 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 413)  (623 413)  routing T_12_25.sp12_v_t_9 <X> T_12_25.lc_trk_g3_2
 (28 13)  (628 413)  (628 413)  routing T_12_25.lc_trk_g2_0 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 413)  (629 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 413)  (630 413)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 413)  (636 413)  LC_6 Logic Functioning bit
 (37 13)  (637 413)  (637 413)  LC_6 Logic Functioning bit
 (38 13)  (638 413)  (638 413)  LC_6 Logic Functioning bit
 (39 13)  (639 413)  (639 413)  LC_6 Logic Functioning bit
 (40 13)  (640 413)  (640 413)  LC_6 Logic Functioning bit
 (41 13)  (641 413)  (641 413)  LC_6 Logic Functioning bit
 (42 13)  (642 413)  (642 413)  LC_6 Logic Functioning bit
 (43 13)  (643 413)  (643 413)  LC_6 Logic Functioning bit
 (7 14)  (607 414)  (607 414)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (616 414)  (616 414)  routing T_12_25.sp4_v_b_37 <X> T_12_25.lc_trk_g3_5
 (17 14)  (617 414)  (617 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 414)  (618 414)  routing T_12_25.sp4_v_b_37 <X> T_12_25.lc_trk_g3_5
 (22 14)  (622 414)  (622 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (627 414)  (627 414)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 414)  (628 414)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 414)  (629 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 414)  (630 414)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 414)  (632 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 414)  (633 414)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 414)  (634 414)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 414)  (637 414)  LC_7 Logic Functioning bit
 (39 14)  (639 414)  (639 414)  LC_7 Logic Functioning bit
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (616 415)  (616 415)  routing T_12_25.sp12_v_b_12 <X> T_12_25.lc_trk_g3_4
 (17 15)  (617 415)  (617 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (618 415)  (618 415)  routing T_12_25.sp4_v_b_37 <X> T_12_25.lc_trk_g3_5
 (21 15)  (621 415)  (621 415)  routing T_12_25.sp4_r_v_b_47 <X> T_12_25.lc_trk_g3_7
 (22 15)  (622 415)  (622 415)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 415)  (624 415)  routing T_12_25.tnl_op_6 <X> T_12_25.lc_trk_g3_6
 (25 15)  (625 415)  (625 415)  routing T_12_25.tnl_op_6 <X> T_12_25.lc_trk_g3_6
 (26 15)  (626 415)  (626 415)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 415)  (627 415)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 415)  (628 415)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 415)  (631 415)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (51 15)  (651 415)  (651 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_25

 (26 0)  (680 400)  (680 400)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 400)  (683 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 400)  (684 400)  routing T_13_25.lc_trk_g0_5 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 400)  (686 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 400)  (690 400)  LC_0 Logic Functioning bit
 (37 0)  (691 400)  (691 400)  LC_0 Logic Functioning bit
 (38 0)  (692 400)  (692 400)  LC_0 Logic Functioning bit
 (39 0)  (693 400)  (693 400)  LC_0 Logic Functioning bit
 (41 0)  (695 400)  (695 400)  LC_0 Logic Functioning bit
 (43 0)  (697 400)  (697 400)  LC_0 Logic Functioning bit
 (26 1)  (680 401)  (680 401)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 401)  (681 401)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 401)  (683 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 401)  (691 401)  LC_0 Logic Functioning bit
 (39 1)  (693 401)  (693 401)  LC_0 Logic Functioning bit
 (40 1)  (694 401)  (694 401)  LC_0 Logic Functioning bit
 (41 1)  (695 401)  (695 401)  LC_0 Logic Functioning bit
 (42 1)  (696 401)  (696 401)  LC_0 Logic Functioning bit
 (43 1)  (697 401)  (697 401)  LC_0 Logic Functioning bit
 (49 1)  (703 401)  (703 401)  Carry_In_Mux bit 

 (52 1)  (706 401)  (706 401)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (655 402)  (655 402)  routing T_13_25.glb_netwk_5 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (16 2)  (670 402)  (670 402)  routing T_13_25.sp4_v_b_5 <X> T_13_25.lc_trk_g0_5
 (17 2)  (671 402)  (671 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 402)  (672 402)  routing T_13_25.sp4_v_b_5 <X> T_13_25.lc_trk_g0_5
 (22 2)  (676 402)  (676 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 402)  (677 402)  routing T_13_25.sp4_h_r_7 <X> T_13_25.lc_trk_g0_7
 (24 2)  (678 402)  (678 402)  routing T_13_25.sp4_h_r_7 <X> T_13_25.lc_trk_g0_7
 (0 3)  (654 403)  (654 403)  routing T_13_25.glb_netwk_5 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (3 3)  (657 403)  (657 403)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_l_23
 (21 3)  (675 403)  (675 403)  routing T_13_25.sp4_h_r_7 <X> T_13_25.lc_trk_g0_7
 (12 4)  (666 404)  (666 404)  routing T_13_25.sp4_h_l_39 <X> T_13_25.sp4_h_r_5
 (25 4)  (679 404)  (679 404)  routing T_13_25.sp4_v_b_2 <X> T_13_25.lc_trk_g1_2
 (26 4)  (680 404)  (680 404)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 404)  (681 404)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 404)  (683 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 404)  (686 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 404)  (687 404)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 404)  (688 404)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 404)  (695 404)  LC_2 Logic Functioning bit
 (43 4)  (697 404)  (697 404)  LC_2 Logic Functioning bit
 (51 4)  (705 404)  (705 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (13 5)  (667 405)  (667 405)  routing T_13_25.sp4_h_l_39 <X> T_13_25.sp4_h_r_5
 (22 5)  (676 405)  (676 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (677 405)  (677 405)  routing T_13_25.sp4_v_b_2 <X> T_13_25.lc_trk_g1_2
 (26 5)  (680 405)  (680 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 405)  (681 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 405)  (682 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 405)  (683 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 405)  (684 405)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 405)  (685 405)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 405)  (690 405)  LC_2 Logic Functioning bit
 (38 5)  (692 405)  (692 405)  LC_2 Logic Functioning bit
 (41 5)  (695 405)  (695 405)  LC_2 Logic Functioning bit
 (43 5)  (697 405)  (697 405)  LC_2 Logic Functioning bit
 (46 5)  (700 405)  (700 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (675 406)  (675 406)  routing T_13_25.sp4_v_b_7 <X> T_13_25.lc_trk_g1_7
 (22 6)  (676 406)  (676 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (677 406)  (677 406)  routing T_13_25.sp4_v_b_7 <X> T_13_25.lc_trk_g1_7
 (8 7)  (662 407)  (662 407)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_41
 (10 7)  (664 407)  (664 407)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_41
 (5 8)  (659 408)  (659 408)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_h_r_6
 (4 9)  (658 409)  (658 409)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_h_r_6
 (7 10)  (661 410)  (661 410)  Column buffer control bit: LH_colbuf_cntl_3

 (13 10)  (667 410)  (667 410)  routing T_13_25.sp4_v_b_8 <X> T_13_25.sp4_v_t_45
 (8 11)  (662 411)  (662 411)  routing T_13_25.sp4_h_r_1 <X> T_13_25.sp4_v_t_42
 (9 11)  (663 411)  (663 411)  routing T_13_25.sp4_h_r_1 <X> T_13_25.sp4_v_t_42
 (10 11)  (664 411)  (664 411)  routing T_13_25.sp4_h_r_1 <X> T_13_25.sp4_v_t_42
 (4 12)  (658 412)  (658 412)  routing T_13_25.sp4_v_t_36 <X> T_13_25.sp4_v_b_9
 (6 12)  (660 412)  (660 412)  routing T_13_25.sp4_v_t_36 <X> T_13_25.sp4_v_b_9
 (7 12)  (661 412)  (661 412)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (662 412)  (662 412)  routing T_13_25.sp4_v_b_10 <X> T_13_25.sp4_h_r_10
 (9 12)  (663 412)  (663 412)  routing T_13_25.sp4_v_b_10 <X> T_13_25.sp4_h_r_10
 (31 12)  (685 412)  (685 412)  routing T_13_25.lc_trk_g0_7 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 412)  (686 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 412)  (690 412)  LC_6 Logic Functioning bit
 (37 12)  (691 412)  (691 412)  LC_6 Logic Functioning bit
 (38 12)  (692 412)  (692 412)  LC_6 Logic Functioning bit
 (39 12)  (693 412)  (693 412)  LC_6 Logic Functioning bit
 (45 12)  (699 412)  (699 412)  LC_6 Logic Functioning bit
 (47 12)  (701 412)  (701 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (661 413)  (661 413)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (676 413)  (676 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (685 413)  (685 413)  routing T_13_25.lc_trk_g0_7 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 413)  (690 413)  LC_6 Logic Functioning bit
 (37 13)  (691 413)  (691 413)  LC_6 Logic Functioning bit
 (38 13)  (692 413)  (692 413)  LC_6 Logic Functioning bit
 (39 13)  (693 413)  (693 413)  LC_6 Logic Functioning bit
 (7 14)  (661 414)  (661 414)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (676 414)  (676 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (661 415)  (661 415)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (675 415)  (675 415)  routing T_13_25.sp4_r_v_b_47 <X> T_13_25.lc_trk_g3_7


LogicTile_14_25

 (9 0)  (717 400)  (717 400)  routing T_14_25.sp4_h_l_47 <X> T_14_25.sp4_h_r_1
 (10 0)  (718 400)  (718 400)  routing T_14_25.sp4_h_l_47 <X> T_14_25.sp4_h_r_1
 (22 0)  (730 400)  (730 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 400)  (732 400)  routing T_14_25.bot_op_3 <X> T_14_25.lc_trk_g0_3
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 400)  (738 400)  routing T_14_25.lc_trk_g0_5 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 400)  (741 400)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 400)  (743 400)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.input_2_0
 (37 0)  (745 400)  (745 400)  LC_0 Logic Functioning bit
 (39 0)  (747 400)  (747 400)  LC_0 Logic Functioning bit
 (40 0)  (748 400)  (748 400)  LC_0 Logic Functioning bit
 (41 0)  (749 400)  (749 400)  LC_0 Logic Functioning bit
 (42 0)  (750 400)  (750 400)  LC_0 Logic Functioning bit
 (22 1)  (730 401)  (730 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 401)  (731 401)  routing T_14_25.sp12_h_r_10 <X> T_14_25.lc_trk_g0_2
 (26 1)  (734 401)  (734 401)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 401)  (737 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 401)  (739 401)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 401)  (740 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 401)  (741 401)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.input_2_0
 (34 1)  (742 401)  (742 401)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.input_2_0
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (40 1)  (748 401)  (748 401)  LC_0 Logic Functioning bit
 (41 1)  (749 401)  (749 401)  LC_0 Logic Functioning bit
 (43 1)  (751 401)  (751 401)  LC_0 Logic Functioning bit
 (51 1)  (759 401)  (759 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (709 402)  (709 402)  routing T_14_25.glb_netwk_5 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (725 402)  (725 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (729 402)  (729 402)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g0_7
 (22 2)  (730 402)  (730 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (731 402)  (731 402)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g0_7
 (24 2)  (732 402)  (732 402)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g0_7
 (0 3)  (708 403)  (708 403)  routing T_14_25.glb_netwk_5 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (18 3)  (726 403)  (726 403)  routing T_14_25.sp4_r_v_b_29 <X> T_14_25.lc_trk_g0_5
 (21 3)  (729 403)  (729 403)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g0_7
 (0 4)  (708 404)  (708 404)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_7/cen
 (1 4)  (709 404)  (709 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 404)  (738 404)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 404)  (741 404)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 404)  (745 404)  LC_2 Logic Functioning bit
 (39 4)  (747 404)  (747 404)  LC_2 Logic Functioning bit
 (40 4)  (748 404)  (748 404)  LC_2 Logic Functioning bit
 (41 4)  (749 404)  (749 404)  LC_2 Logic Functioning bit
 (42 4)  (750 404)  (750 404)  LC_2 Logic Functioning bit
 (0 5)  (708 405)  (708 405)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_7/cen
 (1 5)  (709 405)  (709 405)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_7/cen
 (4 5)  (712 405)  (712 405)  routing T_14_25.sp4_h_l_42 <X> T_14_25.sp4_h_r_3
 (6 5)  (714 405)  (714 405)  routing T_14_25.sp4_h_l_42 <X> T_14_25.sp4_h_r_3
 (13 5)  (721 405)  (721 405)  routing T_14_25.sp4_v_t_37 <X> T_14_25.sp4_h_r_5
 (22 5)  (730 405)  (730 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 405)  (731 405)  routing T_14_25.sp4_v_b_18 <X> T_14_25.lc_trk_g1_2
 (24 5)  (732 405)  (732 405)  routing T_14_25.sp4_v_b_18 <X> T_14_25.lc_trk_g1_2
 (26 5)  (734 405)  (734 405)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 405)  (737 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 405)  (738 405)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 405)  (739 405)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 405)  (740 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 405)  (741 405)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.input_2_2
 (34 5)  (742 405)  (742 405)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.input_2_2
 (39 5)  (747 405)  (747 405)  LC_2 Logic Functioning bit
 (40 5)  (748 405)  (748 405)  LC_2 Logic Functioning bit
 (41 5)  (749 405)  (749 405)  LC_2 Logic Functioning bit
 (43 5)  (751 405)  (751 405)  LC_2 Logic Functioning bit
 (5 6)  (713 406)  (713 406)  routing T_14_25.sp4_v_t_44 <X> T_14_25.sp4_h_l_38
 (12 6)  (720 406)  (720 406)  routing T_14_25.sp4_v_t_40 <X> T_14_25.sp4_h_l_40
 (16 6)  (724 406)  (724 406)  routing T_14_25.sp4_v_b_5 <X> T_14_25.lc_trk_g1_5
 (17 6)  (725 406)  (725 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 406)  (726 406)  routing T_14_25.sp4_v_b_5 <X> T_14_25.lc_trk_g1_5
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 406)  (741 406)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 406)  (745 406)  LC_3 Logic Functioning bit
 (42 6)  (750 406)  (750 406)  LC_3 Logic Functioning bit
 (43 6)  (751 406)  (751 406)  LC_3 Logic Functioning bit
 (50 6)  (758 406)  (758 406)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (712 407)  (712 407)  routing T_14_25.sp4_v_t_44 <X> T_14_25.sp4_h_l_38
 (6 7)  (714 407)  (714 407)  routing T_14_25.sp4_v_t_44 <X> T_14_25.sp4_h_l_38
 (11 7)  (719 407)  (719 407)  routing T_14_25.sp4_v_t_40 <X> T_14_25.sp4_h_l_40
 (16 7)  (724 407)  (724 407)  routing T_14_25.sp12_h_r_12 <X> T_14_25.lc_trk_g1_4
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (734 407)  (734 407)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 407)  (735 407)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 407)  (737 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 407)  (739 407)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 407)  (744 407)  LC_3 Logic Functioning bit
 (42 7)  (750 407)  (750 407)  LC_3 Logic Functioning bit
 (43 7)  (751 407)  (751 407)  LC_3 Logic Functioning bit
 (48 7)  (756 407)  (756 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 407)  (759 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (7 8)  (715 408)  (715 408)  Column buffer control bit: LH_colbuf_cntl_1

 (15 8)  (723 408)  (723 408)  routing T_14_25.sp4_h_r_41 <X> T_14_25.lc_trk_g2_1
 (16 8)  (724 408)  (724 408)  routing T_14_25.sp4_h_r_41 <X> T_14_25.lc_trk_g2_1
 (17 8)  (725 408)  (725 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 408)  (726 408)  routing T_14_25.sp4_h_r_41 <X> T_14_25.lc_trk_g2_1
 (22 8)  (730 408)  (730 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 408)  (731 408)  routing T_14_25.sp4_v_t_30 <X> T_14_25.lc_trk_g2_3
 (24 8)  (732 408)  (732 408)  routing T_14_25.sp4_v_t_30 <X> T_14_25.lc_trk_g2_3
 (25 8)  (733 408)  (733 408)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g2_2
 (7 9)  (715 409)  (715 409)  Column buffer control bit: LH_colbuf_cntl_0

 (18 9)  (726 409)  (726 409)  routing T_14_25.sp4_h_r_41 <X> T_14_25.lc_trk_g2_1
 (22 9)  (730 409)  (730 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 409)  (731 409)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g2_2
 (24 9)  (732 409)  (732 409)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g2_2
 (3 10)  (711 410)  (711 410)  routing T_14_25.sp12_v_t_22 <X> T_14_25.sp12_h_l_22
 (7 10)  (715 410)  (715 410)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (734 410)  (734 410)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 410)  (739 410)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 410)  (742 410)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 410)  (749 410)  LC_5 Logic Functioning bit
 (43 10)  (751 410)  (751 410)  LC_5 Logic Functioning bit
 (9 11)  (717 411)  (717 411)  routing T_14_25.sp4_v_b_11 <X> T_14_25.sp4_v_t_42
 (10 11)  (718 411)  (718 411)  routing T_14_25.sp4_v_b_11 <X> T_14_25.sp4_v_t_42
 (14 11)  (722 411)  (722 411)  routing T_14_25.sp4_h_l_17 <X> T_14_25.lc_trk_g2_4
 (15 11)  (723 411)  (723 411)  routing T_14_25.sp4_h_l_17 <X> T_14_25.lc_trk_g2_4
 (16 11)  (724 411)  (724 411)  routing T_14_25.sp4_h_l_17 <X> T_14_25.lc_trk_g2_4
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (735 411)  (735 411)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 411)  (737 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 411)  (738 411)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (7 12)  (715 412)  (715 412)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (723 412)  (723 412)  routing T_14_25.sp4_v_t_28 <X> T_14_25.lc_trk_g3_1
 (16 12)  (724 412)  (724 412)  routing T_14_25.sp4_v_t_28 <X> T_14_25.lc_trk_g3_1
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (729 412)  (729 412)  routing T_14_25.sp4_v_t_22 <X> T_14_25.lc_trk_g3_3
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 412)  (731 412)  routing T_14_25.sp4_v_t_22 <X> T_14_25.lc_trk_g3_3
 (26 12)  (734 412)  (734 412)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 412)  (741 412)  routing T_14_25.lc_trk_g2_1 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 412)  (744 412)  LC_6 Logic Functioning bit
 (37 12)  (745 412)  (745 412)  LC_6 Logic Functioning bit
 (38 12)  (746 412)  (746 412)  LC_6 Logic Functioning bit
 (41 12)  (749 412)  (749 412)  LC_6 Logic Functioning bit
 (42 12)  (750 412)  (750 412)  LC_6 Logic Functioning bit
 (43 12)  (751 412)  (751 412)  LC_6 Logic Functioning bit
 (45 12)  (753 412)  (753 412)  LC_6 Logic Functioning bit
 (50 12)  (758 412)  (758 412)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (715 413)  (715 413)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (729 413)  (729 413)  routing T_14_25.sp4_v_t_22 <X> T_14_25.lc_trk_g3_3
 (28 13)  (736 413)  (736 413)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 413)  (738 413)  routing T_14_25.lc_trk_g0_3 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (37 13)  (745 413)  (745 413)  LC_6 Logic Functioning bit
 (38 13)  (746 413)  (746 413)  LC_6 Logic Functioning bit
 (39 13)  (747 413)  (747 413)  LC_6 Logic Functioning bit
 (41 13)  (749 413)  (749 413)  LC_6 Logic Functioning bit
 (42 13)  (750 413)  (750 413)  LC_6 Logic Functioning bit
 (43 13)  (751 413)  (751 413)  LC_6 Logic Functioning bit
 (45 13)  (753 413)  (753 413)  LC_6 Logic Functioning bit
 (46 13)  (754 413)  (754 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (708 414)  (708 414)  routing T_14_25.glb_netwk_4 <X> T_14_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 414)  (709 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 414)  (713 414)  routing T_14_25.sp4_v_t_38 <X> T_14_25.sp4_h_l_44
 (12 14)  (720 414)  (720 414)  routing T_14_25.sp4_v_t_46 <X> T_14_25.sp4_h_l_46
 (16 14)  (724 414)  (724 414)  routing T_14_25.sp4_v_t_16 <X> T_14_25.lc_trk_g3_5
 (17 14)  (725 414)  (725 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 414)  (726 414)  routing T_14_25.sp4_v_t_16 <X> T_14_25.lc_trk_g3_5
 (4 15)  (712 415)  (712 415)  routing T_14_25.sp4_v_t_38 <X> T_14_25.sp4_h_l_44
 (6 15)  (714 415)  (714 415)  routing T_14_25.sp4_v_t_38 <X> T_14_25.sp4_h_l_44
 (11 15)  (719 415)  (719 415)  routing T_14_25.sp4_v_t_46 <X> T_14_25.sp4_h_l_46


LogicTile_15_25

 (9 0)  (771 400)  (771 400)  routing T_15_25.sp4_h_l_47 <X> T_15_25.sp4_h_r_1
 (10 0)  (772 400)  (772 400)  routing T_15_25.sp4_h_l_47 <X> T_15_25.sp4_h_r_1
 (26 0)  (788 400)  (788 400)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 400)  (792 400)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 400)  (793 400)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 400)  (795 400)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 400)  (796 400)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 400)  (797 400)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.input_2_0
 (36 0)  (798 400)  (798 400)  LC_0 Logic Functioning bit
 (37 0)  (799 400)  (799 400)  LC_0 Logic Functioning bit
 (38 0)  (800 400)  (800 400)  LC_0 Logic Functioning bit
 (39 0)  (801 400)  (801 400)  LC_0 Logic Functioning bit
 (41 0)  (803 400)  (803 400)  LC_0 Logic Functioning bit
 (43 0)  (805 400)  (805 400)  LC_0 Logic Functioning bit
 (45 0)  (807 400)  (807 400)  LC_0 Logic Functioning bit
 (51 0)  (813 400)  (813 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (788 401)  (788 401)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 401)  (789 401)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 401)  (790 401)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 401)  (791 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 401)  (792 401)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 401)  (793 401)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 401)  (794 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 401)  (795 401)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.input_2_0
 (36 1)  (798 401)  (798 401)  LC_0 Logic Functioning bit
 (37 1)  (799 401)  (799 401)  LC_0 Logic Functioning bit
 (38 1)  (800 401)  (800 401)  LC_0 Logic Functioning bit
 (39 1)  (801 401)  (801 401)  LC_0 Logic Functioning bit
 (40 1)  (802 401)  (802 401)  LC_0 Logic Functioning bit
 (42 1)  (804 401)  (804 401)  LC_0 Logic Functioning bit
 (43 1)  (805 401)  (805 401)  LC_0 Logic Functioning bit
 (45 1)  (807 401)  (807 401)  LC_0 Logic Functioning bit
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_5 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (784 402)  (784 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 402)  (785 402)  routing T_15_25.sp4_h_r_7 <X> T_15_25.lc_trk_g0_7
 (24 2)  (786 402)  (786 402)  routing T_15_25.sp4_h_r_7 <X> T_15_25.lc_trk_g0_7
 (0 3)  (762 403)  (762 403)  routing T_15_25.glb_netwk_5 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (12 3)  (774 403)  (774 403)  routing T_15_25.sp4_h_l_39 <X> T_15_25.sp4_v_t_39
 (21 3)  (783 403)  (783 403)  routing T_15_25.sp4_h_r_7 <X> T_15_25.lc_trk_g0_7
 (0 4)  (762 404)  (762 404)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (1 4)  (763 404)  (763 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (765 404)  (765 404)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_r_0
 (1 5)  (763 405)  (763 405)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (3 5)  (765 405)  (765 405)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_r_0
 (8 5)  (770 405)  (770 405)  routing T_15_25.sp4_h_l_41 <X> T_15_25.sp4_v_b_4
 (9 5)  (771 405)  (771 405)  routing T_15_25.sp4_h_l_41 <X> T_15_25.sp4_v_b_4
 (13 5)  (775 405)  (775 405)  routing T_15_25.sp4_v_t_37 <X> T_15_25.sp4_h_r_5
 (7 8)  (769 408)  (769 408)  Column buffer control bit: LH_colbuf_cntl_1

 (9 8)  (771 408)  (771 408)  routing T_15_25.sp4_h_l_41 <X> T_15_25.sp4_h_r_7
 (10 8)  (772 408)  (772 408)  routing T_15_25.sp4_h_l_41 <X> T_15_25.sp4_h_r_7
 (3 9)  (765 409)  (765 409)  routing T_15_25.sp12_h_l_22 <X> T_15_25.sp12_v_b_1
 (7 9)  (769 409)  (769 409)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (784 409)  (784 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 10)  (776 410)  (776 410)  routing T_15_25.sp4_h_r_44 <X> T_15_25.lc_trk_g2_4
 (14 11)  (776 411)  (776 411)  routing T_15_25.sp4_h_r_44 <X> T_15_25.lc_trk_g2_4
 (15 11)  (777 411)  (777 411)  routing T_15_25.sp4_h_r_44 <X> T_15_25.lc_trk_g2_4
 (16 11)  (778 411)  (778 411)  routing T_15_25.sp4_h_r_44 <X> T_15_25.lc_trk_g2_4
 (17 11)  (779 411)  (779 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (7 12)  (769 412)  (769 412)  Column buffer control bit: LH_colbuf_cntl_5

 (11 12)  (773 412)  (773 412)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11
 (13 12)  (775 412)  (775 412)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11
 (7 13)  (769 413)  (769 413)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (774 413)  (774 413)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11
 (0 14)  (762 414)  (762 414)  routing T_15_25.glb_netwk_4 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 414)  (763 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 414)  (783 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 414)  (785 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7
 (24 14)  (786 414)  (786 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7
 (22 15)  (784 415)  (784 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 415)  (785 415)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g3_6
 (24 15)  (786 415)  (786 415)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g3_6
 (25 15)  (787 415)  (787 415)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g3_6


LogicTile_16_25

 (0 0)  (816 400)  (816 400)  Negative Clock bit

 (14 0)  (830 400)  (830 400)  routing T_16_25.sp4_h_l_5 <X> T_16_25.lc_trk_g0_0
 (21 0)  (837 400)  (837 400)  routing T_16_25.wire_logic_cluster/lc_3/out <X> T_16_25.lc_trk_g0_3
 (22 0)  (838 400)  (838 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 400)  (843 400)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 400)  (844 400)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 400)  (846 400)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 400)  (847 400)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 400)  (850 400)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 400)  (852 400)  LC_0 Logic Functioning bit
 (37 0)  (853 400)  (853 400)  LC_0 Logic Functioning bit
 (38 0)  (854 400)  (854 400)  LC_0 Logic Functioning bit
 (39 0)  (855 400)  (855 400)  LC_0 Logic Functioning bit
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (43 0)  (859 400)  (859 400)  LC_0 Logic Functioning bit
 (45 0)  (861 400)  (861 400)  LC_0 Logic Functioning bit
 (14 1)  (830 401)  (830 401)  routing T_16_25.sp4_h_l_5 <X> T_16_25.lc_trk_g0_0
 (15 1)  (831 401)  (831 401)  routing T_16_25.sp4_h_l_5 <X> T_16_25.lc_trk_g0_0
 (16 1)  (832 401)  (832 401)  routing T_16_25.sp4_h_l_5 <X> T_16_25.lc_trk_g0_0
 (17 1)  (833 401)  (833 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (845 401)  (845 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 401)  (846 401)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (38 1)  (854 401)  (854 401)  LC_0 Logic Functioning bit
 (45 1)  (861 401)  (861 401)  LC_0 Logic Functioning bit
 (51 1)  (867 401)  (867 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (26 2)  (842 402)  (842 402)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 402)  (850 402)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 402)  (852 402)  LC_1 Logic Functioning bit
 (37 2)  (853 402)  (853 402)  LC_1 Logic Functioning bit
 (38 2)  (854 402)  (854 402)  LC_1 Logic Functioning bit
 (39 2)  (855 402)  (855 402)  LC_1 Logic Functioning bit
 (41 2)  (857 402)  (857 402)  LC_1 Logic Functioning bit
 (43 2)  (859 402)  (859 402)  LC_1 Logic Functioning bit
 (45 2)  (861 402)  (861 402)  LC_1 Logic Functioning bit
 (15 3)  (831 403)  (831 403)  routing T_16_25.bot_op_4 <X> T_16_25.lc_trk_g0_4
 (17 3)  (833 403)  (833 403)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (842 403)  (842 403)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 403)  (844 403)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 403)  (847 403)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 403)  (853 403)  LC_1 Logic Functioning bit
 (39 3)  (855 403)  (855 403)  LC_1 Logic Functioning bit
 (45 3)  (861 403)  (861 403)  LC_1 Logic Functioning bit
 (1 4)  (817 404)  (817 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (17 4)  (833 404)  (833 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (837 404)  (837 404)  routing T_16_25.sp4_v_b_11 <X> T_16_25.lc_trk_g1_3
 (22 4)  (838 404)  (838 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 404)  (839 404)  routing T_16_25.sp4_v_b_11 <X> T_16_25.lc_trk_g1_3
 (31 4)  (847 404)  (847 404)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 404)  (851 404)  routing T_16_25.lc_trk_g0_4 <X> T_16_25.input_2_2
 (36 4)  (852 404)  (852 404)  LC_2 Logic Functioning bit
 (37 4)  (853 404)  (853 404)  LC_2 Logic Functioning bit
 (38 4)  (854 404)  (854 404)  LC_2 Logic Functioning bit
 (42 4)  (858 404)  (858 404)  LC_2 Logic Functioning bit
 (45 4)  (861 404)  (861 404)  LC_2 Logic Functioning bit
 (18 5)  (834 405)  (834 405)  routing T_16_25.sp4_r_v_b_25 <X> T_16_25.lc_trk_g1_1
 (21 5)  (837 405)  (837 405)  routing T_16_25.sp4_v_b_11 <X> T_16_25.lc_trk_g1_3
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 405)  (847 405)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 405)  (848 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (37 5)  (853 405)  (853 405)  LC_2 Logic Functioning bit
 (39 5)  (855 405)  (855 405)  LC_2 Logic Functioning bit
 (43 5)  (859 405)  (859 405)  LC_2 Logic Functioning bit
 (45 5)  (861 405)  (861 405)  LC_2 Logic Functioning bit
 (14 6)  (830 406)  (830 406)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g1_4
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 406)  (847 406)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 406)  (849 406)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 406)  (852 406)  LC_3 Logic Functioning bit
 (37 6)  (853 406)  (853 406)  LC_3 Logic Functioning bit
 (38 6)  (854 406)  (854 406)  LC_3 Logic Functioning bit
 (39 6)  (855 406)  (855 406)  LC_3 Logic Functioning bit
 (41 6)  (857 406)  (857 406)  LC_3 Logic Functioning bit
 (43 6)  (859 406)  (859 406)  LC_3 Logic Functioning bit
 (45 6)  (861 406)  (861 406)  LC_3 Logic Functioning bit
 (10 7)  (826 407)  (826 407)  routing T_16_25.sp4_h_l_46 <X> T_16_25.sp4_v_t_41
 (15 7)  (831 407)  (831 407)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g1_4
 (16 7)  (832 407)  (832 407)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g1_4
 (17 7)  (833 407)  (833 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (838 407)  (838 407)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 407)  (840 407)  routing T_16_25.top_op_6 <X> T_16_25.lc_trk_g1_6
 (25 7)  (841 407)  (841 407)  routing T_16_25.top_op_6 <X> T_16_25.lc_trk_g1_6
 (26 7)  (842 407)  (842 407)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 407)  (844 407)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 407)  (847 407)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 407)  (853 407)  LC_3 Logic Functioning bit
 (39 7)  (855 407)  (855 407)  LC_3 Logic Functioning bit
 (45 7)  (861 407)  (861 407)  LC_3 Logic Functioning bit
 (7 8)  (823 408)  (823 408)  Column buffer control bit: LH_colbuf_cntl_1

 (13 8)  (829 408)  (829 408)  routing T_16_25.sp4_h_l_45 <X> T_16_25.sp4_v_b_8
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 408)  (849 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 408)  (852 408)  LC_4 Logic Functioning bit
 (37 8)  (853 408)  (853 408)  LC_4 Logic Functioning bit
 (38 8)  (854 408)  (854 408)  LC_4 Logic Functioning bit
 (39 8)  (855 408)  (855 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (43 8)  (859 408)  (859 408)  LC_4 Logic Functioning bit
 (45 8)  (861 408)  (861 408)  LC_4 Logic Functioning bit
 (7 9)  (823 409)  (823 409)  Column buffer control bit: LH_colbuf_cntl_0

 (12 9)  (828 409)  (828 409)  routing T_16_25.sp4_h_l_45 <X> T_16_25.sp4_v_b_8
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 409)  (846 409)  routing T_16_25.lc_trk_g0_3 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 409)  (852 409)  LC_4 Logic Functioning bit
 (38 9)  (854 409)  (854 409)  LC_4 Logic Functioning bit
 (45 9)  (861 409)  (861 409)  LC_4 Logic Functioning bit
 (15 10)  (831 410)  (831 410)  routing T_16_25.sp4_h_l_16 <X> T_16_25.lc_trk_g2_5
 (16 10)  (832 410)  (832 410)  routing T_16_25.sp4_h_l_16 <X> T_16_25.lc_trk_g2_5
 (17 10)  (833 410)  (833 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (837 410)  (837 410)  routing T_16_25.wire_logic_cluster/lc_7/out <X> T_16_25.lc_trk_g2_7
 (22 10)  (838 410)  (838 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 410)  (842 410)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 410)  (845 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 410)  (848 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 410)  (849 410)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 410)  (850 410)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 410)  (852 410)  LC_5 Logic Functioning bit
 (37 10)  (853 410)  (853 410)  LC_5 Logic Functioning bit
 (38 10)  (854 410)  (854 410)  LC_5 Logic Functioning bit
 (39 10)  (855 410)  (855 410)  LC_5 Logic Functioning bit
 (41 10)  (857 410)  (857 410)  LC_5 Logic Functioning bit
 (43 10)  (859 410)  (859 410)  LC_5 Logic Functioning bit
 (45 10)  (861 410)  (861 410)  LC_5 Logic Functioning bit
 (8 11)  (824 411)  (824 411)  routing T_16_25.sp4_h_l_42 <X> T_16_25.sp4_v_t_42
 (18 11)  (834 411)  (834 411)  routing T_16_25.sp4_h_l_16 <X> T_16_25.lc_trk_g2_5
 (22 11)  (838 411)  (838 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (843 411)  (843 411)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 411)  (844 411)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 411)  (845 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 411)  (847 411)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 411)  (853 411)  LC_5 Logic Functioning bit
 (39 11)  (855 411)  (855 411)  LC_5 Logic Functioning bit
 (45 11)  (861 411)  (861 411)  LC_5 Logic Functioning bit
 (47 11)  (863 411)  (863 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (830 412)  (830 412)  routing T_16_25.sp4_h_r_40 <X> T_16_25.lc_trk_g3_0
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp4_h_r_27 <X> T_16_25.lc_trk_g3_3
 (24 12)  (840 412)  (840 412)  routing T_16_25.sp4_h_r_27 <X> T_16_25.lc_trk_g3_3
 (25 12)  (841 412)  (841 412)  routing T_16_25.wire_logic_cluster/lc_2/out <X> T_16_25.lc_trk_g3_2
 (7 13)  (823 413)  (823 413)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (830 413)  (830 413)  routing T_16_25.sp4_h_r_40 <X> T_16_25.lc_trk_g3_0
 (15 13)  (831 413)  (831 413)  routing T_16_25.sp4_h_r_40 <X> T_16_25.lc_trk_g3_0
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp4_h_r_40 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (837 413)  (837 413)  routing T_16_25.sp4_h_r_27 <X> T_16_25.lc_trk_g3_3
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 414)  (816 414)  routing T_16_25.glb_netwk_4 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 414)  (817 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 414)  (830 414)  routing T_16_25.wire_logic_cluster/lc_4/out <X> T_16_25.lc_trk_g3_4
 (26 14)  (842 414)  (842 414)  routing T_16_25.lc_trk_g2_5 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 414)  (845 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 414)  (850 414)  routing T_16_25.lc_trk_g1_1 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 414)  (852 414)  LC_7 Logic Functioning bit
 (37 14)  (853 414)  (853 414)  LC_7 Logic Functioning bit
 (38 14)  (854 414)  (854 414)  LC_7 Logic Functioning bit
 (39 14)  (855 414)  (855 414)  LC_7 Logic Functioning bit
 (41 14)  (857 414)  (857 414)  LC_7 Logic Functioning bit
 (43 14)  (859 414)  (859 414)  LC_7 Logic Functioning bit
 (45 14)  (861 414)  (861 414)  LC_7 Logic Functioning bit
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (838 415)  (838 415)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 415)  (840 415)  routing T_16_25.tnl_op_6 <X> T_16_25.lc_trk_g3_6
 (25 15)  (841 415)  (841 415)  routing T_16_25.tnl_op_6 <X> T_16_25.lc_trk_g3_6
 (28 15)  (844 415)  (844 415)  routing T_16_25.lc_trk_g2_5 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 415)  (845 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 415)  (853 415)  LC_7 Logic Functioning bit
 (39 15)  (855 415)  (855 415)  LC_7 Logic Functioning bit
 (45 15)  (861 415)  (861 415)  LC_7 Logic Functioning bit


LogicTile_17_25

 (13 4)  (887 404)  (887 404)  routing T_17_25.sp4_h_l_40 <X> T_17_25.sp4_v_b_5
 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_l_40 <X> T_17_25.sp4_v_b_5
 (8 13)  (882 413)  (882 413)  routing T_17_25.sp4_h_l_41 <X> T_17_25.sp4_v_b_10
 (9 13)  (883 413)  (883 413)  routing T_17_25.sp4_h_l_41 <X> T_17_25.sp4_v_b_10
 (10 13)  (884 413)  (884 413)  routing T_17_25.sp4_h_l_41 <X> T_17_25.sp4_v_b_10


LogicTile_18_25

 (8 1)  (936 401)  (936 401)  routing T_18_25.sp4_h_l_36 <X> T_18_25.sp4_v_b_1
 (9 1)  (937 401)  (937 401)  routing T_18_25.sp4_h_l_36 <X> T_18_25.sp4_v_b_1


LogicTile_19_25



LogicTile_20_25

 (9 1)  (1045 401)  (1045 401)  routing T_20_25.sp4_v_t_36 <X> T_20_25.sp4_v_b_1


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (2 12)  (1308 412)  (1308 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (12 15)  (1468 415)  (1468 415)  routing T_28_25.sp4_h_l_46 <X> T_28_25.sp4_v_t_46


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24

 (7 12)  (25 396)  (25 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (25 399)  (25 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_24

 (7 12)  (79 396)  (79 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (79 399)  (79 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_24

 (1 2)  (127 386)  (127 386)  routing T_3_24.glb_netwk_5 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (126 387)  (126 387)  routing T_3_24.glb_netwk_5 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (1 4)  (127 388)  (127 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (129 388)  (129 388)  routing T_3_24.sp12_v_b_0 <X> T_3_24.sp12_h_r_0
 (21 4)  (147 388)  (147 388)  routing T_3_24.sp4_v_b_11 <X> T_3_24.lc_trk_g1_3
 (22 4)  (148 388)  (148 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (149 388)  (149 388)  routing T_3_24.sp4_v_b_11 <X> T_3_24.lc_trk_g1_3
 (0 5)  (126 389)  (126 389)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (1 5)  (127 389)  (127 389)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (3 5)  (129 389)  (129 389)  routing T_3_24.sp12_v_b_0 <X> T_3_24.sp12_h_r_0
 (21 5)  (147 389)  (147 389)  routing T_3_24.sp4_v_b_11 <X> T_3_24.lc_trk_g1_3
 (11 6)  (137 390)  (137 390)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_v_t_40
 (13 6)  (139 390)  (139 390)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_v_t_40
 (22 6)  (148 390)  (148 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (149 390)  (149 390)  routing T_3_24.sp4_v_b_23 <X> T_3_24.lc_trk_g1_7
 (24 6)  (150 390)  (150 390)  routing T_3_24.sp4_v_b_23 <X> T_3_24.lc_trk_g1_7
 (31 6)  (157 390)  (157 390)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 390)  (158 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 390)  (160 390)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 390)  (162 390)  LC_3 Logic Functioning bit
 (37 6)  (163 390)  (163 390)  LC_3 Logic Functioning bit
 (38 6)  (164 390)  (164 390)  LC_3 Logic Functioning bit
 (39 6)  (165 390)  (165 390)  LC_3 Logic Functioning bit
 (45 6)  (171 390)  (171 390)  LC_3 Logic Functioning bit
 (31 7)  (157 391)  (157 391)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 391)  (162 391)  LC_3 Logic Functioning bit
 (37 7)  (163 391)  (163 391)  LC_3 Logic Functioning bit
 (38 7)  (164 391)  (164 391)  LC_3 Logic Functioning bit
 (39 7)  (165 391)  (165 391)  LC_3 Logic Functioning bit
 (45 7)  (171 391)  (171 391)  LC_3 Logic Functioning bit
 (46 7)  (172 391)  (172 391)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (7 12)  (133 396)  (133 396)  Column buffer control bit: LH_colbuf_cntl_5

 (19 13)  (145 397)  (145 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (126 398)  (126 398)  routing T_3_24.glb_netwk_6 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 398)  (127 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (126 399)  (126 399)  routing T_3_24.glb_netwk_6 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (133 399)  (133 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_4_24

 (2 8)  (182 392)  (182 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 9)  (190 393)  (190 393)  routing T_4_24.sp4_h_r_2 <X> T_4_24.sp4_v_b_7
 (7 12)  (187 396)  (187 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (187 399)  (187 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_24

 (7 9)  (241 393)  (241 393)  Column buffer control bit: LH_colbuf_cntl_0

 (7 12)  (241 396)  (241 396)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (243 396)  (243 396)  routing T_5_24.sp4_v_t_47 <X> T_5_24.sp4_h_r_10
 (7 13)  (241 397)  (241 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_24

 (21 0)  (309 384)  (309 384)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g0_3
 (22 0)  (310 384)  (310 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (312 384)  (312 384)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g0_3
 (29 0)  (317 384)  (317 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 384)  (318 384)  routing T_6_24.lc_trk_g0_5 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 384)  (320 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (323 384)  (323 384)  routing T_6_24.lc_trk_g0_6 <X> T_6_24.input_2_0
 (37 0)  (325 384)  (325 384)  LC_0 Logic Functioning bit
 (39 0)  (327 384)  (327 384)  LC_0 Logic Functioning bit
 (40 0)  (328 384)  (328 384)  LC_0 Logic Functioning bit
 (41 0)  (329 384)  (329 384)  LC_0 Logic Functioning bit
 (42 0)  (330 384)  (330 384)  LC_0 Logic Functioning bit
 (14 1)  (302 385)  (302 385)  routing T_6_24.sp4_h_r_0 <X> T_6_24.lc_trk_g0_0
 (15 1)  (303 385)  (303 385)  routing T_6_24.sp4_h_r_0 <X> T_6_24.lc_trk_g0_0
 (16 1)  (304 385)  (304 385)  routing T_6_24.sp4_h_r_0 <X> T_6_24.lc_trk_g0_0
 (17 1)  (305 385)  (305 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (309 385)  (309 385)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g0_3
 (27 1)  (315 385)  (315 385)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 385)  (316 385)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 385)  (317 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 385)  (319 385)  routing T_6_24.lc_trk_g0_3 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 385)  (320 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (323 385)  (323 385)  routing T_6_24.lc_trk_g0_6 <X> T_6_24.input_2_0
 (38 1)  (326 385)  (326 385)  LC_0 Logic Functioning bit
 (40 1)  (328 385)  (328 385)  LC_0 Logic Functioning bit
 (41 1)  (329 385)  (329 385)  LC_0 Logic Functioning bit
 (42 1)  (330 385)  (330 385)  LC_0 Logic Functioning bit
 (1 2)  (289 386)  (289 386)  routing T_6_24.glb_netwk_5 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (301 386)  (301 386)  routing T_6_24.sp4_h_r_2 <X> T_6_24.sp4_v_t_39
 (15 2)  (303 386)  (303 386)  routing T_6_24.sp12_h_r_5 <X> T_6_24.lc_trk_g0_5
 (17 2)  (305 386)  (305 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (306 386)  (306 386)  routing T_6_24.sp12_h_r_5 <X> T_6_24.lc_trk_g0_5
 (25 2)  (313 386)  (313 386)  routing T_6_24.sp4_h_r_14 <X> T_6_24.lc_trk_g0_6
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g2_0 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 386)  (319 386)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 386)  (321 386)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 386)  (325 386)  LC_1 Logic Functioning bit
 (42 2)  (330 386)  (330 386)  LC_1 Logic Functioning bit
 (43 2)  (331 386)  (331 386)  LC_1 Logic Functioning bit
 (47 2)  (335 386)  (335 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (338 386)  (338 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 387)  (288 387)  routing T_6_24.glb_netwk_5 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (8 3)  (296 387)  (296 387)  routing T_6_24.sp4_h_l_36 <X> T_6_24.sp4_v_t_36
 (12 3)  (300 387)  (300 387)  routing T_6_24.sp4_h_r_2 <X> T_6_24.sp4_v_t_39
 (15 3)  (303 387)  (303 387)  routing T_6_24.sp4_v_t_9 <X> T_6_24.lc_trk_g0_4
 (16 3)  (304 387)  (304 387)  routing T_6_24.sp4_v_t_9 <X> T_6_24.lc_trk_g0_4
 (17 3)  (305 387)  (305 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (306 387)  (306 387)  routing T_6_24.sp12_h_r_5 <X> T_6_24.lc_trk_g0_5
 (22 3)  (310 387)  (310 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (311 387)  (311 387)  routing T_6_24.sp4_h_r_14 <X> T_6_24.lc_trk_g0_6
 (24 3)  (312 387)  (312 387)  routing T_6_24.sp4_h_r_14 <X> T_6_24.lc_trk_g0_6
 (31 3)  (319 387)  (319 387)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (325 387)  (325 387)  LC_1 Logic Functioning bit
 (42 3)  (330 387)  (330 387)  LC_1 Logic Functioning bit
 (43 3)  (331 387)  (331 387)  LC_1 Logic Functioning bit
 (0 4)  (288 388)  (288 388)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (1 4)  (289 388)  (289 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (293 388)  (293 388)  routing T_6_24.sp4_v_b_9 <X> T_6_24.sp4_h_r_3
 (9 4)  (297 388)  (297 388)  routing T_6_24.sp4_h_l_36 <X> T_6_24.sp4_h_r_4
 (10 4)  (298 388)  (298 388)  routing T_6_24.sp4_h_l_36 <X> T_6_24.sp4_h_r_4
 (26 4)  (314 388)  (314 388)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 388)  (317 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 388)  (318 388)  routing T_6_24.lc_trk_g0_5 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 388)  (320 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (325 388)  (325 388)  LC_2 Logic Functioning bit
 (39 4)  (327 388)  (327 388)  LC_2 Logic Functioning bit
 (40 4)  (328 388)  (328 388)  LC_2 Logic Functioning bit
 (41 4)  (329 388)  (329 388)  LC_2 Logic Functioning bit
 (42 4)  (330 388)  (330 388)  LC_2 Logic Functioning bit
 (1 5)  (289 389)  (289 389)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (4 5)  (292 389)  (292 389)  routing T_6_24.sp4_v_b_9 <X> T_6_24.sp4_h_r_3
 (6 5)  (294 389)  (294 389)  routing T_6_24.sp4_v_b_9 <X> T_6_24.sp4_h_r_3
 (19 5)  (307 389)  (307 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (310 389)  (310 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (311 389)  (311 389)  routing T_6_24.sp4_h_r_2 <X> T_6_24.lc_trk_g1_2
 (24 5)  (312 389)  (312 389)  routing T_6_24.sp4_h_r_2 <X> T_6_24.lc_trk_g1_2
 (25 5)  (313 389)  (313 389)  routing T_6_24.sp4_h_r_2 <X> T_6_24.lc_trk_g1_2
 (26 5)  (314 389)  (314 389)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 389)  (315 389)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 389)  (316 389)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 389)  (317 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 389)  (319 389)  routing T_6_24.lc_trk_g0_3 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 389)  (320 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (326 389)  (326 389)  LC_2 Logic Functioning bit
 (40 5)  (328 389)  (328 389)  LC_2 Logic Functioning bit
 (41 5)  (329 389)  (329 389)  LC_2 Logic Functioning bit
 (42 5)  (330 389)  (330 389)  LC_2 Logic Functioning bit
 (15 6)  (303 390)  (303 390)  routing T_6_24.sp4_h_r_13 <X> T_6_24.lc_trk_g1_5
 (16 6)  (304 390)  (304 390)  routing T_6_24.sp4_h_r_13 <X> T_6_24.lc_trk_g1_5
 (17 6)  (305 390)  (305 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (306 390)  (306 390)  routing T_6_24.sp4_h_r_13 <X> T_6_24.lc_trk_g1_5
 (21 6)  (309 390)  (309 390)  routing T_6_24.sp4_h_l_10 <X> T_6_24.lc_trk_g1_7
 (22 6)  (310 390)  (310 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (311 390)  (311 390)  routing T_6_24.sp4_h_l_10 <X> T_6_24.lc_trk_g1_7
 (24 6)  (312 390)  (312 390)  routing T_6_24.sp4_h_l_10 <X> T_6_24.lc_trk_g1_7
 (25 6)  (313 390)  (313 390)  routing T_6_24.sp4_v_t_3 <X> T_6_24.lc_trk_g1_6
 (27 6)  (315 390)  (315 390)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 390)  (317 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 390)  (318 390)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 390)  (319 390)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 390)  (321 390)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 390)  (325 390)  LC_3 Logic Functioning bit
 (42 6)  (330 390)  (330 390)  LC_3 Logic Functioning bit
 (43 6)  (331 390)  (331 390)  LC_3 Logic Functioning bit
 (46 6)  (334 390)  (334 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (338 390)  (338 390)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (296 391)  (296 391)  routing T_6_24.sp4_v_b_1 <X> T_6_24.sp4_v_t_41
 (10 7)  (298 391)  (298 391)  routing T_6_24.sp4_v_b_1 <X> T_6_24.sp4_v_t_41
 (21 7)  (309 391)  (309 391)  routing T_6_24.sp4_h_l_10 <X> T_6_24.lc_trk_g1_7
 (22 7)  (310 391)  (310 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (311 391)  (311 391)  routing T_6_24.sp4_v_t_3 <X> T_6_24.lc_trk_g1_6
 (25 7)  (313 391)  (313 391)  routing T_6_24.sp4_v_t_3 <X> T_6_24.lc_trk_g1_6
 (30 7)  (318 391)  (318 391)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 391)  (319 391)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 391)  (325 391)  LC_3 Logic Functioning bit
 (42 7)  (330 391)  (330 391)  LC_3 Logic Functioning bit
 (43 7)  (331 391)  (331 391)  LC_3 Logic Functioning bit
 (14 8)  (302 392)  (302 392)  routing T_6_24.sp4_h_r_40 <X> T_6_24.lc_trk_g2_0
 (26 8)  (314 392)  (314 392)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 392)  (315 392)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 392)  (318 392)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 392)  (322 392)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (39 8)  (327 392)  (327 392)  LC_4 Logic Functioning bit
 (40 8)  (328 392)  (328 392)  LC_4 Logic Functioning bit
 (41 8)  (329 392)  (329 392)  LC_4 Logic Functioning bit
 (43 8)  (331 392)  (331 392)  LC_4 Logic Functioning bit
 (45 8)  (333 392)  (333 392)  LC_4 Logic Functioning bit
 (50 8)  (338 392)  (338 392)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (339 392)  (339 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (295 393)  (295 393)  Column buffer control bit: LH_colbuf_cntl_0

 (14 9)  (302 393)  (302 393)  routing T_6_24.sp4_h_r_40 <X> T_6_24.lc_trk_g2_0
 (15 9)  (303 393)  (303 393)  routing T_6_24.sp4_h_r_40 <X> T_6_24.lc_trk_g2_0
 (16 9)  (304 393)  (304 393)  routing T_6_24.sp4_h_r_40 <X> T_6_24.lc_trk_g2_0
 (17 9)  (305 393)  (305 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (310 393)  (310 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (311 393)  (311 393)  routing T_6_24.sp4_v_b_42 <X> T_6_24.lc_trk_g2_2
 (24 9)  (312 393)  (312 393)  routing T_6_24.sp4_v_b_42 <X> T_6_24.lc_trk_g2_2
 (27 9)  (315 393)  (315 393)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 393)  (317 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 393)  (318 393)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 393)  (319 393)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (39 9)  (327 393)  (327 393)  LC_4 Logic Functioning bit
 (40 9)  (328 393)  (328 393)  LC_4 Logic Functioning bit
 (45 9)  (333 393)  (333 393)  LC_4 Logic Functioning bit
 (27 10)  (315 394)  (315 394)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 394)  (316 394)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 394)  (317 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 394)  (318 394)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 394)  (319 394)  routing T_6_24.lc_trk_g0_4 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 394)  (320 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (328 394)  (328 394)  LC_5 Logic Functioning bit
 (41 10)  (329 394)  (329 394)  LC_5 Logic Functioning bit
 (45 10)  (333 394)  (333 394)  LC_5 Logic Functioning bit
 (46 10)  (334 394)  (334 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (310 395)  (310 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (314 395)  (314 395)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 395)  (315 395)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 395)  (317 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 395)  (320 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (321 395)  (321 395)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_5
 (34 11)  (322 395)  (322 395)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_5
 (35 11)  (323 395)  (323 395)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_5
 (36 11)  (324 395)  (324 395)  LC_5 Logic Functioning bit
 (38 11)  (326 395)  (326 395)  LC_5 Logic Functioning bit
 (40 11)  (328 395)  (328 395)  LC_5 Logic Functioning bit
 (41 11)  (329 395)  (329 395)  LC_5 Logic Functioning bit
 (45 11)  (333 395)  (333 395)  LC_5 Logic Functioning bit
 (7 12)  (295 396)  (295 396)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (297 396)  (297 396)  routing T_6_24.sp4_v_t_47 <X> T_6_24.sp4_h_r_10
 (15 12)  (303 396)  (303 396)  routing T_6_24.sp4_h_r_41 <X> T_6_24.lc_trk_g3_1
 (16 12)  (304 396)  (304 396)  routing T_6_24.sp4_h_r_41 <X> T_6_24.lc_trk_g3_1
 (17 12)  (305 396)  (305 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 396)  (306 396)  routing T_6_24.sp4_h_r_41 <X> T_6_24.lc_trk_g3_1
 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (306 397)  (306 397)  routing T_6_24.sp4_h_r_41 <X> T_6_24.lc_trk_g3_1
 (22 13)  (310 397)  (310 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 397)  (313 397)  routing T_6_24.sp4_r_v_b_42 <X> T_6_24.lc_trk_g3_2
 (0 14)  (288 398)  (288 398)  routing T_6_24.glb_netwk_4 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 398)  (289 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 398)  (292 398)  routing T_6_24.sp4_h_r_9 <X> T_6_24.sp4_v_t_44
 (16 14)  (304 398)  (304 398)  routing T_6_24.sp12_v_b_21 <X> T_6_24.lc_trk_g3_5
 (17 14)  (305 398)  (305 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (310 398)  (310 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (311 398)  (311 398)  routing T_6_24.sp4_h_r_31 <X> T_6_24.lc_trk_g3_7
 (24 14)  (312 398)  (312 398)  routing T_6_24.sp4_h_r_31 <X> T_6_24.lc_trk_g3_7
 (5 15)  (293 399)  (293 399)  routing T_6_24.sp4_h_r_9 <X> T_6_24.sp4_v_t_44
 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (306 399)  (306 399)  routing T_6_24.sp12_v_b_21 <X> T_6_24.lc_trk_g3_5
 (21 15)  (309 399)  (309 399)  routing T_6_24.sp4_h_r_31 <X> T_6_24.lc_trk_g3_7


LogicTile_7_24

 (2 0)  (344 384)  (344 384)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (363 384)  (363 384)  routing T_7_24.sp4_h_r_11 <X> T_7_24.lc_trk_g0_3
 (22 0)  (364 384)  (364 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (365 384)  (365 384)  routing T_7_24.sp4_h_r_11 <X> T_7_24.lc_trk_g0_3
 (24 0)  (366 384)  (366 384)  routing T_7_24.sp4_h_r_11 <X> T_7_24.lc_trk_g0_3
 (26 0)  (368 384)  (368 384)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 384)  (372 384)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 384)  (373 384)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 384)  (375 384)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (48 0)  (390 384)  (390 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (27 1)  (369 385)  (369 385)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 385)  (372 385)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 385)  (373 385)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (40 1)  (382 385)  (382 385)  LC_0 Logic Functioning bit
 (42 1)  (384 385)  (384 385)  LC_0 Logic Functioning bit
 (47 1)  (389 385)  (389 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 2)  (356 386)  (356 386)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g0_4
 (22 2)  (364 386)  (364 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (367 386)  (367 386)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g0_6
 (26 2)  (368 386)  (368 386)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (31 2)  (373 386)  (373 386)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 386)  (374 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 386)  (376 386)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (42 2)  (384 386)  (384 386)  LC_1 Logic Functioning bit
 (15 3)  (357 387)  (357 387)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g0_4
 (16 3)  (358 387)  (358 387)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g0_4
 (17 3)  (359 387)  (359 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (363 387)  (363 387)  routing T_7_24.sp4_r_v_b_31 <X> T_7_24.lc_trk_g0_7
 (22 3)  (364 387)  (364 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 387)  (365 387)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g0_6
 (24 3)  (366 387)  (366 387)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g0_6
 (25 3)  (367 387)  (367 387)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g0_6
 (26 3)  (368 387)  (368 387)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 387)  (370 387)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 387)  (371 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 387)  (373 387)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 387)  (374 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (377 387)  (377 387)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.input_2_1
 (43 3)  (385 387)  (385 387)  LC_1 Logic Functioning bit
 (53 3)  (395 387)  (395 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (357 388)  (357 388)  routing T_7_24.sp4_h_r_1 <X> T_7_24.lc_trk_g1_1
 (16 4)  (358 388)  (358 388)  routing T_7_24.sp4_h_r_1 <X> T_7_24.lc_trk_g1_1
 (17 4)  (359 388)  (359 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (363 388)  (363 388)  routing T_7_24.sp12_h_r_3 <X> T_7_24.lc_trk_g1_3
 (22 4)  (364 388)  (364 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (366 388)  (366 388)  routing T_7_24.sp12_h_r_3 <X> T_7_24.lc_trk_g1_3
 (26 4)  (368 388)  (368 388)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 388)  (372 388)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 388)  (373 388)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 388)  (375 388)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (53 4)  (395 388)  (395 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (360 389)  (360 389)  routing T_7_24.sp4_h_r_1 <X> T_7_24.lc_trk_g1_1
 (21 5)  (363 389)  (363 389)  routing T_7_24.sp12_h_r_3 <X> T_7_24.lc_trk_g1_3
 (26 5)  (368 389)  (368 389)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 389)  (372 389)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 389)  (373 389)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (40 5)  (382 389)  (382 389)  LC_2 Logic Functioning bit
 (42 5)  (384 389)  (384 389)  LC_2 Logic Functioning bit
 (53 5)  (395 389)  (395 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (346 390)  (346 390)  routing T_7_24.sp4_h_r_9 <X> T_7_24.sp4_v_t_38
 (6 6)  (348 390)  (348 390)  routing T_7_24.sp4_h_r_9 <X> T_7_24.sp4_v_t_38
 (10 6)  (352 390)  (352 390)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_l_41
 (12 6)  (354 390)  (354 390)  routing T_7_24.sp4_v_t_46 <X> T_7_24.sp4_h_l_40
 (15 6)  (357 390)  (357 390)  routing T_7_24.sp4_h_r_5 <X> T_7_24.lc_trk_g1_5
 (16 6)  (358 390)  (358 390)  routing T_7_24.sp4_h_r_5 <X> T_7_24.lc_trk_g1_5
 (17 6)  (359 390)  (359 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (364 390)  (364 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (5 7)  (347 391)  (347 391)  routing T_7_24.sp4_h_r_9 <X> T_7_24.sp4_v_t_38
 (11 7)  (353 391)  (353 391)  routing T_7_24.sp4_v_t_46 <X> T_7_24.sp4_h_l_40
 (13 7)  (355 391)  (355 391)  routing T_7_24.sp4_v_t_46 <X> T_7_24.sp4_h_l_40
 (18 7)  (360 391)  (360 391)  routing T_7_24.sp4_h_r_5 <X> T_7_24.lc_trk_g1_5
 (21 7)  (363 391)  (363 391)  routing T_7_24.sp4_r_v_b_31 <X> T_7_24.lc_trk_g1_7
 (12 8)  (354 392)  (354 392)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_r_8
 (6 9)  (348 393)  (348 393)  routing T_7_24.sp4_h_l_43 <X> T_7_24.sp4_h_r_6
 (11 9)  (353 393)  (353 393)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_r_8
 (6 10)  (348 394)  (348 394)  routing T_7_24.sp4_v_b_3 <X> T_7_24.sp4_v_t_43
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (364 394)  (364 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (365 394)  (365 394)  routing T_7_24.sp12_v_t_12 <X> T_7_24.lc_trk_g2_7
 (26 10)  (368 394)  (368 394)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 394)  (371 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 394)  (372 394)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 394)  (373 394)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 394)  (374 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 394)  (376 394)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (46 10)  (388 394)  (388 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (347 395)  (347 395)  routing T_7_24.sp4_v_b_3 <X> T_7_24.sp4_v_t_43
 (26 11)  (368 395)  (368 395)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 395)  (370 395)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 395)  (371 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 395)  (373 395)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (41 11)  (383 395)  (383 395)  LC_5 Logic Functioning bit
 (43 11)  (385 395)  (385 395)  LC_5 Logic Functioning bit
 (48 11)  (390 395)  (390 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (7 12)  (349 396)  (349 396)  Column buffer control bit: LH_colbuf_cntl_5

 (29 12)  (371 396)  (371 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 396)  (372 396)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 396)  (373 396)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 396)  (374 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 396)  (375 396)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (46 12)  (388 396)  (388 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4

 (27 13)  (369 397)  (369 397)  routing T_7_24.lc_trk_g1_1 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 397)  (371 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 397)  (372 397)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 397)  (373 397)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (40 13)  (382 397)  (382 397)  LC_6 Logic Functioning bit
 (42 13)  (384 397)  (384 397)  LC_6 Logic Functioning bit
 (53 13)  (395 397)  (395 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (26 14)  (368 398)  (368 398)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 398)  (369 398)  routing T_7_24.lc_trk_g1_3 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 398)  (371 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 398)  (373 398)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 398)  (374 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 398)  (376 398)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (5 15)  (347 399)  (347 399)  routing T_7_24.sp4_h_l_44 <X> T_7_24.sp4_v_t_44
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (368 399)  (368 399)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 399)  (370 399)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 399)  (371 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 399)  (372 399)  routing T_7_24.lc_trk_g1_3 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 399)  (373 399)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (41 15)  (383 399)  (383 399)  LC_7 Logic Functioning bit
 (43 15)  (385 399)  (385 399)  LC_7 Logic Functioning bit
 (47 15)  (389 399)  (389 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (395 399)  (395 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_24

 (2 0)  (398 384)  (398 384)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (401 384)  (401 384)  routing T_8_24.sp4_v_b_6 <X> T_8_24.sp4_h_r_0
 (12 0)  (408 384)  (408 384)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (14 0)  (410 384)  (410 384)  routing T_8_24.lft_op_0 <X> T_8_24.lc_trk_g0_0
 (15 0)  (411 384)  (411 384)  routing T_8_24.lft_op_1 <X> T_8_24.lc_trk_g0_1
 (17 0)  (413 384)  (413 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (414 384)  (414 384)  routing T_8_24.lft_op_1 <X> T_8_24.lc_trk_g0_1
 (27 0)  (423 384)  (423 384)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.wire_bram/ram/WDATA_7
 (29 0)  (425 384)  (425 384)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_6 wire_bram/ram/WDATA_7
 (30 0)  (426 384)  (426 384)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.wire_bram/ram/WDATA_7
 (36 0)  (432 384)  (432 384)  Enable bit of Mux _out_links/OutMux8_0 => wire_bram/ram/RDATA_7 sp4_h_l_21
 (4 1)  (400 385)  (400 385)  routing T_8_24.sp4_v_b_6 <X> T_8_24.sp4_h_r_0
 (6 1)  (402 385)  (402 385)  routing T_8_24.sp4_v_b_6 <X> T_8_24.sp4_h_r_0
 (11 1)  (407 385)  (407 385)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (13 1)  (409 385)  (409 385)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (15 1)  (411 385)  (411 385)  routing T_8_24.lft_op_0 <X> T_8_24.lc_trk_g0_0
 (17 1)  (413 385)  (413 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (426 385)  (426 385)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.wire_bram/ram/WDATA_7
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_5 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (3 2)  (399 386)  (399 386)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_h_l_23
 (27 2)  (423 386)  (423 386)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WDATA_6
 (29 2)  (425 386)  (425 386)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_5 wire_bram/ram/WDATA_6
 (30 2)  (426 386)  (426 386)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WDATA_6
 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_5 <X> T_8_24.wire_bram/ram/WCLK
 (3 3)  (399 387)  (399 387)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_h_l_23
 (9 3)  (405 387)  (405 387)  routing T_8_24.sp4_v_b_1 <X> T_8_24.sp4_v_t_36
 (37 3)  (433 387)  (433 387)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (0 4)  (396 388)  (396 388)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (12 4)  (408 388)  (408 388)  routing T_8_24.sp4_v_b_5 <X> T_8_24.sp4_h_r_5
 (29 4)  (425 388)  (425 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_5
 (0 5)  (396 389)  (396 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (11 5)  (407 389)  (407 389)  routing T_8_24.sp4_v_b_5 <X> T_8_24.sp4_h_r_5
 (36 5)  (432 389)  (432 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_5 sp4_h_r_4
 (37 5)  (433 389)  (433 389)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (15 6)  (411 390)  (411 390)  routing T_8_24.lft_op_5 <X> T_8_24.lc_trk_g1_5
 (17 6)  (413 390)  (413 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (414 390)  (414 390)  routing T_8_24.lft_op_5 <X> T_8_24.lc_trk_g1_5
 (21 6)  (417 390)  (417 390)  routing T_8_24.lft_op_7 <X> T_8_24.lc_trk_g1_7
 (22 6)  (418 390)  (418 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (420 390)  (420 390)  routing T_8_24.lft_op_7 <X> T_8_24.lc_trk_g1_7
 (25 6)  (421 390)  (421 390)  routing T_8_24.lft_op_6 <X> T_8_24.lc_trk_g1_6
 (27 6)  (423 390)  (423 390)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_bram/ram/WDATA_4
 (29 6)  (425 390)  (425 390)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_7 wire_bram/ram/WDATA_4
 (30 6)  (426 390)  (426 390)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_bram/ram/WDATA_4
 (36 6)  (432 390)  (432 390)  Enable bit of Mux _out_links/OutMux8_3 => wire_bram/ram/RDATA_4 sp4_h_l_27
 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (22 7)  (418 391)  (418 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (420 391)  (420 391)  routing T_8_24.lft_op_6 <X> T_8_24.lc_trk_g1_6
 (30 7)  (426 391)  (426 391)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.wire_bram/ram/WDATA_4
 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_bram/ram/WDATA_3
 (28 8)  (424 392)  (424 392)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 392)  (426 392)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_bram/ram/WDATA_3
 (37 9)  (433 393)  (433 393)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (10 10)  (406 394)  (406 394)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_h_l_42
 (22 10)  (418 394)  (418 394)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (420 394)  (420 394)  routing T_8_24.tnl_op_7 <X> T_8_24.lc_trk_g2_7
 (29 10)  (425 394)  (425 394)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_2
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (417 395)  (417 395)  routing T_8_24.tnl_op_7 <X> T_8_24.lc_trk_g2_7
 (38 11)  (434 395)  (434 395)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_2 sp12_h_r_18
 (3 12)  (399 396)  (399 396)  routing T_8_24.sp12_v_b_1 <X> T_8_24.sp12_h_r_1
 (5 12)  (401 396)  (401 396)  routing T_8_24.sp4_v_t_44 <X> T_8_24.sp4_h_r_9
 (7 12)  (403 396)  (403 396)  Column buffer control bit: MEMT_colbuf_cntl_5

 (10 12)  (406 396)  (406 396)  routing T_8_24.sp4_v_t_40 <X> T_8_24.sp4_h_r_10
 (22 12)  (418 396)  (418 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (419 396)  (419 396)  routing T_8_24.sp4_v_t_30 <X> T_8_24.lc_trk_g3_3
 (24 12)  (420 396)  (420 396)  routing T_8_24.sp4_v_t_30 <X> T_8_24.lc_trk_g3_3
 (28 12)  (424 396)  (424 396)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_bram/ram/WDATA_1
 (29 12)  (425 396)  (425 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (426 396)  (426 396)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_bram/ram/WDATA_1
 (39 12)  (435 396)  (435 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (3 13)  (399 397)  (399 397)  routing T_8_24.sp12_v_b_1 <X> T_8_24.sp12_h_r_1
 (30 13)  (426 397)  (426 397)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_bram/ram/WDATA_1
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (410 398)  (410 398)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (17 14)  (413 398)  (413 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (424 398)  (424 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WDATA_0
 (29 14)  (425 398)  (425 398)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_0
 (30 14)  (426 398)  (426 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WDATA_0
 (0 15)  (396 399)  (396 399)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE
 (12 15)  (408 399)  (408 399)  routing T_8_24.sp4_h_l_46 <X> T_8_24.sp4_v_t_46
 (15 15)  (411 399)  (411 399)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (16 15)  (412 399)  (412 399)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g3_4
 (17 15)  (413 399)  (413 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (414 399)  (414 399)  routing T_8_24.sp4_r_v_b_45 <X> T_8_24.lc_trk_g3_5
 (37 15)  (433 399)  (433 399)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_0 sp4_h_r_30


LogicTile_9_24

 (12 0)  (450 384)  (450 384)  routing T_9_24.sp4_h_l_46 <X> T_9_24.sp4_h_r_2
 (17 0)  (455 384)  (455 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 384)  (456 384)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g0_1
 (25 0)  (463 384)  (463 384)  routing T_9_24.sp4_v_b_10 <X> T_9_24.lc_trk_g0_2
 (28 0)  (466 384)  (466 384)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 384)  (468 384)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 384)  (472 384)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 384)  (473 384)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.input_2_0
 (40 0)  (478 384)  (478 384)  LC_0 Logic Functioning bit
 (45 0)  (483 384)  (483 384)  LC_0 Logic Functioning bit
 (47 0)  (485 384)  (485 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (486 384)  (486 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (489 384)  (489 384)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (13 1)  (451 385)  (451 385)  routing T_9_24.sp4_h_l_46 <X> T_9_24.sp4_h_r_2
 (22 1)  (460 385)  (460 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (461 385)  (461 385)  routing T_9_24.sp4_v_b_10 <X> T_9_24.lc_trk_g0_2
 (25 1)  (463 385)  (463 385)  routing T_9_24.sp4_v_b_10 <X> T_9_24.lc_trk_g0_2
 (28 1)  (466 385)  (466 385)  routing T_9_24.lc_trk_g2_0 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 385)  (467 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 385)  (468 385)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 385)  (470 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (473 385)  (473 385)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.input_2_0
 (51 1)  (489 385)  (489 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (490 385)  (490 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (439 386)  (439 386)  routing T_9_24.glb_netwk_5 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (443 386)  (443 386)  routing T_9_24.sp4_h_r_9 <X> T_9_24.sp4_h_l_37
 (6 2)  (444 386)  (444 386)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_37
 (10 2)  (448 386)  (448 386)  routing T_9_24.sp4_v_b_8 <X> T_9_24.sp4_h_l_36
 (11 2)  (449 386)  (449 386)  routing T_9_24.sp4_v_b_6 <X> T_9_24.sp4_v_t_39
 (13 2)  (451 386)  (451 386)  routing T_9_24.sp4_v_b_6 <X> T_9_24.sp4_v_t_39
 (15 2)  (453 386)  (453 386)  routing T_9_24.sp4_v_b_21 <X> T_9_24.lc_trk_g0_5
 (16 2)  (454 386)  (454 386)  routing T_9_24.sp4_v_b_21 <X> T_9_24.lc_trk_g0_5
 (17 2)  (455 386)  (455 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 386)  (468 386)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 386)  (471 386)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 386)  (473 386)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.input_2_1
 (39 2)  (477 386)  (477 386)  LC_1 Logic Functioning bit
 (45 2)  (483 386)  (483 386)  LC_1 Logic Functioning bit
 (47 2)  (485 386)  (485 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (489 386)  (489 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (438 387)  (438 387)  routing T_9_24.glb_netwk_5 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (4 3)  (442 387)  (442 387)  routing T_9_24.sp4_h_r_9 <X> T_9_24.sp4_h_l_37
 (5 3)  (443 387)  (443 387)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_37
 (22 3)  (460 387)  (460 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 387)  (463 387)  routing T_9_24.sp4_r_v_b_30 <X> T_9_24.lc_trk_g0_6
 (26 3)  (464 387)  (464 387)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 387)  (465 387)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 387)  (466 387)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 387)  (467 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 387)  (468 387)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 387)  (469 387)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 387)  (470 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (471 387)  (471 387)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.input_2_1
 (34 3)  (472 387)  (472 387)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.input_2_1
 (35 3)  (473 387)  (473 387)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.input_2_1
 (51 3)  (489 387)  (489 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (2 4)  (440 388)  (440 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (449 388)  (449 388)  routing T_9_24.sp4_h_r_0 <X> T_9_24.sp4_v_b_5
 (14 4)  (452 388)  (452 388)  routing T_9_24.sp4_h_r_8 <X> T_9_24.lc_trk_g1_0
 (25 4)  (463 388)  (463 388)  routing T_9_24.sp4_v_b_2 <X> T_9_24.lc_trk_g1_2
 (8 5)  (446 389)  (446 389)  routing T_9_24.sp4_v_t_36 <X> T_9_24.sp4_v_b_4
 (10 5)  (448 389)  (448 389)  routing T_9_24.sp4_v_t_36 <X> T_9_24.sp4_v_b_4
 (15 5)  (453 389)  (453 389)  routing T_9_24.sp4_h_r_8 <X> T_9_24.lc_trk_g1_0
 (16 5)  (454 389)  (454 389)  routing T_9_24.sp4_h_r_8 <X> T_9_24.lc_trk_g1_0
 (17 5)  (455 389)  (455 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (460 389)  (460 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (461 389)  (461 389)  routing T_9_24.sp4_v_b_2 <X> T_9_24.lc_trk_g1_2
 (4 6)  (442 390)  (442 390)  routing T_9_24.sp4_v_b_3 <X> T_9_24.sp4_v_t_38
 (13 6)  (451 390)  (451 390)  routing T_9_24.sp4_h_r_5 <X> T_9_24.sp4_v_t_40
 (15 6)  (453 390)  (453 390)  routing T_9_24.sp4_h_r_13 <X> T_9_24.lc_trk_g1_5
 (16 6)  (454 390)  (454 390)  routing T_9_24.sp4_h_r_13 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 390)  (456 390)  routing T_9_24.sp4_h_r_13 <X> T_9_24.lc_trk_g1_5
 (22 6)  (460 390)  (460 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (461 390)  (461 390)  routing T_9_24.sp4_v_b_23 <X> T_9_24.lc_trk_g1_7
 (24 6)  (462 390)  (462 390)  routing T_9_24.sp4_v_b_23 <X> T_9_24.lc_trk_g1_7
 (27 6)  (465 390)  (465 390)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 390)  (467 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 390)  (468 390)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 390)  (470 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (475 390)  (475 390)  LC_3 Logic Functioning bit
 (39 6)  (477 390)  (477 390)  LC_3 Logic Functioning bit
 (40 6)  (478 390)  (478 390)  LC_3 Logic Functioning bit
 (41 6)  (479 390)  (479 390)  LC_3 Logic Functioning bit
 (42 6)  (480 390)  (480 390)  LC_3 Logic Functioning bit
 (9 7)  (447 391)  (447 391)  routing T_9_24.sp4_v_b_8 <X> T_9_24.sp4_v_t_41
 (10 7)  (448 391)  (448 391)  routing T_9_24.sp4_v_b_8 <X> T_9_24.sp4_v_t_41
 (12 7)  (450 391)  (450 391)  routing T_9_24.sp4_h_r_5 <X> T_9_24.sp4_v_t_40
 (14 7)  (452 391)  (452 391)  routing T_9_24.sp4_r_v_b_28 <X> T_9_24.lc_trk_g1_4
 (17 7)  (455 391)  (455 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (465 391)  (465 391)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 391)  (466 391)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 391)  (467 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 391)  (468 391)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 391)  (469 391)  routing T_9_24.lc_trk_g0_2 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 391)  (470 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (476 391)  (476 391)  LC_3 Logic Functioning bit
 (40 7)  (478 391)  (478 391)  LC_3 Logic Functioning bit
 (41 7)  (479 391)  (479 391)  LC_3 Logic Functioning bit
 (42 7)  (480 391)  (480 391)  LC_3 Logic Functioning bit
 (3 8)  (441 392)  (441 392)  routing T_9_24.sp12_h_r_1 <X> T_9_24.sp12_v_b_1
 (14 8)  (452 392)  (452 392)  routing T_9_24.sp4_h_l_21 <X> T_9_24.lc_trk_g2_0
 (22 8)  (460 392)  (460 392)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (462 392)  (462 392)  routing T_9_24.tnl_op_3 <X> T_9_24.lc_trk_g2_3
 (26 8)  (464 392)  (464 392)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (31 8)  (469 392)  (469 392)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 392)  (472 392)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 392)  (475 392)  LC_4 Logic Functioning bit
 (42 8)  (480 392)  (480 392)  LC_4 Logic Functioning bit
 (43 8)  (481 392)  (481 392)  LC_4 Logic Functioning bit
 (47 8)  (485 392)  (485 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (486 392)  (486 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (488 392)  (488 392)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (441 393)  (441 393)  routing T_9_24.sp12_h_r_1 <X> T_9_24.sp12_v_b_1
 (7 9)  (445 393)  (445 393)  Column buffer control bit: LH_colbuf_cntl_0

 (9 9)  (447 393)  (447 393)  routing T_9_24.sp4_v_t_46 <X> T_9_24.sp4_v_b_7
 (10 9)  (448 393)  (448 393)  routing T_9_24.sp4_v_t_46 <X> T_9_24.sp4_v_b_7
 (15 9)  (453 393)  (453 393)  routing T_9_24.sp4_h_l_21 <X> T_9_24.lc_trk_g2_0
 (16 9)  (454 393)  (454 393)  routing T_9_24.sp4_h_l_21 <X> T_9_24.lc_trk_g2_0
 (17 9)  (455 393)  (455 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (459 393)  (459 393)  routing T_9_24.tnl_op_3 <X> T_9_24.lc_trk_g2_3
 (22 9)  (460 393)  (460 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (461 393)  (461 393)  routing T_9_24.sp12_v_b_18 <X> T_9_24.lc_trk_g2_2
 (25 9)  (463 393)  (463 393)  routing T_9_24.sp12_v_b_18 <X> T_9_24.lc_trk_g2_2
 (26 9)  (464 393)  (464 393)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 393)  (465 393)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 393)  (466 393)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 393)  (467 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 393)  (474 393)  LC_4 Logic Functioning bit
 (42 9)  (480 393)  (480 393)  LC_4 Logic Functioning bit
 (43 9)  (481 393)  (481 393)  LC_4 Logic Functioning bit
 (22 10)  (460 394)  (460 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (465 394)  (465 394)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 394)  (466 394)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 394)  (467 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 394)  (469 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 394)  (472 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (39 10)  (477 394)  (477 394)  LC_5 Logic Functioning bit
 (40 10)  (478 394)  (478 394)  LC_5 Logic Functioning bit
 (42 10)  (480 394)  (480 394)  LC_5 Logic Functioning bit
 (10 11)  (448 395)  (448 395)  routing T_9_24.sp4_h_l_39 <X> T_9_24.sp4_v_t_42
 (12 11)  (450 395)  (450 395)  routing T_9_24.sp4_h_l_45 <X> T_9_24.sp4_v_t_45
 (26 11)  (464 395)  (464 395)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 395)  (465 395)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 395)  (467 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 395)  (470 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (471 395)  (471 395)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.input_2_5
 (34 11)  (472 395)  (472 395)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.input_2_5
 (38 11)  (476 395)  (476 395)  LC_5 Logic Functioning bit
 (39 11)  (477 395)  (477 395)  LC_5 Logic Functioning bit
 (40 11)  (478 395)  (478 395)  LC_5 Logic Functioning bit
 (41 11)  (479 395)  (479 395)  LC_5 Logic Functioning bit
 (42 11)  (480 395)  (480 395)  LC_5 Logic Functioning bit
 (43 11)  (481 395)  (481 395)  LC_5 Logic Functioning bit
 (7 12)  (445 396)  (445 396)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (452 396)  (452 396)  routing T_9_24.wire_logic_cluster/lc_0/out <X> T_9_24.lc_trk_g3_0
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 396)  (456 396)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g3_1
 (27 12)  (465 396)  (465 396)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 396)  (467 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 396)  (468 396)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 396)  (471 396)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 396)  (475 396)  LC_6 Logic Functioning bit
 (42 12)  (480 396)  (480 396)  LC_6 Logic Functioning bit
 (43 12)  (481 396)  (481 396)  LC_6 Logic Functioning bit
 (50 12)  (488 396)  (488 396)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (455 397)  (455 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (460 397)  (460 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (469 397)  (469 397)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 397)  (475 397)  LC_6 Logic Functioning bit
 (42 13)  (480 397)  (480 397)  LC_6 Logic Functioning bit
 (43 13)  (481 397)  (481 397)  LC_6 Logic Functioning bit
 (47 13)  (485 397)  (485 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (491 397)  (491 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (6 14)  (444 398)  (444 398)  routing T_9_24.sp4_h_l_41 <X> T_9_24.sp4_v_t_44
 (21 14)  (459 398)  (459 398)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 398)  (461 398)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (25 14)  (463 398)  (463 398)  routing T_9_24.sp4_h_r_38 <X> T_9_24.lc_trk_g3_6
 (26 14)  (464 398)  (464 398)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 398)  (471 398)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 398)  (472 398)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 398)  (473 398)  routing T_9_24.lc_trk_g0_5 <X> T_9_24.input_2_7
 (37 14)  (475 398)  (475 398)  LC_7 Logic Functioning bit
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (459 399)  (459 399)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (22 15)  (460 399)  (460 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 399)  (461 399)  routing T_9_24.sp4_h_r_38 <X> T_9_24.lc_trk_g3_6
 (24 15)  (462 399)  (462 399)  routing T_9_24.sp4_h_r_38 <X> T_9_24.lc_trk_g3_6
 (26 15)  (464 399)  (464 399)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 399)  (466 399)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 399)  (467 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 399)  (470 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (474 399)  (474 399)  LC_7 Logic Functioning bit
 (48 15)  (486 399)  (486 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_24

 (4 0)  (496 384)  (496 384)  routing T_10_24.sp4_h_l_43 <X> T_10_24.sp4_v_b_0
 (6 0)  (498 384)  (498 384)  routing T_10_24.sp4_h_l_43 <X> T_10_24.sp4_v_b_0
 (8 0)  (500 384)  (500 384)  routing T_10_24.sp4_v_b_1 <X> T_10_24.sp4_h_r_1
 (9 0)  (501 384)  (501 384)  routing T_10_24.sp4_v_b_1 <X> T_10_24.sp4_h_r_1
 (14 0)  (506 384)  (506 384)  routing T_10_24.wire_logic_cluster/lc_0/out <X> T_10_24.lc_trk_g0_0
 (25 0)  (517 384)  (517 384)  routing T_10_24.sp4_h_r_10 <X> T_10_24.lc_trk_g0_2
 (27 0)  (519 384)  (519 384)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 384)  (520 384)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 384)  (521 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 384)  (523 384)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 384)  (525 384)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 384)  (528 384)  LC_0 Logic Functioning bit
 (38 0)  (530 384)  (530 384)  LC_0 Logic Functioning bit
 (41 0)  (533 384)  (533 384)  LC_0 Logic Functioning bit
 (43 0)  (535 384)  (535 384)  LC_0 Logic Functioning bit
 (5 1)  (497 385)  (497 385)  routing T_10_24.sp4_h_l_43 <X> T_10_24.sp4_v_b_0
 (17 1)  (509 385)  (509 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (514 385)  (514 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 385)  (515 385)  routing T_10_24.sp4_h_r_10 <X> T_10_24.lc_trk_g0_2
 (24 1)  (516 385)  (516 385)  routing T_10_24.sp4_h_r_10 <X> T_10_24.lc_trk_g0_2
 (29 1)  (521 385)  (521 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 385)  (524 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (525 385)  (525 385)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.input_2_0
 (34 1)  (526 385)  (526 385)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.input_2_0
 (35 1)  (527 385)  (527 385)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.input_2_0
 (36 1)  (528 385)  (528 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (40 1)  (532 385)  (532 385)  LC_0 Logic Functioning bit
 (42 1)  (534 385)  (534 385)  LC_0 Logic Functioning bit
 (8 2)  (500 386)  (500 386)  routing T_10_24.sp4_v_t_36 <X> T_10_24.sp4_h_l_36
 (9 2)  (501 386)  (501 386)  routing T_10_24.sp4_v_t_36 <X> T_10_24.sp4_h_l_36
 (14 2)  (506 386)  (506 386)  routing T_10_24.sp4_h_l_1 <X> T_10_24.lc_trk_g0_4
 (15 2)  (507 386)  (507 386)  routing T_10_24.bot_op_5 <X> T_10_24.lc_trk_g0_5
 (17 2)  (509 386)  (509 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 386)  (522 386)  routing T_10_24.lc_trk_g0_4 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 386)  (525 386)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 386)  (530 386)  LC_1 Logic Functioning bit
 (39 2)  (531 386)  (531 386)  LC_1 Logic Functioning bit
 (42 2)  (534 386)  (534 386)  LC_1 Logic Functioning bit
 (43 2)  (535 386)  (535 386)  LC_1 Logic Functioning bit
 (50 2)  (542 386)  (542 386)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (505 387)  (505 387)  routing T_10_24.sp4_v_b_9 <X> T_10_24.sp4_h_l_39
 (15 3)  (507 387)  (507 387)  routing T_10_24.sp4_h_l_1 <X> T_10_24.lc_trk_g0_4
 (16 3)  (508 387)  (508 387)  routing T_10_24.sp4_h_l_1 <X> T_10_24.lc_trk_g0_4
 (17 3)  (509 387)  (509 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 3)  (523 387)  (523 387)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (38 3)  (530 387)  (530 387)  LC_1 Logic Functioning bit
 (39 3)  (531 387)  (531 387)  LC_1 Logic Functioning bit
 (42 3)  (534 387)  (534 387)  LC_1 Logic Functioning bit
 (43 3)  (535 387)  (535 387)  LC_1 Logic Functioning bit
 (46 3)  (538 387)  (538 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (497 388)  (497 388)  routing T_10_24.sp4_v_b_9 <X> T_10_24.sp4_h_r_3
 (13 4)  (505 388)  (505 388)  routing T_10_24.sp4_h_l_40 <X> T_10_24.sp4_v_b_5
 (21 4)  (513 388)  (513 388)  routing T_10_24.sp4_v_b_3 <X> T_10_24.lc_trk_g1_3
 (22 4)  (514 388)  (514 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (515 388)  (515 388)  routing T_10_24.sp4_v_b_3 <X> T_10_24.lc_trk_g1_3
 (27 4)  (519 388)  (519 388)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 388)  (520 388)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 388)  (523 388)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 388)  (526 388)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 388)  (527 388)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.input_2_2
 (36 4)  (528 388)  (528 388)  LC_2 Logic Functioning bit
 (41 4)  (533 388)  (533 388)  LC_2 Logic Functioning bit
 (43 4)  (535 388)  (535 388)  LC_2 Logic Functioning bit
 (4 5)  (496 389)  (496 389)  routing T_10_24.sp4_v_b_9 <X> T_10_24.sp4_h_r_3
 (6 5)  (498 389)  (498 389)  routing T_10_24.sp4_v_b_9 <X> T_10_24.sp4_h_r_3
 (8 5)  (500 389)  (500 389)  routing T_10_24.sp4_h_l_47 <X> T_10_24.sp4_v_b_4
 (9 5)  (501 389)  (501 389)  routing T_10_24.sp4_h_l_47 <X> T_10_24.sp4_v_b_4
 (10 5)  (502 389)  (502 389)  routing T_10_24.sp4_h_l_47 <X> T_10_24.sp4_v_b_4
 (12 5)  (504 389)  (504 389)  routing T_10_24.sp4_h_l_40 <X> T_10_24.sp4_v_b_5
 (26 5)  (518 389)  (518 389)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 389)  (519 389)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 389)  (521 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 389)  (522 389)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 389)  (523 389)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 389)  (524 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (526 389)  (526 389)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.input_2_2
 (36 5)  (528 389)  (528 389)  LC_2 Logic Functioning bit
 (37 5)  (529 389)  (529 389)  LC_2 Logic Functioning bit
 (38 5)  (530 389)  (530 389)  LC_2 Logic Functioning bit
 (41 5)  (533 389)  (533 389)  LC_2 Logic Functioning bit
 (43 5)  (535 389)  (535 389)  LC_2 Logic Functioning bit
 (4 6)  (496 390)  (496 390)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_v_t_38
 (6 6)  (498 390)  (498 390)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_v_t_38
 (17 6)  (509 390)  (509 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 390)  (510 390)  routing T_10_24.wire_logic_cluster/lc_5/out <X> T_10_24.lc_trk_g1_5
 (21 6)  (513 390)  (513 390)  routing T_10_24.sp4_v_b_15 <X> T_10_24.lc_trk_g1_7
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 390)  (515 390)  routing T_10_24.sp4_v_b_15 <X> T_10_24.lc_trk_g1_7
 (25 6)  (517 390)  (517 390)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (26 6)  (518 390)  (518 390)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (31 6)  (523 390)  (523 390)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 390)  (526 390)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (41 6)  (533 390)  (533 390)  LC_3 Logic Functioning bit
 (43 6)  (535 390)  (535 390)  LC_3 Logic Functioning bit
 (47 6)  (539 390)  (539 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (540 390)  (540 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (543 390)  (543 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (544 390)  (544 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (545 390)  (545 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (500 391)  (500 391)  routing T_10_24.sp4_h_l_41 <X> T_10_24.sp4_v_t_41
 (12 7)  (504 391)  (504 391)  routing T_10_24.sp4_h_l_40 <X> T_10_24.sp4_v_t_40
 (21 7)  (513 391)  (513 391)  routing T_10_24.sp4_v_b_15 <X> T_10_24.lc_trk_g1_7
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 391)  (515 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (24 7)  (516 391)  (516 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (25 7)  (517 391)  (517 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (27 7)  (519 391)  (519 391)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 391)  (520 391)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 391)  (521 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 391)  (523 391)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 391)  (532 391)  LC_3 Logic Functioning bit
 (42 7)  (534 391)  (534 391)  LC_3 Logic Functioning bit
 (47 7)  (539 391)  (539 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (502 392)  (502 392)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_r_7
 (11 8)  (503 392)  (503 392)  routing T_10_24.sp4_v_t_37 <X> T_10_24.sp4_v_b_8
 (13 8)  (505 392)  (505 392)  routing T_10_24.sp4_v_t_37 <X> T_10_24.sp4_v_b_8
 (25 8)  (517 392)  (517 392)  routing T_10_24.wire_logic_cluster/lc_2/out <X> T_10_24.lc_trk_g2_2
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 392)  (522 392)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 392)  (523 392)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 392)  (525 392)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 392)  (528 392)  LC_4 Logic Functioning bit
 (37 8)  (529 392)  (529 392)  LC_4 Logic Functioning bit
 (38 8)  (530 392)  (530 392)  LC_4 Logic Functioning bit
 (42 8)  (534 392)  (534 392)  LC_4 Logic Functioning bit
 (51 8)  (543 392)  (543 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (499 393)  (499 393)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (507 393)  (507 393)  routing T_10_24.sp4_v_t_29 <X> T_10_24.lc_trk_g2_0
 (16 9)  (508 393)  (508 393)  routing T_10_24.sp4_v_t_29 <X> T_10_24.lc_trk_g2_0
 (17 9)  (509 393)  (509 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 393)  (514 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 393)  (518 393)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 393)  (519 393)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 393)  (522 393)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 393)  (523 393)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 393)  (524 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (525 393)  (525 393)  routing T_10_24.lc_trk_g2_0 <X> T_10_24.input_2_4
 (36 9)  (528 393)  (528 393)  LC_4 Logic Functioning bit
 (37 9)  (529 393)  (529 393)  LC_4 Logic Functioning bit
 (42 9)  (534 393)  (534 393)  LC_4 Logic Functioning bit
 (43 9)  (535 393)  (535 393)  LC_4 Logic Functioning bit
 (46 9)  (538 393)  (538 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (509 394)  (509 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (513 394)  (513 394)  routing T_10_24.rgt_op_7 <X> T_10_24.lc_trk_g2_7
 (22 10)  (514 394)  (514 394)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 394)  (516 394)  routing T_10_24.rgt_op_7 <X> T_10_24.lc_trk_g2_7
 (25 10)  (517 394)  (517 394)  routing T_10_24.wire_logic_cluster/lc_6/out <X> T_10_24.lc_trk_g2_6
 (29 10)  (521 394)  (521 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 394)  (523 394)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 394)  (524 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 394)  (525 394)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 394)  (529 394)  LC_5 Logic Functioning bit
 (39 10)  (531 394)  (531 394)  LC_5 Logic Functioning bit
 (41 10)  (533 394)  (533 394)  LC_5 Logic Functioning bit
 (43 10)  (535 394)  (535 394)  LC_5 Logic Functioning bit
 (15 11)  (507 395)  (507 395)  routing T_10_24.tnr_op_4 <X> T_10_24.lc_trk_g2_4
 (17 11)  (509 395)  (509 395)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (510 395)  (510 395)  routing T_10_24.sp4_r_v_b_37 <X> T_10_24.lc_trk_g2_5
 (22 11)  (514 395)  (514 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (37 11)  (529 395)  (529 395)  LC_5 Logic Functioning bit
 (39 11)  (531 395)  (531 395)  LC_5 Logic Functioning bit
 (41 11)  (533 395)  (533 395)  LC_5 Logic Functioning bit
 (43 11)  (535 395)  (535 395)  LC_5 Logic Functioning bit
 (7 12)  (499 396)  (499 396)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (501 396)  (501 396)  routing T_10_24.sp4_v_t_47 <X> T_10_24.sp4_h_r_10
 (11 12)  (503 396)  (503 396)  routing T_10_24.sp4_h_l_40 <X> T_10_24.sp4_v_b_11
 (12 12)  (504 396)  (504 396)  routing T_10_24.sp4_h_l_45 <X> T_10_24.sp4_h_r_11
 (13 12)  (505 396)  (505 396)  routing T_10_24.sp4_h_l_40 <X> T_10_24.sp4_v_b_11
 (14 12)  (506 396)  (506 396)  routing T_10_24.rgt_op_0 <X> T_10_24.lc_trk_g3_0
 (22 12)  (514 396)  (514 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (517 396)  (517 396)  routing T_10_24.wire_logic_cluster/lc_2/out <X> T_10_24.lc_trk_g3_2
 (26 12)  (518 396)  (518 396)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 396)  (520 396)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 396)  (522 396)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 396)  (523 396)  routing T_10_24.lc_trk_g0_5 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (41 12)  (533 396)  (533 396)  LC_6 Logic Functioning bit
 (48 12)  (540 396)  (540 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (12 13)  (504 397)  (504 397)  routing T_10_24.sp4_h_l_40 <X> T_10_24.sp4_v_b_11
 (13 13)  (505 397)  (505 397)  routing T_10_24.sp4_h_l_45 <X> T_10_24.sp4_h_r_11
 (15 13)  (507 397)  (507 397)  routing T_10_24.rgt_op_0 <X> T_10_24.lc_trk_g3_0
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (514 397)  (514 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 397)  (518 397)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 397)  (520 397)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 397)  (524 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (525 397)  (525 397)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.input_2_6
 (34 13)  (526 397)  (526 397)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.input_2_6
 (35 13)  (527 397)  (527 397)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.input_2_6
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (37 13)  (529 397)  (529 397)  LC_6 Logic Functioning bit
 (39 13)  (531 397)  (531 397)  LC_6 Logic Functioning bit
 (40 13)  (532 397)  (532 397)  LC_6 Logic Functioning bit
 (42 13)  (534 397)  (534 397)  LC_6 Logic Functioning bit
 (4 14)  (496 398)  (496 398)  routing T_10_24.sp4_v_b_9 <X> T_10_24.sp4_v_t_44
 (7 14)  (499 398)  (499 398)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (504 398)  (504 398)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_46
 (14 14)  (506 398)  (506 398)  routing T_10_24.sp4_v_t_17 <X> T_10_24.lc_trk_g3_4
 (26 14)  (518 398)  (518 398)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (529 398)  (529 398)  LC_7 Logic Functioning bit
 (38 14)  (530 398)  (530 398)  LC_7 Logic Functioning bit
 (41 14)  (533 398)  (533 398)  LC_7 Logic Functioning bit
 (42 14)  (534 398)  (534 398)  LC_7 Logic Functioning bit
 (47 14)  (539 398)  (539 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (542 398)  (542 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (503 399)  (503 399)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_46
 (16 15)  (508 399)  (508 399)  routing T_10_24.sp4_v_t_17 <X> T_10_24.lc_trk_g3_4
 (17 15)  (509 399)  (509 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (514 399)  (514 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (518 399)  (518 399)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 399)  (519 399)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 399)  (520 399)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 399)  (523 399)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 399)  (528 399)  LC_7 Logic Functioning bit
 (39 15)  (531 399)  (531 399)  LC_7 Logic Functioning bit
 (40 15)  (532 399)  (532 399)  LC_7 Logic Functioning bit
 (43 15)  (535 399)  (535 399)  LC_7 Logic Functioning bit


LogicTile_11_24

 (5 0)  (551 384)  (551 384)  routing T_11_24.sp4_v_t_37 <X> T_11_24.sp4_h_r_0
 (12 0)  (558 384)  (558 384)  routing T_11_24.sp4_v_t_39 <X> T_11_24.sp4_h_r_2
 (21 0)  (567 384)  (567 384)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g0_3
 (22 0)  (568 384)  (568 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 384)  (570 384)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g0_3
 (25 0)  (571 384)  (571 384)  routing T_11_24.lft_op_2 <X> T_11_24.lc_trk_g0_2
 (31 0)  (577 384)  (577 384)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 384)  (580 384)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (39 0)  (585 384)  (585 384)  LC_0 Logic Functioning bit
 (41 0)  (587 384)  (587 384)  LC_0 Logic Functioning bit
 (43 0)  (589 384)  (589 384)  LC_0 Logic Functioning bit
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 385)  (570 385)  routing T_11_24.lft_op_2 <X> T_11_24.lc_trk_g0_2
 (26 1)  (572 385)  (572 385)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 385)  (582 385)  LC_0 Logic Functioning bit
 (38 1)  (584 385)  (584 385)  LC_0 Logic Functioning bit
 (40 1)  (586 385)  (586 385)  LC_0 Logic Functioning bit
 (42 1)  (588 385)  (588 385)  LC_0 Logic Functioning bit
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_5 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (555 386)  (555 386)  routing T_11_24.sp4_v_b_1 <X> T_11_24.sp4_h_l_36
 (14 2)  (560 386)  (560 386)  routing T_11_24.lft_op_4 <X> T_11_24.lc_trk_g0_4
 (25 2)  (571 386)  (571 386)  routing T_11_24.sp4_h_r_14 <X> T_11_24.lc_trk_g0_6
 (27 2)  (573 386)  (573 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 386)  (574 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 386)  (577 386)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (0 3)  (546 387)  (546 387)  routing T_11_24.glb_netwk_5 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (15 3)  (561 387)  (561 387)  routing T_11_24.lft_op_4 <X> T_11_24.lc_trk_g0_4
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 387)  (568 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 387)  (569 387)  routing T_11_24.sp4_h_r_14 <X> T_11_24.lc_trk_g0_6
 (24 3)  (570 387)  (570 387)  routing T_11_24.sp4_h_r_14 <X> T_11_24.lc_trk_g0_6
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (41 3)  (587 387)  (587 387)  LC_1 Logic Functioning bit
 (43 3)  (589 387)  (589 387)  LC_1 Logic Functioning bit
 (12 4)  (558 388)  (558 388)  routing T_11_24.sp4_v_b_5 <X> T_11_24.sp4_h_r_5
 (15 4)  (561 388)  (561 388)  routing T_11_24.sp4_h_l_4 <X> T_11_24.lc_trk_g1_1
 (16 4)  (562 388)  (562 388)  routing T_11_24.sp4_h_l_4 <X> T_11_24.lc_trk_g1_1
 (17 4)  (563 388)  (563 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (564 388)  (564 388)  routing T_11_24.sp4_h_l_4 <X> T_11_24.lc_trk_g1_1
 (25 4)  (571 388)  (571 388)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g1_2
 (4 5)  (550 389)  (550 389)  routing T_11_24.sp4_h_l_42 <X> T_11_24.sp4_h_r_3
 (6 5)  (552 389)  (552 389)  routing T_11_24.sp4_h_l_42 <X> T_11_24.sp4_h_r_3
 (11 5)  (557 389)  (557 389)  routing T_11_24.sp4_v_b_5 <X> T_11_24.sp4_h_r_5
 (18 5)  (564 389)  (564 389)  routing T_11_24.sp4_h_l_4 <X> T_11_24.lc_trk_g1_1
 (22 5)  (568 389)  (568 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 389)  (569 389)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g1_2
 (25 5)  (571 389)  (571 389)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g1_2
 (15 6)  (561 390)  (561 390)  routing T_11_24.sp4_v_b_21 <X> T_11_24.lc_trk_g1_5
 (16 6)  (562 390)  (562 390)  routing T_11_24.sp4_v_b_21 <X> T_11_24.lc_trk_g1_5
 (17 6)  (563 390)  (563 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (571 390)  (571 390)  routing T_11_24.sp12_h_l_5 <X> T_11_24.lc_trk_g1_6
 (26 6)  (572 390)  (572 390)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 390)  (574 390)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 390)  (577 390)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 390)  (581 390)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (38 6)  (584 390)  (584 390)  LC_3 Logic Functioning bit
 (41 6)  (587 390)  (587 390)  LC_3 Logic Functioning bit
 (42 6)  (588 390)  (588 390)  LC_3 Logic Functioning bit
 (43 6)  (589 390)  (589 390)  LC_3 Logic Functioning bit
 (5 7)  (551 391)  (551 391)  routing T_11_24.sp4_h_l_38 <X> T_11_24.sp4_v_t_38
 (9 7)  (555 391)  (555 391)  routing T_11_24.sp4_v_b_8 <X> T_11_24.sp4_v_t_41
 (10 7)  (556 391)  (556 391)  routing T_11_24.sp4_v_b_8 <X> T_11_24.sp4_v_t_41
 (14 7)  (560 391)  (560 391)  routing T_11_24.top_op_4 <X> T_11_24.lc_trk_g1_4
 (15 7)  (561 391)  (561 391)  routing T_11_24.top_op_4 <X> T_11_24.lc_trk_g1_4
 (17 7)  (563 391)  (563 391)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (568 391)  (568 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (570 391)  (570 391)  routing T_11_24.sp12_h_l_5 <X> T_11_24.lc_trk_g1_6
 (25 7)  (571 391)  (571 391)  routing T_11_24.sp12_h_l_5 <X> T_11_24.lc_trk_g1_6
 (26 7)  (572 391)  (572 391)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 391)  (573 391)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 391)  (576 391)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 391)  (577 391)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 391)  (578 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (579 391)  (579 391)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_3
 (34 7)  (580 391)  (580 391)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_3
 (35 7)  (581 391)  (581 391)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_3
 (42 7)  (588 391)  (588 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (51 7)  (597 391)  (597 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (548 392)  (548 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (558 392)  (558 392)  routing T_11_24.sp4_v_b_2 <X> T_11_24.sp4_h_r_8
 (26 8)  (572 392)  (572 392)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 392)  (573 392)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 392)  (574 392)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (37 8)  (583 392)  (583 392)  LC_4 Logic Functioning bit
 (38 8)  (584 392)  (584 392)  LC_4 Logic Functioning bit
 (41 8)  (587 392)  (587 392)  LC_4 Logic Functioning bit
 (42 8)  (588 392)  (588 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (47 8)  (593 392)  (593 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (596 392)  (596 392)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (549 393)  (549 393)  routing T_11_24.sp12_h_l_22 <X> T_11_24.sp12_v_b_1
 (7 9)  (553 393)  (553 393)  Column buffer control bit: LH_colbuf_cntl_0

 (9 9)  (555 393)  (555 393)  routing T_11_24.sp4_v_t_42 <X> T_11_24.sp4_v_b_7
 (11 9)  (557 393)  (557 393)  routing T_11_24.sp4_v_b_2 <X> T_11_24.sp4_h_r_8
 (13 9)  (559 393)  (559 393)  routing T_11_24.sp4_v_b_2 <X> T_11_24.sp4_h_r_8
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 393)  (570 393)  routing T_11_24.tnl_op_2 <X> T_11_24.lc_trk_g2_2
 (25 9)  (571 393)  (571 393)  routing T_11_24.tnl_op_2 <X> T_11_24.lc_trk_g2_2
 (27 9)  (573 393)  (573 393)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 393)  (577 393)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 393)  (582 393)  LC_4 Logic Functioning bit
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (38 9)  (584 393)  (584 393)  LC_4 Logic Functioning bit
 (39 9)  (585 393)  (585 393)  LC_4 Logic Functioning bit
 (41 9)  (587 393)  (587 393)  LC_4 Logic Functioning bit
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 394)  (580 394)  routing T_11_24.lc_trk_g1_1 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 394)  (584 394)  LC_5 Logic Functioning bit
 (39 10)  (585 394)  (585 394)  LC_5 Logic Functioning bit
 (42 10)  (588 394)  (588 394)  LC_5 Logic Functioning bit
 (43 10)  (589 394)  (589 394)  LC_5 Logic Functioning bit
 (50 10)  (596 394)  (596 394)  Cascade bit: LH_LC05_inmux02_5

 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (38 11)  (584 395)  (584 395)  LC_5 Logic Functioning bit
 (39 11)  (585 395)  (585 395)  LC_5 Logic Functioning bit
 (42 11)  (588 395)  (588 395)  LC_5 Logic Functioning bit
 (43 11)  (589 395)  (589 395)  LC_5 Logic Functioning bit
 (5 12)  (551 396)  (551 396)  routing T_11_24.sp4_h_l_43 <X> T_11_24.sp4_h_r_9
 (7 12)  (553 396)  (553 396)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (560 396)  (560 396)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (15 12)  (561 396)  (561 396)  routing T_11_24.rgt_op_1 <X> T_11_24.lc_trk_g3_1
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 396)  (564 396)  routing T_11_24.rgt_op_1 <X> T_11_24.lc_trk_g3_1
 (21 12)  (567 396)  (567 396)  routing T_11_24.rgt_op_3 <X> T_11_24.lc_trk_g3_3
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 396)  (570 396)  routing T_11_24.rgt_op_3 <X> T_11_24.lc_trk_g3_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (37 12)  (583 396)  (583 396)  LC_6 Logic Functioning bit
 (38 12)  (584 396)  (584 396)  LC_6 Logic Functioning bit
 (39 12)  (585 396)  (585 396)  LC_6 Logic Functioning bit
 (45 12)  (591 396)  (591 396)  LC_6 Logic Functioning bit
 (52 12)  (598 396)  (598 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (550 397)  (550 397)  routing T_11_24.sp4_h_l_43 <X> T_11_24.sp4_h_r_9
 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (560 397)  (560 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (15 13)  (561 397)  (561 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (16 13)  (562 397)  (562 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (31 13)  (577 397)  (577 397)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (38 13)  (584 397)  (584 397)  LC_6 Logic Functioning bit
 (39 13)  (585 397)  (585 397)  LC_6 Logic Functioning bit
 (4 14)  (550 398)  (550 398)  routing T_11_24.sp4_h_r_3 <X> T_11_24.sp4_v_t_44
 (6 14)  (552 398)  (552 398)  routing T_11_24.sp4_h_r_3 <X> T_11_24.sp4_v_t_44
 (7 14)  (553 398)  (553 398)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (558 398)  (558 398)  routing T_11_24.sp4_v_t_46 <X> T_11_24.sp4_h_l_46
 (27 14)  (573 398)  (573 398)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 398)  (574 398)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 398)  (579 398)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 398)  (580 398)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 398)  (583 398)  LC_7 Logic Functioning bit
 (39 14)  (585 398)  (585 398)  LC_7 Logic Functioning bit
 (41 14)  (587 398)  (587 398)  LC_7 Logic Functioning bit
 (43 14)  (589 398)  (589 398)  LC_7 Logic Functioning bit
 (5 15)  (551 399)  (551 399)  routing T_11_24.sp4_h_r_3 <X> T_11_24.sp4_v_t_44
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (557 399)  (557 399)  routing T_11_24.sp4_v_t_46 <X> T_11_24.sp4_h_l_46
 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 399)  (569 399)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g3_6
 (24 15)  (570 399)  (570 399)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g3_6
 (25 15)  (571 399)  (571 399)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g3_6
 (30 15)  (576 399)  (576 399)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 399)  (583 399)  LC_7 Logic Functioning bit
 (39 15)  (585 399)  (585 399)  LC_7 Logic Functioning bit
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (15 0)  (615 384)  (615 384)  routing T_12_24.sp4_v_b_17 <X> T_12_24.lc_trk_g0_1
 (16 0)  (616 384)  (616 384)  routing T_12_24.sp4_v_b_17 <X> T_12_24.lc_trk_g0_1
 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (621 384)  (621 384)  routing T_12_24.wire_logic_cluster/lc_3/out <X> T_12_24.lc_trk_g0_3
 (22 0)  (622 384)  (622 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (3 1)  (603 385)  (603 385)  routing T_12_24.sp12_h_l_23 <X> T_12_24.sp12_v_b_0
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_5 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (606 386)  (606 386)  routing T_12_24.sp4_h_l_42 <X> T_12_24.sp4_v_t_37
 (14 2)  (614 386)  (614 386)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g0_4
 (15 2)  (615 386)  (615 386)  routing T_12_24.lft_op_5 <X> T_12_24.lc_trk_g0_5
 (17 2)  (617 386)  (617 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 386)  (618 386)  routing T_12_24.lft_op_5 <X> T_12_24.lc_trk_g0_5
 (21 2)  (621 386)  (621 386)  routing T_12_24.sp12_h_l_4 <X> T_12_24.lc_trk_g0_7
 (22 2)  (622 386)  (622 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (624 386)  (624 386)  routing T_12_24.sp12_h_l_4 <X> T_12_24.lc_trk_g0_7
 (26 2)  (626 386)  (626 386)  routing T_12_24.lc_trk_g0_7 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 386)  (628 386)  routing T_12_24.lc_trk_g2_0 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 386)  (633 386)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 386)  (634 386)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 386)  (637 386)  LC_1 Logic Functioning bit
 (39 2)  (639 386)  (639 386)  LC_1 Logic Functioning bit
 (40 2)  (640 386)  (640 386)  LC_1 Logic Functioning bit
 (42 2)  (642 386)  (642 386)  LC_1 Logic Functioning bit
 (43 2)  (643 386)  (643 386)  LC_1 Logic Functioning bit
 (0 3)  (600 387)  (600 387)  routing T_12_24.glb_netwk_5 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (9 3)  (609 387)  (609 387)  routing T_12_24.sp4_v_b_1 <X> T_12_24.sp4_v_t_36
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 387)  (621 387)  routing T_12_24.sp12_h_l_4 <X> T_12_24.lc_trk_g0_7
 (26 3)  (626 387)  (626 387)  routing T_12_24.lc_trk_g0_7 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 387)  (631 387)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 387)  (632 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (43 3)  (643 387)  (643 387)  LC_1 Logic Functioning bit
 (0 4)  (600 388)  (600 388)  routing T_12_24.glb_netwk_7 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (1 4)  (601 388)  (601 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (4 4)  (604 388)  (604 388)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (6 4)  (606 388)  (606 388)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (8 4)  (608 388)  (608 388)  routing T_12_24.sp4_v_b_4 <X> T_12_24.sp4_h_r_4
 (9 4)  (609 388)  (609 388)  routing T_12_24.sp4_v_b_4 <X> T_12_24.sp4_h_r_4
 (12 4)  (612 388)  (612 388)  routing T_12_24.sp4_h_l_39 <X> T_12_24.sp4_h_r_5
 (15 4)  (615 388)  (615 388)  routing T_12_24.lft_op_1 <X> T_12_24.lc_trk_g1_1
 (17 4)  (617 388)  (617 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 388)  (618 388)  routing T_12_24.lft_op_1 <X> T_12_24.lc_trk_g1_1
 (22 4)  (622 388)  (622 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (623 388)  (623 388)  routing T_12_24.sp12_h_l_16 <X> T_12_24.lc_trk_g1_3
 (27 4)  (627 388)  (627 388)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 388)  (630 388)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 388)  (631 388)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 388)  (633 388)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 388)  (642 388)  LC_2 Logic Functioning bit
 (45 4)  (645 388)  (645 388)  LC_2 Logic Functioning bit
 (50 4)  (650 388)  (650 388)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (651 388)  (651 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (600 389)  (600 389)  routing T_12_24.glb_netwk_7 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (5 5)  (605 389)  (605 389)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (13 5)  (613 389)  (613 389)  routing T_12_24.sp4_h_l_39 <X> T_12_24.sp4_h_r_5
 (21 5)  (621 389)  (621 389)  routing T_12_24.sp12_h_l_16 <X> T_12_24.lc_trk_g1_3
 (26 5)  (626 389)  (626 389)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 389)  (627 389)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 389)  (636 389)  LC_2 Logic Functioning bit
 (38 5)  (638 389)  (638 389)  LC_2 Logic Functioning bit
 (43 5)  (643 389)  (643 389)  LC_2 Logic Functioning bit
 (45 5)  (645 389)  (645 389)  LC_2 Logic Functioning bit
 (51 5)  (651 389)  (651 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 390)  (614 390)  routing T_12_24.sp4_h_l_9 <X> T_12_24.lc_trk_g1_4
 (17 6)  (617 390)  (617 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (627 390)  (627 390)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 390)  (631 390)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 390)  (634 390)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 390)  (635 390)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.input_2_3
 (36 6)  (636 390)  (636 390)  LC_3 Logic Functioning bit
 (38 6)  (638 390)  (638 390)  LC_3 Logic Functioning bit
 (41 6)  (641 390)  (641 390)  LC_3 Logic Functioning bit
 (43 6)  (643 390)  (643 390)  LC_3 Logic Functioning bit
 (14 7)  (614 391)  (614 391)  routing T_12_24.sp4_h_l_9 <X> T_12_24.lc_trk_g1_4
 (15 7)  (615 391)  (615 391)  routing T_12_24.sp4_h_l_9 <X> T_12_24.lc_trk_g1_4
 (16 7)  (616 391)  (616 391)  routing T_12_24.sp4_h_l_9 <X> T_12_24.lc_trk_g1_4
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (618 391)  (618 391)  routing T_12_24.sp4_r_v_b_29 <X> T_12_24.lc_trk_g1_5
 (26 7)  (626 391)  (626 391)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 391)  (629 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 391)  (632 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 391)  (633 391)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.input_2_3
 (35 7)  (635 391)  (635 391)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.input_2_3
 (36 7)  (636 391)  (636 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (40 7)  (640 391)  (640 391)  LC_3 Logic Functioning bit
 (42 7)  (642 391)  (642 391)  LC_3 Logic Functioning bit
 (11 8)  (611 392)  (611 392)  routing T_12_24.sp4_v_t_37 <X> T_12_24.sp4_v_b_8
 (12 8)  (612 392)  (612 392)  routing T_12_24.sp4_v_b_2 <X> T_12_24.sp4_h_r_8
 (13 8)  (613 392)  (613 392)  routing T_12_24.sp4_v_t_37 <X> T_12_24.sp4_v_b_8
 (14 8)  (614 392)  (614 392)  routing T_12_24.sp4_v_t_21 <X> T_12_24.lc_trk_g2_0
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 392)  (633 392)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 392)  (634 392)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 392)  (638 392)  LC_4 Logic Functioning bit
 (39 8)  (639 392)  (639 392)  LC_4 Logic Functioning bit
 (42 8)  (642 392)  (642 392)  LC_4 Logic Functioning bit
 (43 8)  (643 392)  (643 392)  LC_4 Logic Functioning bit
 (50 8)  (650 392)  (650 392)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (652 392)  (652 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (7 9)  (607 393)  (607 393)  Column buffer control bit: LH_colbuf_cntl_0

 (11 9)  (611 393)  (611 393)  routing T_12_24.sp4_v_b_2 <X> T_12_24.sp4_h_r_8
 (13 9)  (613 393)  (613 393)  routing T_12_24.sp4_v_b_2 <X> T_12_24.sp4_h_r_8
 (14 9)  (614 393)  (614 393)  routing T_12_24.sp4_v_t_21 <X> T_12_24.lc_trk_g2_0
 (16 9)  (616 393)  (616 393)  routing T_12_24.sp4_v_t_21 <X> T_12_24.lc_trk_g2_0
 (17 9)  (617 393)  (617 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (38 9)  (638 393)  (638 393)  LC_4 Logic Functioning bit
 (39 9)  (639 393)  (639 393)  LC_4 Logic Functioning bit
 (42 9)  (642 393)  (642 393)  LC_4 Logic Functioning bit
 (43 9)  (643 393)  (643 393)  LC_4 Logic Functioning bit
 (16 10)  (616 394)  (616 394)  routing T_12_24.sp12_v_t_10 <X> T_12_24.lc_trk_g2_5
 (17 10)  (617 394)  (617 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (621 394)  (621 394)  routing T_12_24.bnl_op_7 <X> T_12_24.lc_trk_g2_7
 (22 10)  (622 394)  (622 394)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (31 10)  (631 394)  (631 394)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 394)  (633 394)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (39 10)  (639 394)  (639 394)  LC_5 Logic Functioning bit
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (42 10)  (642 394)  (642 394)  LC_5 Logic Functioning bit
 (50 10)  (650 394)  (650 394)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (609 395)  (609 395)  routing T_12_24.sp4_v_b_7 <X> T_12_24.sp4_v_t_42
 (14 11)  (614 395)  (614 395)  routing T_12_24.sp4_h_l_17 <X> T_12_24.lc_trk_g2_4
 (15 11)  (615 395)  (615 395)  routing T_12_24.sp4_h_l_17 <X> T_12_24.lc_trk_g2_4
 (16 11)  (616 395)  (616 395)  routing T_12_24.sp4_h_l_17 <X> T_12_24.lc_trk_g2_4
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (621 395)  (621 395)  routing T_12_24.bnl_op_7 <X> T_12_24.lc_trk_g2_7
 (26 11)  (626 395)  (626 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 395)  (627 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 395)  (628 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 395)  (637 395)  LC_5 Logic Functioning bit
 (38 11)  (638 395)  (638 395)  LC_5 Logic Functioning bit
 (40 11)  (640 395)  (640 395)  LC_5 Logic Functioning bit
 (43 11)  (643 395)  (643 395)  LC_5 Logic Functioning bit
 (7 12)  (607 396)  (607 396)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (608 396)  (608 396)  routing T_12_24.sp4_h_l_47 <X> T_12_24.sp4_h_r_10
 (14 12)  (614 396)  (614 396)  routing T_12_24.sp4_h_l_21 <X> T_12_24.lc_trk_g3_0
 (22 12)  (622 396)  (622 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 396)  (623 396)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g3_3
 (24 12)  (624 396)  (624 396)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g3_3
 (26 12)  (626 396)  (626 396)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 396)  (627 396)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 396)  (628 396)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 396)  (629 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 396)  (630 396)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 396)  (631 396)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 396)  (635 396)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.input_2_6
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (38 12)  (638 396)  (638 396)  LC_6 Logic Functioning bit
 (41 12)  (641 396)  (641 396)  LC_6 Logic Functioning bit
 (47 12)  (647 396)  (647 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (9 13)  (609 397)  (609 397)  routing T_12_24.sp4_v_t_47 <X> T_12_24.sp4_v_b_10
 (15 13)  (615 397)  (615 397)  routing T_12_24.sp4_h_l_21 <X> T_12_24.lc_trk_g3_0
 (16 13)  (616 397)  (616 397)  routing T_12_24.sp4_h_l_21 <X> T_12_24.lc_trk_g3_0
 (17 13)  (617 397)  (617 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (621 397)  (621 397)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g3_3
 (27 13)  (627 397)  (627 397)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 397)  (630 397)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 397)  (632 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 397)  (633 397)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.input_2_6
 (34 13)  (634 397)  (634 397)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.input_2_6
 (35 13)  (635 397)  (635 397)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.input_2_6
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (37 13)  (637 397)  (637 397)  LC_6 Logic Functioning bit
 (38 13)  (638 397)  (638 397)  LC_6 Logic Functioning bit
 (41 13)  (641 397)  (641 397)  LC_6 Logic Functioning bit
 (43 13)  (643 397)  (643 397)  LC_6 Logic Functioning bit
 (0 14)  (600 398)  (600 398)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 398)  (601 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (602 398)  (602 398)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (6 14)  (606 398)  (606 398)  routing T_12_24.sp4_h_l_41 <X> T_12_24.sp4_v_t_44
 (7 14)  (607 398)  (607 398)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (621 398)  (621 398)  routing T_12_24.bnl_op_7 <X> T_12_24.lc_trk_g3_7
 (22 14)  (622 398)  (622 398)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (625 398)  (625 398)  routing T_12_24.wire_logic_cluster/lc_6/out <X> T_12_24.lc_trk_g3_6
 (28 14)  (628 398)  (628 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 398)  (630 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 398)  (631 398)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (637 398)  (637 398)  LC_7 Logic Functioning bit
 (38 14)  (638 398)  (638 398)  LC_7 Logic Functioning bit
 (41 14)  (641 398)  (641 398)  LC_7 Logic Functioning bit
 (42 14)  (642 398)  (642 398)  LC_7 Logic Functioning bit
 (50 14)  (650 398)  (650 398)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (600 399)  (600 399)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (621 399)  (621 399)  routing T_12_24.bnl_op_7 <X> T_12_24.lc_trk_g3_7
 (22 15)  (622 399)  (622 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (37 15)  (637 399)  (637 399)  LC_7 Logic Functioning bit
 (38 15)  (638 399)  (638 399)  LC_7 Logic Functioning bit
 (41 15)  (641 399)  (641 399)  LC_7 Logic Functioning bit
 (42 15)  (642 399)  (642 399)  LC_7 Logic Functioning bit


LogicTile_13_24

 (4 0)  (658 384)  (658 384)  routing T_13_24.sp4_v_t_41 <X> T_13_24.sp4_v_b_0
 (5 0)  (659 384)  (659 384)  routing T_13_24.sp4_v_b_6 <X> T_13_24.sp4_h_r_0
 (6 0)  (660 384)  (660 384)  routing T_13_24.sp4_v_t_41 <X> T_13_24.sp4_v_b_0
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 384)  (684 384)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (35 0)  (689 384)  (689 384)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.input_2_0
 (44 0)  (698 384)  (698 384)  LC_0 Logic Functioning bit
 (4 1)  (658 385)  (658 385)  routing T_13_24.sp4_v_b_6 <X> T_13_24.sp4_h_r_0
 (6 1)  (660 385)  (660 385)  routing T_13_24.sp4_v_b_6 <X> T_13_24.sp4_h_r_0
 (10 1)  (664 385)  (664 385)  routing T_13_24.sp4_h_r_8 <X> T_13_24.sp4_v_b_1
 (30 1)  (684 385)  (684 385)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (5 2)  (659 386)  (659 386)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_h_l_37
 (10 2)  (664 386)  (664 386)  routing T_13_24.sp4_v_b_8 <X> T_13_24.sp4_h_l_36
 (14 2)  (668 386)  (668 386)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g0_4
 (21 2)  (675 386)  (675 386)  routing T_13_24.lft_op_7 <X> T_13_24.lc_trk_g0_7
 (22 2)  (676 386)  (676 386)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 386)  (678 386)  routing T_13_24.lft_op_7 <X> T_13_24.lc_trk_g0_7
 (25 2)  (679 386)  (679 386)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g0_6
 (27 2)  (681 386)  (681 386)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 386)  (683 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 386)  (684 386)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (689 386)  (689 386)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_1
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (39 2)  (693 386)  (693 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (42 2)  (696 386)  (696 386)  LC_1 Logic Functioning bit
 (44 2)  (698 386)  (698 386)  LC_1 Logic Functioning bit
 (6 3)  (660 387)  (660 387)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_h_l_37
 (12 3)  (666 387)  (666 387)  routing T_13_24.sp4_h_l_39 <X> T_13_24.sp4_v_t_39
 (15 3)  (669 387)  (669 387)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (676 387)  (676 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 387)  (677 387)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g0_6
 (24 3)  (678 387)  (678 387)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g0_6
 (32 3)  (686 387)  (686 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 387)  (687 387)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_1
 (35 3)  (689 387)  (689 387)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_1
 (36 3)  (690 387)  (690 387)  LC_1 Logic Functioning bit
 (39 3)  (693 387)  (693 387)  LC_1 Logic Functioning bit
 (41 3)  (695 387)  (695 387)  LC_1 Logic Functioning bit
 (42 3)  (696 387)  (696 387)  LC_1 Logic Functioning bit
 (14 4)  (668 388)  (668 388)  routing T_13_24.sp4_v_b_8 <X> T_13_24.lc_trk_g1_0
 (27 4)  (681 388)  (681 388)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 388)  (682 388)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 388)  (683 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (689 388)  (689 388)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.input_2_2
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (39 4)  (693 388)  (693 388)  LC_2 Logic Functioning bit
 (41 4)  (695 388)  (695 388)  LC_2 Logic Functioning bit
 (42 4)  (696 388)  (696 388)  LC_2 Logic Functioning bit
 (44 4)  (698 388)  (698 388)  LC_2 Logic Functioning bit
 (14 5)  (668 389)  (668 389)  routing T_13_24.sp4_v_b_8 <X> T_13_24.lc_trk_g1_0
 (16 5)  (670 389)  (670 389)  routing T_13_24.sp4_v_b_8 <X> T_13_24.lc_trk_g1_0
 (17 5)  (671 389)  (671 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (30 5)  (684 389)  (684 389)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 389)  (686 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (689 389)  (689 389)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.input_2_2
 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (39 5)  (693 389)  (693 389)  LC_2 Logic Functioning bit
 (41 5)  (695 389)  (695 389)  LC_2 Logic Functioning bit
 (42 5)  (696 389)  (696 389)  LC_2 Logic Functioning bit
 (12 6)  (666 390)  (666 390)  routing T_13_24.sp4_v_t_40 <X> T_13_24.sp4_h_l_40
 (14 6)  (668 390)  (668 390)  routing T_13_24.bnr_op_4 <X> T_13_24.lc_trk_g1_4
 (16 6)  (670 390)  (670 390)  routing T_13_24.sp12_h_r_13 <X> T_13_24.lc_trk_g1_5
 (17 6)  (671 390)  (671 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (28 6)  (682 390)  (682 390)  routing T_13_24.lc_trk_g2_0 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 390)  (683 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 390)  (686 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (689 390)  (689 390)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.input_2_3
 (36 6)  (690 390)  (690 390)  LC_3 Logic Functioning bit
 (39 6)  (693 390)  (693 390)  LC_3 Logic Functioning bit
 (41 6)  (695 390)  (695 390)  LC_3 Logic Functioning bit
 (42 6)  (696 390)  (696 390)  LC_3 Logic Functioning bit
 (44 6)  (698 390)  (698 390)  LC_3 Logic Functioning bit
 (3 7)  (657 391)  (657 391)  routing T_13_24.sp12_h_l_23 <X> T_13_24.sp12_v_t_23
 (11 7)  (665 391)  (665 391)  routing T_13_24.sp4_v_t_40 <X> T_13_24.sp4_h_l_40
 (14 7)  (668 391)  (668 391)  routing T_13_24.bnr_op_4 <X> T_13_24.lc_trk_g1_4
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (676 391)  (676 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (32 7)  (686 391)  (686 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 391)  (688 391)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.input_2_3
 (36 7)  (690 391)  (690 391)  LC_3 Logic Functioning bit
 (39 7)  (693 391)  (693 391)  LC_3 Logic Functioning bit
 (41 7)  (695 391)  (695 391)  LC_3 Logic Functioning bit
 (42 7)  (696 391)  (696 391)  LC_3 Logic Functioning bit
 (14 8)  (668 392)  (668 392)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g2_0
 (28 8)  (682 392)  (682 392)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 392)  (684 392)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 392)  (689 392)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.input_2_4
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (41 8)  (695 392)  (695 392)  LC_4 Logic Functioning bit
 (42 8)  (696 392)  (696 392)  LC_4 Logic Functioning bit
 (44 8)  (698 392)  (698 392)  LC_4 Logic Functioning bit
 (15 9)  (669 393)  (669 393)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g2_0
 (16 9)  (670 393)  (670 393)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g2_0
 (17 9)  (671 393)  (671 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (676 393)  (676 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 393)  (677 393)  routing T_13_24.sp4_h_l_15 <X> T_13_24.lc_trk_g2_2
 (24 9)  (678 393)  (678 393)  routing T_13_24.sp4_h_l_15 <X> T_13_24.lc_trk_g2_2
 (25 9)  (679 393)  (679 393)  routing T_13_24.sp4_h_l_15 <X> T_13_24.lc_trk_g2_2
 (32 9)  (686 393)  (686 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 393)  (687 393)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.input_2_4
 (34 9)  (688 393)  (688 393)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.input_2_4
 (36 9)  (690 393)  (690 393)  LC_4 Logic Functioning bit
 (39 9)  (693 393)  (693 393)  LC_4 Logic Functioning bit
 (41 9)  (695 393)  (695 393)  LC_4 Logic Functioning bit
 (42 9)  (696 393)  (696 393)  LC_4 Logic Functioning bit
 (5 10)  (659 394)  (659 394)  routing T_13_24.sp4_v_t_43 <X> T_13_24.sp4_h_l_43
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (670 394)  (670 394)  routing T_13_24.sp4_v_b_37 <X> T_13_24.lc_trk_g2_5
 (17 10)  (671 394)  (671 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 394)  (672 394)  routing T_13_24.sp4_v_b_37 <X> T_13_24.lc_trk_g2_5
 (21 10)  (675 394)  (675 394)  routing T_13_24.sp4_h_l_34 <X> T_13_24.lc_trk_g2_7
 (22 10)  (676 394)  (676 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 394)  (677 394)  routing T_13_24.sp4_h_l_34 <X> T_13_24.lc_trk_g2_7
 (24 10)  (678 394)  (678 394)  routing T_13_24.sp4_h_l_34 <X> T_13_24.lc_trk_g2_7
 (25 10)  (679 394)  (679 394)  routing T_13_24.bnl_op_6 <X> T_13_24.lc_trk_g2_6
 (28 10)  (682 394)  (682 394)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 394)  (684 394)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 394)  (689 394)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.input_2_5
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (42 10)  (696 394)  (696 394)  LC_5 Logic Functioning bit
 (44 10)  (698 394)  (698 394)  LC_5 Logic Functioning bit
 (6 11)  (660 395)  (660 395)  routing T_13_24.sp4_v_t_43 <X> T_13_24.sp4_h_l_43
 (8 11)  (662 395)  (662 395)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_v_t_42
 (10 11)  (664 395)  (664 395)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_v_t_42
 (13 11)  (667 395)  (667 395)  routing T_13_24.sp4_v_b_3 <X> T_13_24.sp4_h_l_45
 (18 11)  (672 395)  (672 395)  routing T_13_24.sp4_v_b_37 <X> T_13_24.lc_trk_g2_5
 (21 11)  (675 395)  (675 395)  routing T_13_24.sp4_h_l_34 <X> T_13_24.lc_trk_g2_7
 (22 11)  (676 395)  (676 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 395)  (679 395)  routing T_13_24.bnl_op_6 <X> T_13_24.lc_trk_g2_6
 (30 11)  (684 395)  (684 395)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 395)  (686 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 395)  (687 395)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.input_2_5
 (34 11)  (688 395)  (688 395)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.input_2_5
 (35 11)  (689 395)  (689 395)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.input_2_5
 (36 11)  (690 395)  (690 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (41 11)  (695 395)  (695 395)  LC_5 Logic Functioning bit
 (42 11)  (696 395)  (696 395)  LC_5 Logic Functioning bit
 (3 12)  (657 396)  (657 396)  routing T_13_24.sp12_v_b_1 <X> T_13_24.sp12_h_r_1
 (7 12)  (661 396)  (661 396)  Column buffer control bit: LH_colbuf_cntl_5

 (13 12)  (667 396)  (667 396)  routing T_13_24.sp4_h_l_46 <X> T_13_24.sp4_v_b_11
 (25 12)  (679 396)  (679 396)  routing T_13_24.sp4_h_r_42 <X> T_13_24.lc_trk_g3_2
 (27 12)  (681 396)  (681 396)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 396)  (684 396)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 396)  (690 396)  LC_6 Logic Functioning bit
 (39 12)  (693 396)  (693 396)  LC_6 Logic Functioning bit
 (41 12)  (695 396)  (695 396)  LC_6 Logic Functioning bit
 (42 12)  (696 396)  (696 396)  LC_6 Logic Functioning bit
 (44 12)  (698 396)  (698 396)  LC_6 Logic Functioning bit
 (3 13)  (657 397)  (657 397)  routing T_13_24.sp12_v_b_1 <X> T_13_24.sp12_h_r_1
 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (9 13)  (663 397)  (663 397)  routing T_13_24.sp4_v_t_47 <X> T_13_24.sp4_v_b_10
 (12 13)  (666 397)  (666 397)  routing T_13_24.sp4_h_l_46 <X> T_13_24.sp4_v_b_11
 (22 13)  (676 397)  (676 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 397)  (677 397)  routing T_13_24.sp4_h_r_42 <X> T_13_24.lc_trk_g3_2
 (24 13)  (678 397)  (678 397)  routing T_13_24.sp4_h_r_42 <X> T_13_24.lc_trk_g3_2
 (25 13)  (679 397)  (679 397)  routing T_13_24.sp4_h_r_42 <X> T_13_24.lc_trk_g3_2
 (30 13)  (684 397)  (684 397)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 397)  (686 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 397)  (687 397)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.input_2_6
 (35 13)  (689 397)  (689 397)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.input_2_6
 (36 13)  (690 397)  (690 397)  LC_6 Logic Functioning bit
 (39 13)  (693 397)  (693 397)  LC_6 Logic Functioning bit
 (41 13)  (695 397)  (695 397)  LC_6 Logic Functioning bit
 (42 13)  (696 397)  (696 397)  LC_6 Logic Functioning bit
 (12 14)  (666 398)  (666 398)  routing T_13_24.sp4_h_r_8 <X> T_13_24.sp4_h_l_46
 (15 14)  (669 398)  (669 398)  routing T_13_24.sp4_h_l_16 <X> T_13_24.lc_trk_g3_5
 (16 14)  (670 398)  (670 398)  routing T_13_24.sp4_h_l_16 <X> T_13_24.lc_trk_g3_5
 (17 14)  (671 398)  (671 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (675 398)  (675 398)  routing T_13_24.sp4_h_r_39 <X> T_13_24.lc_trk_g3_7
 (22 14)  (676 398)  (676 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 398)  (677 398)  routing T_13_24.sp4_h_r_39 <X> T_13_24.lc_trk_g3_7
 (24 14)  (678 398)  (678 398)  routing T_13_24.sp4_h_r_39 <X> T_13_24.lc_trk_g3_7
 (27 14)  (681 398)  (681 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 398)  (682 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 398)  (683 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 398)  (684 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 398)  (690 398)  LC_7 Logic Functioning bit
 (39 14)  (693 398)  (693 398)  LC_7 Logic Functioning bit
 (41 14)  (695 398)  (695 398)  LC_7 Logic Functioning bit
 (42 14)  (696 398)  (696 398)  LC_7 Logic Functioning bit
 (44 14)  (698 398)  (698 398)  LC_7 Logic Functioning bit
 (4 15)  (658 399)  (658 399)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_h_l_44
 (13 15)  (667 399)  (667 399)  routing T_13_24.sp4_h_r_8 <X> T_13_24.sp4_h_l_46
 (18 15)  (672 399)  (672 399)  routing T_13_24.sp4_h_l_16 <X> T_13_24.lc_trk_g3_5
 (22 15)  (676 399)  (676 399)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 399)  (678 399)  routing T_13_24.tnl_op_6 <X> T_13_24.lc_trk_g3_6
 (25 15)  (679 399)  (679 399)  routing T_13_24.tnl_op_6 <X> T_13_24.lc_trk_g3_6
 (30 15)  (684 399)  (684 399)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 399)  (686 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (688 399)  (688 399)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.input_2_7
 (36 15)  (690 399)  (690 399)  LC_7 Logic Functioning bit
 (39 15)  (693 399)  (693 399)  LC_7 Logic Functioning bit
 (41 15)  (695 399)  (695 399)  LC_7 Logic Functioning bit
 (42 15)  (696 399)  (696 399)  LC_7 Logic Functioning bit


LogicTile_14_24

 (5 0)  (713 384)  (713 384)  routing T_14_24.sp4_v_t_37 <X> T_14_24.sp4_h_r_0
 (21 0)  (729 384)  (729 384)  routing T_14_24.wire_logic_cluster/lc_3/out <X> T_14_24.lc_trk_g0_3
 (22 0)  (730 384)  (730 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 384)  (733 384)  routing T_14_24.wire_logic_cluster/lc_2/out <X> T_14_24.lc_trk_g0_2
 (26 0)  (734 384)  (734 384)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 384)  (736 384)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (745 384)  (745 384)  LC_0 Logic Functioning bit
 (39 0)  (747 384)  (747 384)  LC_0 Logic Functioning bit
 (22 1)  (730 385)  (730 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (734 385)  (734 385)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 385)  (735 385)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 385)  (738 385)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 385)  (739 385)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_5 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (719 386)  (719 386)  routing T_14_24.sp4_h_l_44 <X> T_14_24.sp4_v_t_39
 (15 2)  (723 386)  (723 386)  routing T_14_24.top_op_5 <X> T_14_24.lc_trk_g0_5
 (17 2)  (725 386)  (725 386)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (734 386)  (734 386)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 386)  (741 386)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 386)  (744 386)  LC_1 Logic Functioning bit
 (37 2)  (745 386)  (745 386)  LC_1 Logic Functioning bit
 (38 2)  (746 386)  (746 386)  LC_1 Logic Functioning bit
 (41 2)  (749 386)  (749 386)  LC_1 Logic Functioning bit
 (42 2)  (750 386)  (750 386)  LC_1 Logic Functioning bit
 (43 2)  (751 386)  (751 386)  LC_1 Logic Functioning bit
 (45 2)  (753 386)  (753 386)  LC_1 Logic Functioning bit
 (46 2)  (754 386)  (754 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (755 386)  (755 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (758 386)  (758 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 387)  (708 387)  routing T_14_24.glb_netwk_5 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (18 3)  (726 387)  (726 387)  routing T_14_24.top_op_5 <X> T_14_24.lc_trk_g0_5
 (22 3)  (730 387)  (730 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 387)  (731 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (24 3)  (732 387)  (732 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (25 3)  (733 387)  (733 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (27 3)  (735 387)  (735 387)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 387)  (736 387)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 387)  (738 387)  routing T_14_24.lc_trk_g0_2 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 387)  (739 387)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 387)  (744 387)  LC_1 Logic Functioning bit
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (38 3)  (746 387)  (746 387)  LC_1 Logic Functioning bit
 (39 3)  (747 387)  (747 387)  LC_1 Logic Functioning bit
 (41 3)  (749 387)  (749 387)  LC_1 Logic Functioning bit
 (42 3)  (750 387)  (750 387)  LC_1 Logic Functioning bit
 (43 3)  (751 387)  (751 387)  LC_1 Logic Functioning bit
 (45 3)  (753 387)  (753 387)  LC_1 Logic Functioning bit
 (53 3)  (761 387)  (761 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (708 388)  (708 388)  routing T_14_24.glb_netwk_7 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (1 4)  (709 388)  (709 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (14 4)  (722 388)  (722 388)  routing T_14_24.sp4_h_l_5 <X> T_14_24.lc_trk_g1_0
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (735 388)  (735 388)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 388)  (736 388)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 388)  (738 388)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 388)  (741 388)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 388)  (742 388)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 388)  (743 388)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.input_2_2
 (36 4)  (744 388)  (744 388)  LC_2 Logic Functioning bit
 (37 4)  (745 388)  (745 388)  LC_2 Logic Functioning bit
 (38 4)  (746 388)  (746 388)  LC_2 Logic Functioning bit
 (41 4)  (749 388)  (749 388)  LC_2 Logic Functioning bit
 (43 4)  (751 388)  (751 388)  LC_2 Logic Functioning bit
 (0 5)  (708 389)  (708 389)  routing T_14_24.glb_netwk_7 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (14 5)  (722 389)  (722 389)  routing T_14_24.sp4_h_l_5 <X> T_14_24.lc_trk_g1_0
 (15 5)  (723 389)  (723 389)  routing T_14_24.sp4_h_l_5 <X> T_14_24.lc_trk_g1_0
 (16 5)  (724 389)  (724 389)  routing T_14_24.sp4_h_l_5 <X> T_14_24.lc_trk_g1_0
 (17 5)  (725 389)  (725 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (729 389)  (729 389)  routing T_14_24.sp4_r_v_b_27 <X> T_14_24.lc_trk_g1_3
 (26 5)  (734 389)  (734 389)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 389)  (735 389)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 389)  (738 389)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 389)  (740 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 389)  (741 389)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.input_2_2
 (36 5)  (744 389)  (744 389)  LC_2 Logic Functioning bit
 (37 5)  (745 389)  (745 389)  LC_2 Logic Functioning bit
 (9 6)  (717 390)  (717 390)  routing T_14_24.sp4_h_r_1 <X> T_14_24.sp4_h_l_41
 (10 6)  (718 390)  (718 390)  routing T_14_24.sp4_h_r_1 <X> T_14_24.sp4_h_l_41
 (22 6)  (730 390)  (730 390)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (731 390)  (731 390)  routing T_14_24.sp12_h_r_23 <X> T_14_24.lc_trk_g1_7
 (26 6)  (734 390)  (734 390)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 390)  (735 390)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 390)  (736 390)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 390)  (738 390)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 390)  (739 390)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (41 6)  (749 390)  (749 390)  LC_3 Logic Functioning bit
 (42 6)  (750 390)  (750 390)  LC_3 Logic Functioning bit
 (43 6)  (751 390)  (751 390)  LC_3 Logic Functioning bit
 (10 7)  (718 391)  (718 391)  routing T_14_24.sp4_h_l_46 <X> T_14_24.sp4_v_t_41
 (21 7)  (729 391)  (729 391)  routing T_14_24.sp12_h_r_23 <X> T_14_24.lc_trk_g1_7
 (22 7)  (730 391)  (730 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (731 391)  (731 391)  routing T_14_24.sp12_h_l_21 <X> T_14_24.lc_trk_g1_6
 (25 7)  (733 391)  (733 391)  routing T_14_24.sp12_h_l_21 <X> T_14_24.lc_trk_g1_6
 (28 7)  (736 391)  (736 391)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 391)  (739 391)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 391)  (740 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 391)  (742 391)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.input_2_3
 (42 7)  (750 391)  (750 391)  LC_3 Logic Functioning bit
 (43 7)  (751 391)  (751 391)  LC_3 Logic Functioning bit
 (5 8)  (713 392)  (713 392)  routing T_14_24.sp4_h_l_38 <X> T_14_24.sp4_h_r_6
 (15 8)  (723 392)  (723 392)  routing T_14_24.rgt_op_1 <X> T_14_24.lc_trk_g2_1
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 392)  (726 392)  routing T_14_24.rgt_op_1 <X> T_14_24.lc_trk_g2_1
 (21 8)  (729 392)  (729 392)  routing T_14_24.sp4_v_t_14 <X> T_14_24.lc_trk_g2_3
 (22 8)  (730 392)  (730 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (731 392)  (731 392)  routing T_14_24.sp4_v_t_14 <X> T_14_24.lc_trk_g2_3
 (25 8)  (733 392)  (733 392)  routing T_14_24.sp4_h_r_34 <X> T_14_24.lc_trk_g2_2
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 392)  (738 392)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 392)  (739 392)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 392)  (744 392)  LC_4 Logic Functioning bit
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (38 8)  (746 392)  (746 392)  LC_4 Logic Functioning bit
 (41 8)  (749 392)  (749 392)  LC_4 Logic Functioning bit
 (42 8)  (750 392)  (750 392)  LC_4 Logic Functioning bit
 (43 8)  (751 392)  (751 392)  LC_4 Logic Functioning bit
 (46 8)  (754 392)  (754 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (758 392)  (758 392)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (712 393)  (712 393)  routing T_14_24.sp4_h_l_38 <X> T_14_24.sp4_h_r_6
 (22 9)  (730 393)  (730 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 393)  (731 393)  routing T_14_24.sp4_h_r_34 <X> T_14_24.lc_trk_g2_2
 (24 9)  (732 393)  (732 393)  routing T_14_24.sp4_h_r_34 <X> T_14_24.lc_trk_g2_2
 (26 9)  (734 393)  (734 393)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 393)  (736 393)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 393)  (739 393)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (41 9)  (749 393)  (749 393)  LC_4 Logic Functioning bit
 (42 9)  (750 393)  (750 393)  LC_4 Logic Functioning bit
 (43 9)  (751 393)  (751 393)  LC_4 Logic Functioning bit
 (6 10)  (714 394)  (714 394)  routing T_14_24.sp4_h_l_36 <X> T_14_24.sp4_v_t_43
 (14 10)  (722 394)  (722 394)  routing T_14_24.sp4_v_b_36 <X> T_14_24.lc_trk_g2_4
 (15 10)  (723 394)  (723 394)  routing T_14_24.sp4_h_l_16 <X> T_14_24.lc_trk_g2_5
 (16 10)  (724 394)  (724 394)  routing T_14_24.sp4_h_l_16 <X> T_14_24.lc_trk_g2_5
 (17 10)  (725 394)  (725 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (41 10)  (749 394)  (749 394)  LC_5 Logic Functioning bit
 (42 10)  (750 394)  (750 394)  LC_5 Logic Functioning bit
 (50 10)  (758 394)  (758 394)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (716 395)  (716 395)  routing T_14_24.sp4_h_r_7 <X> T_14_24.sp4_v_t_42
 (9 11)  (717 395)  (717 395)  routing T_14_24.sp4_h_r_7 <X> T_14_24.sp4_v_t_42
 (14 11)  (722 395)  (722 395)  routing T_14_24.sp4_v_b_36 <X> T_14_24.lc_trk_g2_4
 (16 11)  (724 395)  (724 395)  routing T_14_24.sp4_v_b_36 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (726 395)  (726 395)  routing T_14_24.sp4_h_l_16 <X> T_14_24.lc_trk_g2_5
 (28 11)  (736 395)  (736 395)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (40 11)  (748 395)  (748 395)  LC_5 Logic Functioning bit
 (43 11)  (751 395)  (751 395)  LC_5 Logic Functioning bit
 (7 12)  (715 396)  (715 396)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (717 396)  (717 396)  routing T_14_24.sp4_h_l_42 <X> T_14_24.sp4_h_r_10
 (10 12)  (718 396)  (718 396)  routing T_14_24.sp4_h_l_42 <X> T_14_24.sp4_h_r_10
 (14 12)  (722 396)  (722 396)  routing T_14_24.sp4_v_b_24 <X> T_14_24.lc_trk_g3_0
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (16 13)  (724 397)  (724 397)  routing T_14_24.sp4_v_b_24 <X> T_14_24.lc_trk_g3_0
 (17 13)  (725 397)  (725 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (0 14)  (708 398)  (708 398)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 398)  (709 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (719 398)  (719 398)  routing T_14_24.sp4_h_r_5 <X> T_14_24.sp4_v_t_46
 (13 14)  (721 398)  (721 398)  routing T_14_24.sp4_h_r_5 <X> T_14_24.sp4_v_t_46
 (14 14)  (722 398)  (722 398)  routing T_14_24.sp4_v_t_17 <X> T_14_24.lc_trk_g3_4
 (15 14)  (723 398)  (723 398)  routing T_14_24.sp4_h_l_24 <X> T_14_24.lc_trk_g3_5
 (16 14)  (724 398)  (724 398)  routing T_14_24.sp4_h_l_24 <X> T_14_24.lc_trk_g3_5
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 398)  (726 398)  routing T_14_24.sp4_h_l_24 <X> T_14_24.lc_trk_g3_5
 (0 15)  (708 399)  (708 399)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (720 399)  (720 399)  routing T_14_24.sp4_h_r_5 <X> T_14_24.sp4_v_t_46
 (16 15)  (724 399)  (724 399)  routing T_14_24.sp4_v_t_17 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (730 399)  (730 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_24

 (31 0)  (793 384)  (793 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 384)  (795 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 384)  (802 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (42 0)  (804 384)  (804 384)  LC_0 Logic Functioning bit
 (43 0)  (805 384)  (805 384)  LC_0 Logic Functioning bit
 (3 1)  (765 385)  (765 385)  routing T_15_24.sp12_h_l_23 <X> T_15_24.sp12_v_b_0
 (16 1)  (778 385)  (778 385)  routing T_15_24.sp12_h_r_8 <X> T_15_24.lc_trk_g0_0
 (17 1)  (779 385)  (779 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (31 1)  (793 385)  (793 385)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (40 1)  (802 385)  (802 385)  LC_0 Logic Functioning bit
 (41 1)  (803 385)  (803 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (43 1)  (805 385)  (805 385)  LC_0 Logic Functioning bit
 (47 1)  (809 385)  (809 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (813 385)  (813 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (776 386)  (776 386)  routing T_15_24.wire_logic_cluster/lc_4/out <X> T_15_24.lc_trk_g0_4
 (15 2)  (777 386)  (777 386)  routing T_15_24.bot_op_5 <X> T_15_24.lc_trk_g0_5
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (787 386)  (787 386)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g0_6
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 386)  (792 386)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 386)  (793 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 386)  (796 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 386)  (798 386)  LC_1 Logic Functioning bit
 (38 2)  (800 386)  (800 386)  LC_1 Logic Functioning bit
 (41 2)  (803 386)  (803 386)  LC_1 Logic Functioning bit
 (50 2)  (812 386)  (812 386)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 387)  (784 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 387)  (785 387)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g0_6
 (25 3)  (787 387)  (787 387)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g0_6
 (28 3)  (790 387)  (790 387)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 387)  (792 387)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 387)  (798 387)  LC_1 Logic Functioning bit
 (37 3)  (799 387)  (799 387)  LC_1 Logic Functioning bit
 (39 3)  (801 387)  (801 387)  LC_1 Logic Functioning bit
 (40 3)  (802 387)  (802 387)  LC_1 Logic Functioning bit
 (42 3)  (804 387)  (804 387)  LC_1 Logic Functioning bit
 (14 4)  (776 388)  (776 388)  routing T_15_24.wire_logic_cluster/lc_0/out <X> T_15_24.lc_trk_g1_0
 (22 4)  (784 388)  (784 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 388)  (785 388)  routing T_15_24.sp12_h_r_11 <X> T_15_24.lc_trk_g1_3
 (26 4)  (788 388)  (788 388)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 388)  (792 388)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 388)  (793 388)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 388)  (795 388)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 388)  (796 388)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (37 4)  (799 388)  (799 388)  LC_2 Logic Functioning bit
 (38 4)  (800 388)  (800 388)  LC_2 Logic Functioning bit
 (42 4)  (804 388)  (804 388)  LC_2 Logic Functioning bit
 (43 4)  (805 388)  (805 388)  LC_2 Logic Functioning bit
 (3 5)  (765 389)  (765 389)  routing T_15_24.sp12_h_l_23 <X> T_15_24.sp12_h_r_0
 (17 5)  (779 389)  (779 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (789 389)  (789 389)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 389)  (790 389)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 389)  (793 389)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 389)  (794 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 389)  (795 389)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.input_2_2
 (35 5)  (797 389)  (797 389)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.input_2_2
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (43 5)  (805 389)  (805 389)  LC_2 Logic Functioning bit
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (783 390)  (783 390)  routing T_15_24.sp4_h_l_10 <X> T_15_24.lc_trk_g1_7
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 390)  (785 390)  routing T_15_24.sp4_h_l_10 <X> T_15_24.lc_trk_g1_7
 (24 6)  (786 390)  (786 390)  routing T_15_24.sp4_h_l_10 <X> T_15_24.lc_trk_g1_7
 (25 6)  (787 390)  (787 390)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g1_6
 (27 6)  (789 390)  (789 390)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 390)  (792 390)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 390)  (793 390)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (800 390)  (800 390)  LC_3 Logic Functioning bit
 (39 6)  (801 390)  (801 390)  LC_3 Logic Functioning bit
 (42 6)  (804 390)  (804 390)  LC_3 Logic Functioning bit
 (43 6)  (805 390)  (805 390)  LC_3 Logic Functioning bit
 (50 6)  (812 390)  (812 390)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (777 391)  (777 391)  routing T_15_24.bot_op_4 <X> T_15_24.lc_trk_g1_4
 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (783 391)  (783 391)  routing T_15_24.sp4_h_l_10 <X> T_15_24.lc_trk_g1_7
 (22 7)  (784 391)  (784 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 391)  (785 391)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g1_6
 (25 7)  (787 391)  (787 391)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g1_6
 (30 7)  (792 391)  (792 391)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (38 7)  (800 391)  (800 391)  LC_3 Logic Functioning bit
 (39 7)  (801 391)  (801 391)  LC_3 Logic Functioning bit
 (42 7)  (804 391)  (804 391)  LC_3 Logic Functioning bit
 (43 7)  (805 391)  (805 391)  LC_3 Logic Functioning bit
 (47 7)  (809 391)  (809 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (766 392)  (766 392)  routing T_15_24.sp4_h_l_37 <X> T_15_24.sp4_v_b_6
 (6 8)  (768 392)  (768 392)  routing T_15_24.sp4_h_l_37 <X> T_15_24.sp4_v_b_6
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 392)  (780 392)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g2_1
 (25 8)  (787 392)  (787 392)  routing T_15_24.wire_logic_cluster/lc_2/out <X> T_15_24.lc_trk_g2_2
 (26 8)  (788 392)  (788 392)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 392)  (789 392)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 392)  (793 392)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 392)  (795 392)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 392)  (797 392)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.input_2_4
 (36 8)  (798 392)  (798 392)  LC_4 Logic Functioning bit
 (37 8)  (799 392)  (799 392)  LC_4 Logic Functioning bit
 (38 8)  (800 392)  (800 392)  LC_4 Logic Functioning bit
 (42 8)  (804 392)  (804 392)  LC_4 Logic Functioning bit
 (5 9)  (767 393)  (767 393)  routing T_15_24.sp4_h_l_37 <X> T_15_24.sp4_v_b_6
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 393)  (788 393)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 393)  (793 393)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 393)  (794 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 393)  (798 393)  LC_4 Logic Functioning bit
 (37 9)  (799 393)  (799 393)  LC_4 Logic Functioning bit
 (42 9)  (804 393)  (804 393)  LC_4 Logic Functioning bit
 (43 9)  (805 393)  (805 393)  LC_4 Logic Functioning bit
 (21 10)  (783 394)  (783 394)  routing T_15_24.wire_logic_cluster/lc_7/out <X> T_15_24.lc_trk_g2_7
 (22 10)  (784 394)  (784 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 394)  (787 394)  routing T_15_24.wire_logic_cluster/lc_6/out <X> T_15_24.lc_trk_g2_6
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 394)  (799 394)  LC_5 Logic Functioning bit
 (39 10)  (801 394)  (801 394)  LC_5 Logic Functioning bit
 (41 10)  (803 394)  (803 394)  LC_5 Logic Functioning bit
 (43 10)  (805 394)  (805 394)  LC_5 Logic Functioning bit
 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (793 395)  (793 395)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 395)  (799 395)  LC_5 Logic Functioning bit
 (39 11)  (801 395)  (801 395)  LC_5 Logic Functioning bit
 (41 11)  (803 395)  (803 395)  LC_5 Logic Functioning bit
 (43 11)  (805 395)  (805 395)  LC_5 Logic Functioning bit
 (7 12)  (769 396)  (769 396)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (770 396)  (770 396)  routing T_15_24.sp4_h_l_47 <X> T_15_24.sp4_h_r_10
 (26 12)  (788 396)  (788 396)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 396)  (789 396)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 396)  (792 396)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 396)  (796 396)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 396)  (798 396)  LC_6 Logic Functioning bit
 (41 12)  (803 396)  (803 396)  LC_6 Logic Functioning bit
 (43 12)  (805 396)  (805 396)  LC_6 Logic Functioning bit
 (50 12)  (812 396)  (812 396)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (788 397)  (788 397)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 397)  (790 397)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 397)  (792 397)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (37 13)  (799 397)  (799 397)  LC_6 Logic Functioning bit
 (39 13)  (801 397)  (801 397)  LC_6 Logic Functioning bit
 (40 13)  (802 397)  (802 397)  LC_6 Logic Functioning bit
 (42 13)  (804 397)  (804 397)  LC_6 Logic Functioning bit
 (46 13)  (808 397)  (808 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (7 14)  (769 398)  (769 398)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (777 398)  (777 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (16 14)  (778 398)  (778 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 398)  (780 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (25 14)  (787 398)  (787 398)  routing T_15_24.sp4_v_b_38 <X> T_15_24.lc_trk_g3_6
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 398)  (795 398)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 398)  (799 398)  LC_7 Logic Functioning bit
 (39 14)  (801 398)  (801 398)  LC_7 Logic Functioning bit
 (41 14)  (803 398)  (803 398)  LC_7 Logic Functioning bit
 (43 14)  (805 398)  (805 398)  LC_7 Logic Functioning bit
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (780 399)  (780 399)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 399)  (785 399)  routing T_15_24.sp4_v_b_38 <X> T_15_24.lc_trk_g3_6
 (25 15)  (787 399)  (787 399)  routing T_15_24.sp4_v_b_38 <X> T_15_24.lc_trk_g3_6
 (27 15)  (789 399)  (789 399)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 399)  (793 399)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 399)  (798 399)  LC_7 Logic Functioning bit
 (38 15)  (800 399)  (800 399)  LC_7 Logic Functioning bit
 (40 15)  (802 399)  (802 399)  LC_7 Logic Functioning bit
 (42 15)  (804 399)  (804 399)  LC_7 Logic Functioning bit


LogicTile_16_24

 (4 0)  (820 384)  (820 384)  routing T_16_24.sp4_h_l_37 <X> T_16_24.sp4_v_b_0
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 384)  (846 384)  routing T_16_24.lc_trk_g0_5 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 384)  (847 384)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 384)  (849 384)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 384)  (854 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (51 0)  (867 384)  (867 384)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (821 385)  (821 385)  routing T_16_24.sp4_h_l_37 <X> T_16_24.sp4_v_b_0
 (27 1)  (843 385)  (843 385)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 385)  (844 385)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 385)  (847 385)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 385)  (850 385)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.input_2_0
 (35 1)  (851 385)  (851 385)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.input_2_0
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (45 1)  (861 385)  (861 385)  LC_0 Logic Functioning bit
 (53 1)  (869 385)  (869 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_5 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (831 386)  (831 386)  routing T_16_24.sp4_v_b_21 <X> T_16_24.lc_trk_g0_5
 (16 2)  (832 386)  (832 386)  routing T_16_24.sp4_v_b_21 <X> T_16_24.lc_trk_g0_5
 (17 2)  (833 386)  (833 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (837 386)  (837 386)  routing T_16_24.sp4_h_l_10 <X> T_16_24.lc_trk_g0_7
 (22 2)  (838 386)  (838 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 386)  (839 386)  routing T_16_24.sp4_h_l_10 <X> T_16_24.lc_trk_g0_7
 (24 2)  (840 386)  (840 386)  routing T_16_24.sp4_h_l_10 <X> T_16_24.lc_trk_g0_7
 (28 2)  (844 386)  (844 386)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 386)  (847 386)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 386)  (849 386)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (40 2)  (856 386)  (856 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (43 2)  (859 386)  (859 386)  LC_1 Logic Functioning bit
 (0 3)  (816 387)  (816 387)  routing T_16_24.glb_netwk_5 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (3 3)  (819 387)  (819 387)  routing T_16_24.sp12_v_b_0 <X> T_16_24.sp12_h_l_23
 (21 3)  (837 387)  (837 387)  routing T_16_24.sp4_h_l_10 <X> T_16_24.lc_trk_g0_7
 (26 3)  (842 387)  (842 387)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 387)  (843 387)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 387)  (847 387)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 387)  (848 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 387)  (849 387)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.input_2_1
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (40 3)  (856 387)  (856 387)  LC_1 Logic Functioning bit
 (0 4)  (816 388)  (816 388)  routing T_16_24.glb_netwk_7 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (824 388)  (824 388)  routing T_16_24.sp4_h_l_41 <X> T_16_24.sp4_h_r_4
 (14 4)  (830 388)  (830 388)  routing T_16_24.wire_logic_cluster/lc_0/out <X> T_16_24.lc_trk_g1_0
 (21 4)  (837 388)  (837 388)  routing T_16_24.sp12_h_r_3 <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 388)  (840 388)  routing T_16_24.sp12_h_r_3 <X> T_16_24.lc_trk_g1_3
 (27 4)  (843 388)  (843 388)  routing T_16_24.lc_trk_g1_0 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 388)  (847 388)  routing T_16_24.lc_trk_g0_5 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (858 388)  (858 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (50 4)  (866 388)  (866 388)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (868 388)  (868 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (816 389)  (816 389)  routing T_16_24.glb_netwk_7 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (17 5)  (833 389)  (833 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (837 389)  (837 389)  routing T_16_24.sp12_h_r_3 <X> T_16_24.lc_trk_g1_3
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (842 389)  (842 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 389)  (843 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (38 5)  (854 389)  (854 389)  LC_2 Logic Functioning bit
 (43 5)  (859 389)  (859 389)  LC_2 Logic Functioning bit
 (45 5)  (861 389)  (861 389)  LC_2 Logic Functioning bit
 (53 5)  (869 389)  (869 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (841 390)  (841 390)  routing T_16_24.sp12_h_l_5 <X> T_16_24.lc_trk_g1_6
 (26 6)  (842 390)  (842 390)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 390)  (844 390)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 390)  (847 390)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 390)  (849 390)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 390)  (851 390)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.input_2_3
 (37 6)  (853 390)  (853 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (40 6)  (856 390)  (856 390)  LC_3 Logic Functioning bit
 (42 6)  (858 390)  (858 390)  LC_3 Logic Functioning bit
 (43 6)  (859 390)  (859 390)  LC_3 Logic Functioning bit
 (14 7)  (830 391)  (830 391)  routing T_16_24.sp4_h_r_4 <X> T_16_24.lc_trk_g1_4
 (15 7)  (831 391)  (831 391)  routing T_16_24.sp4_h_r_4 <X> T_16_24.lc_trk_g1_4
 (16 7)  (832 391)  (832 391)  routing T_16_24.sp4_h_r_4 <X> T_16_24.lc_trk_g1_4
 (17 7)  (833 391)  (833 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (838 391)  (838 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (840 391)  (840 391)  routing T_16_24.sp12_h_l_5 <X> T_16_24.lc_trk_g1_6
 (25 7)  (841 391)  (841 391)  routing T_16_24.sp12_h_l_5 <X> T_16_24.lc_trk_g1_6
 (26 7)  (842 391)  (842 391)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 391)  (843 391)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 391)  (845 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 391)  (847 391)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 391)  (848 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 391)  (849 391)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.input_2_3
 (43 7)  (859 391)  (859 391)  LC_3 Logic Functioning bit
 (15 8)  (831 392)  (831 392)  routing T_16_24.sp4_v_t_28 <X> T_16_24.lc_trk_g2_1
 (16 8)  (832 392)  (832 392)  routing T_16_24.sp4_v_t_28 <X> T_16_24.lc_trk_g2_1
 (17 8)  (833 392)  (833 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (837 392)  (837 392)  routing T_16_24.sp4_v_t_22 <X> T_16_24.lc_trk_g2_3
 (22 8)  (838 392)  (838 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 392)  (839 392)  routing T_16_24.sp4_v_t_22 <X> T_16_24.lc_trk_g2_3
 (25 8)  (841 392)  (841 392)  routing T_16_24.sp4_v_b_26 <X> T_16_24.lc_trk_g2_2
 (27 8)  (843 392)  (843 392)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 392)  (846 392)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 392)  (847 392)  routing T_16_24.lc_trk_g0_5 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (42 8)  (858 392)  (858 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (48 8)  (864 392)  (864 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (866 392)  (866 392)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (869 392)  (869 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (837 393)  (837 393)  routing T_16_24.sp4_v_t_22 <X> T_16_24.lc_trk_g2_3
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 393)  (839 393)  routing T_16_24.sp4_v_b_26 <X> T_16_24.lc_trk_g2_2
 (26 9)  (842 393)  (842 393)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 393)  (843 393)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 393)  (845 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 393)  (846 393)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (43 9)  (859 393)  (859 393)  LC_4 Logic Functioning bit
 (45 9)  (861 393)  (861 393)  LC_4 Logic Functioning bit
 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (831 394)  (831 394)  routing T_16_24.sp4_h_l_24 <X> T_16_24.lc_trk_g2_5
 (16 10)  (832 394)  (832 394)  routing T_16_24.sp4_h_l_24 <X> T_16_24.lc_trk_g2_5
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 394)  (834 394)  routing T_16_24.sp4_h_l_24 <X> T_16_24.lc_trk_g2_5
 (21 10)  (837 394)  (837 394)  routing T_16_24.wire_logic_cluster/lc_7/out <X> T_16_24.lc_trk_g2_7
 (22 10)  (838 394)  (838 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 394)  (842 394)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 394)  (844 394)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 394)  (847 394)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 394)  (853 394)  LC_5 Logic Functioning bit
 (39 10)  (855 394)  (855 394)  LC_5 Logic Functioning bit
 (40 10)  (856 394)  (856 394)  LC_5 Logic Functioning bit
 (42 10)  (858 394)  (858 394)  LC_5 Logic Functioning bit
 (43 10)  (859 394)  (859 394)  LC_5 Logic Functioning bit
 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 395)  (839 395)  routing T_16_24.sp4_h_r_30 <X> T_16_24.lc_trk_g2_6
 (24 11)  (840 395)  (840 395)  routing T_16_24.sp4_h_r_30 <X> T_16_24.lc_trk_g2_6
 (25 11)  (841 395)  (841 395)  routing T_16_24.sp4_h_r_30 <X> T_16_24.lc_trk_g2_6
 (26 11)  (842 395)  (842 395)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 395)  (845 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 395)  (847 395)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 395)  (848 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 395)  (849 395)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.input_2_5
 (34 11)  (850 395)  (850 395)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.input_2_5
 (43 11)  (859 395)  (859 395)  LC_5 Logic Functioning bit
 (7 12)  (823 396)  (823 396)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 396)  (834 396)  routing T_16_24.bnl_op_1 <X> T_16_24.lc_trk_g3_1
 (25 12)  (841 396)  (841 396)  routing T_16_24.sp4_v_b_26 <X> T_16_24.lc_trk_g3_2
 (27 12)  (843 396)  (843 396)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 396)  (846 396)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 396)  (847 396)  routing T_16_24.lc_trk_g0_5 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (42 12)  (858 396)  (858 396)  LC_6 Logic Functioning bit
 (45 12)  (861 396)  (861 396)  LC_6 Logic Functioning bit
 (48 12)  (864 396)  (864 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (866 396)  (866 396)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 396)  (867 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (830 397)  (830 397)  routing T_16_24.sp4_h_r_24 <X> T_16_24.lc_trk_g3_0
 (15 13)  (831 397)  (831 397)  routing T_16_24.sp4_h_r_24 <X> T_16_24.lc_trk_g3_0
 (16 13)  (832 397)  (832 397)  routing T_16_24.sp4_h_r_24 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (834 397)  (834 397)  routing T_16_24.bnl_op_1 <X> T_16_24.lc_trk_g3_1
 (22 13)  (838 397)  (838 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 397)  (839 397)  routing T_16_24.sp4_v_b_26 <X> T_16_24.lc_trk_g3_2
 (26 13)  (842 397)  (842 397)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 397)  (843 397)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (38 13)  (854 397)  (854 397)  LC_6 Logic Functioning bit
 (43 13)  (859 397)  (859 397)  LC_6 Logic Functioning bit
 (45 13)  (861 397)  (861 397)  LC_6 Logic Functioning bit
 (51 13)  (867 397)  (867 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 398)  (816 398)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (838 398)  (838 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (841 398)  (841 398)  routing T_16_24.wire_logic_cluster/lc_6/out <X> T_16_24.lc_trk_g3_6
 (27 14)  (843 398)  (843 398)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 398)  (844 398)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 398)  (846 398)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 398)  (847 398)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 398)  (849 398)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (39 14)  (855 398)  (855 398)  LC_7 Logic Functioning bit
 (40 14)  (856 398)  (856 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (0 15)  (816 399)  (816 399)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (838 399)  (838 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (842 399)  (842 399)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 399)  (844 399)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 399)  (845 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 399)  (846 399)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 399)  (847 399)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 399)  (848 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 399)  (849 399)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.input_2_7
 (34 15)  (850 399)  (850 399)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.input_2_7
 (35 15)  (851 399)  (851 399)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.input_2_7
 (39 15)  (855 399)  (855 399)  LC_7 Logic Functioning bit
 (40 15)  (856 399)  (856 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (13 7)  (887 391)  (887 391)  routing T_17_24.sp4_v_b_0 <X> T_17_24.sp4_h_l_40
 (8 9)  (882 393)  (882 393)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_7
 (9 9)  (883 393)  (883 393)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_7
 (4 12)  (878 396)  (878 396)  routing T_17_24.sp4_v_t_36 <X> T_17_24.sp4_v_b_9
 (6 12)  (880 396)  (880 396)  routing T_17_24.sp4_v_t_36 <X> T_17_24.sp4_v_b_9
 (7 12)  (881 396)  (881 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_18_24

 (13 7)  (941 391)  (941 391)  routing T_18_24.sp4_v_b_0 <X> T_18_24.sp4_h_l_40
 (10 10)  (938 394)  (938 394)  routing T_18_24.sp4_v_b_2 <X> T_18_24.sp4_h_l_42
 (7 12)  (935 396)  (935 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_19_24

 (7 12)  (989 396)  (989 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_23

 (16 0)  (1 368)  (1 368)  IOB_0 IO Functioning bit
 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 370)  (13 370)  routing T_0_23.span12_horz_2 <X> T_0_23.lc_trk_g0_2
 (4 3)  (13 371)  (13 371)  routing T_0_23.span12_horz_2 <X> T_0_23.lc_trk_g0_2
 (5 3)  (12 371)  (12 371)  routing T_0_23.span12_horz_2 <X> T_0_23.lc_trk_g0_2
 (7 3)  (10 371)  (10 371)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 371)  (0 371)  IOB_0 IO Functioning bit
 (16 4)  (1 372)  (1 372)  IOB_0 IO Functioning bit
 (12 5)  (5 373)  (5 373)  routing T_0_23.lc_trk_g0_2 <X> T_0_23.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 373)  (4 373)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 378)  (5 378)  routing T_0_23.lc_trk_g1_4 <X> T_0_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 378)  (4 378)  routing T_0_23.lc_trk_g1_4 <X> T_0_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 378)  (1 378)  IOB_1 IO Functioning bit
 (13 11)  (4 379)  (4 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 380)  (13 380)  routing T_0_23.span4_horz_12 <X> T_0_23.lc_trk_g1_4
 (4 13)  (13 381)  (13 381)  routing T_0_23.span4_horz_12 <X> T_0_23.lc_trk_g1_4
 (6 13)  (11 381)  (11 381)  routing T_0_23.span4_horz_12 <X> T_0_23.lc_trk_g1_4
 (7 13)  (10 381)  (10 381)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_12 lc_trk_g1_4
 (17 13)  (0 381)  (0 381)  IOB_1 IO Functioning bit
 (16 14)  (1 382)  (1 382)  IOB_1 IO Functioning bit


LogicTile_1_23

 (12 12)  (30 380)  (30 380)  routing T_1_23.sp4_v_b_11 <X> T_1_23.sp4_h_r_11
 (11 13)  (29 381)  (29 381)  routing T_1_23.sp4_v_b_11 <X> T_1_23.sp4_h_r_11


LogicTile_2_23

 (25 0)  (97 368)  (97 368)  routing T_2_23.sp4_v_b_2 <X> T_2_23.lc_trk_g0_2
 (14 1)  (86 369)  (86 369)  routing T_2_23.sp12_h_r_16 <X> T_2_23.lc_trk_g0_0
 (16 1)  (88 369)  (88 369)  routing T_2_23.sp12_h_r_16 <X> T_2_23.lc_trk_g0_0
 (17 1)  (89 369)  (89 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (94 369)  (94 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (95 369)  (95 369)  routing T_2_23.sp4_v_b_2 <X> T_2_23.lc_trk_g0_2
 (1 2)  (73 370)  (73 370)  routing T_2_23.glb_netwk_5 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (2 2)  (74 370)  (74 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (86 370)  (86 370)  routing T_2_23.wire_logic_cluster/lc_4/out <X> T_2_23.lc_trk_g0_4
 (29 2)  (101 370)  (101 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 370)  (104 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 370)  (105 370)  routing T_2_23.lc_trk_g2_0 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 370)  (107 370)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.input_2_1
 (36 2)  (108 370)  (108 370)  LC_1 Logic Functioning bit
 (38 2)  (110 370)  (110 370)  LC_1 Logic Functioning bit
 (43 2)  (115 370)  (115 370)  LC_1 Logic Functioning bit
 (45 2)  (117 370)  (117 370)  LC_1 Logic Functioning bit
 (51 2)  (123 370)  (123 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (124 370)  (124 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (72 371)  (72 371)  routing T_2_23.glb_netwk_5 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (17 3)  (89 371)  (89 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (100 371)  (100 371)  routing T_2_23.lc_trk_g2_1 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 371)  (101 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 371)  (104 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (105 371)  (105 371)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.input_2_1
 (35 3)  (107 371)  (107 371)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.input_2_1
 (37 3)  (109 371)  (109 371)  LC_1 Logic Functioning bit
 (39 3)  (111 371)  (111 371)  LC_1 Logic Functioning bit
 (43 3)  (115 371)  (115 371)  LC_1 Logic Functioning bit
 (45 3)  (117 371)  (117 371)  LC_1 Logic Functioning bit
 (6 4)  (78 372)  (78 372)  routing T_2_23.sp4_h_r_10 <X> T_2_23.sp4_v_b_3
 (22 7)  (94 375)  (94 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 375)  (96 375)  routing T_2_23.bot_op_6 <X> T_2_23.lc_trk_g1_6
 (17 8)  (89 376)  (89 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 376)  (90 376)  routing T_2_23.wire_logic_cluster/lc_1/out <X> T_2_23.lc_trk_g2_1
 (26 8)  (98 376)  (98 376)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 376)  (99 376)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 376)  (100 376)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 376)  (101 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 376)  (102 376)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 376)  (103 376)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 376)  (104 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 376)  (106 376)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 376)  (107 376)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.input_2_4
 (38 8)  (110 376)  (110 376)  LC_4 Logic Functioning bit
 (43 8)  (115 376)  (115 376)  LC_4 Logic Functioning bit
 (45 8)  (117 376)  (117 376)  LC_4 Logic Functioning bit
 (16 9)  (88 377)  (88 377)  routing T_2_23.sp12_v_b_8 <X> T_2_23.lc_trk_g2_0
 (17 9)  (89 377)  (89 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (99 377)  (99 377)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 377)  (100 377)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 377)  (101 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 377)  (102 377)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 377)  (103 377)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 377)  (104 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (109 377)  (109 377)  LC_4 Logic Functioning bit
 (42 9)  (114 377)  (114 377)  LC_4 Logic Functioning bit
 (45 9)  (117 377)  (117 377)  LC_4 Logic Functioning bit
 (46 9)  (118 377)  (118 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (120 377)  (120 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (125 377)  (125 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (89 378)  (89 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 378)  (90 378)  routing T_2_23.wire_logic_cluster/lc_5/out <X> T_2_23.lc_trk_g2_5
 (21 10)  (93 378)  (93 378)  routing T_2_23.bnl_op_7 <X> T_2_23.lc_trk_g2_7
 (22 10)  (94 378)  (94 378)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (98 378)  (98 378)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 378)  (101 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 378)  (103 378)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 378)  (104 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 378)  (105 378)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 378)  (106 378)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 378)  (107 378)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.input_2_5
 (36 10)  (108 378)  (108 378)  LC_5 Logic Functioning bit
 (37 10)  (109 378)  (109 378)  LC_5 Logic Functioning bit
 (45 10)  (117 378)  (117 378)  LC_5 Logic Functioning bit
 (51 10)  (123 378)  (123 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (93 379)  (93 379)  routing T_2_23.bnl_op_7 <X> T_2_23.lc_trk_g2_7
 (26 11)  (98 379)  (98 379)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 379)  (99 379)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 379)  (101 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 379)  (102 379)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 379)  (104 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 379)  (105 379)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.input_2_5
 (36 11)  (108 379)  (108 379)  LC_5 Logic Functioning bit
 (39 11)  (111 379)  (111 379)  LC_5 Logic Functioning bit
 (45 11)  (117 379)  (117 379)  LC_5 Logic Functioning bit
 (46 11)  (118 379)  (118 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (0 14)  (72 382)  (72 382)  routing T_2_23.glb_netwk_6 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 382)  (73 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (87 382)  (87 382)  routing T_2_23.rgt_op_5 <X> T_2_23.lc_trk_g3_5
 (17 14)  (89 382)  (89 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (90 382)  (90 382)  routing T_2_23.rgt_op_5 <X> T_2_23.lc_trk_g3_5
 (25 14)  (97 382)  (97 382)  routing T_2_23.rgt_op_6 <X> T_2_23.lc_trk_g3_6
 (0 15)  (72 383)  (72 383)  routing T_2_23.glb_netwk_6 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 383)  (94 383)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (96 383)  (96 383)  routing T_2_23.rgt_op_6 <X> T_2_23.lc_trk_g3_6


LogicTile_3_23

 (21 0)  (147 368)  (147 368)  routing T_3_23.sp4_v_b_11 <X> T_3_23.lc_trk_g0_3
 (22 0)  (148 368)  (148 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (149 368)  (149 368)  routing T_3_23.sp4_v_b_11 <X> T_3_23.lc_trk_g0_3
 (21 1)  (147 369)  (147 369)  routing T_3_23.sp4_v_b_11 <X> T_3_23.lc_trk_g0_3
 (1 2)  (127 370)  (127 370)  routing T_3_23.glb_netwk_5 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (128 370)  (128 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (134 370)  (134 370)  routing T_3_23.sp4_v_t_36 <X> T_3_23.sp4_h_l_36
 (9 2)  (135 370)  (135 370)  routing T_3_23.sp4_v_t_36 <X> T_3_23.sp4_h_l_36
 (26 2)  (152 370)  (152 370)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (31 2)  (157 370)  (157 370)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 370)  (158 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 370)  (160 370)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (166 370)  (166 370)  LC_1 Logic Functioning bit
 (42 2)  (168 370)  (168 370)  LC_1 Logic Functioning bit
 (0 3)  (126 371)  (126 371)  routing T_3_23.glb_netwk_5 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (26 3)  (152 371)  (152 371)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 371)  (153 371)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (167 371)  (167 371)  LC_1 Logic Functioning bit
 (43 3)  (169 371)  (169 371)  LC_1 Logic Functioning bit
 (25 4)  (151 372)  (151 372)  routing T_3_23.sp4_h_l_7 <X> T_3_23.lc_trk_g1_2
 (26 4)  (152 372)  (152 372)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 372)  (153 372)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 372)  (155 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 372)  (156 372)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 372)  (158 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 372)  (159 372)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 372)  (160 372)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 372)  (162 372)  LC_2 Logic Functioning bit
 (37 4)  (163 372)  (163 372)  LC_2 Logic Functioning bit
 (38 4)  (164 372)  (164 372)  LC_2 Logic Functioning bit
 (39 4)  (165 372)  (165 372)  LC_2 Logic Functioning bit
 (22 5)  (148 373)  (148 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 373)  (149 373)  routing T_3_23.sp4_h_l_7 <X> T_3_23.lc_trk_g1_2
 (24 5)  (150 373)  (150 373)  routing T_3_23.sp4_h_l_7 <X> T_3_23.lc_trk_g1_2
 (25 5)  (151 373)  (151 373)  routing T_3_23.sp4_h_l_7 <X> T_3_23.lc_trk_g1_2
 (27 5)  (153 373)  (153 373)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 373)  (155 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 373)  (156 373)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 373)  (162 373)  LC_2 Logic Functioning bit
 (37 5)  (163 373)  (163 373)  LC_2 Logic Functioning bit
 (38 5)  (164 373)  (164 373)  LC_2 Logic Functioning bit
 (39 5)  (165 373)  (165 373)  LC_2 Logic Functioning bit
 (40 5)  (166 373)  (166 373)  LC_2 Logic Functioning bit
 (42 5)  (168 373)  (168 373)  LC_2 Logic Functioning bit
 (15 6)  (141 374)  (141 374)  routing T_3_23.lft_op_5 <X> T_3_23.lc_trk_g1_5
 (17 6)  (143 374)  (143 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 374)  (144 374)  routing T_3_23.lft_op_5 <X> T_3_23.lc_trk_g1_5
 (27 6)  (153 374)  (153 374)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 374)  (154 374)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 374)  (155 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 374)  (159 374)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 374)  (160 374)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 374)  (162 374)  LC_3 Logic Functioning bit
 (38 6)  (164 374)  (164 374)  LC_3 Logic Functioning bit
 (41 6)  (167 374)  (167 374)  LC_3 Logic Functioning bit
 (42 6)  (168 374)  (168 374)  LC_3 Logic Functioning bit
 (43 6)  (169 374)  (169 374)  LC_3 Logic Functioning bit
 (50 6)  (176 374)  (176 374)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (148 375)  (148 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (152 375)  (152 375)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 375)  (154 375)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 375)  (155 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 375)  (157 375)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (42 7)  (168 375)  (168 375)  LC_3 Logic Functioning bit
 (43 7)  (169 375)  (169 375)  LC_3 Logic Functioning bit
 (15 8)  (141 376)  (141 376)  routing T_3_23.rgt_op_1 <X> T_3_23.lc_trk_g2_1
 (17 8)  (143 376)  (143 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (144 376)  (144 376)  routing T_3_23.rgt_op_1 <X> T_3_23.lc_trk_g2_1
 (21 8)  (147 376)  (147 376)  routing T_3_23.sp4_v_t_22 <X> T_3_23.lc_trk_g2_3
 (22 8)  (148 376)  (148 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (149 376)  (149 376)  routing T_3_23.sp4_v_t_22 <X> T_3_23.lc_trk_g2_3
 (26 8)  (152 376)  (152 376)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 376)  (155 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 376)  (158 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 376)  (160 376)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 376)  (161 376)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.input_2_4
 (36 8)  (162 376)  (162 376)  LC_4 Logic Functioning bit
 (40 8)  (166 376)  (166 376)  LC_4 Logic Functioning bit
 (41 8)  (167 376)  (167 376)  LC_4 Logic Functioning bit
 (43 8)  (169 376)  (169 376)  LC_4 Logic Functioning bit
 (12 9)  (138 377)  (138 377)  routing T_3_23.sp4_h_r_8 <X> T_3_23.sp4_v_b_8
 (17 9)  (143 377)  (143 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (147 377)  (147 377)  routing T_3_23.sp4_v_t_22 <X> T_3_23.lc_trk_g2_3
 (22 9)  (148 377)  (148 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (154 377)  (154 377)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 377)  (155 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 377)  (156 377)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 377)  (157 377)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 377)  (158 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (159 377)  (159 377)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.input_2_4
 (35 9)  (161 377)  (161 377)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.input_2_4
 (36 9)  (162 377)  (162 377)  LC_4 Logic Functioning bit
 (37 9)  (163 377)  (163 377)  LC_4 Logic Functioning bit
 (40 9)  (166 377)  (166 377)  LC_4 Logic Functioning bit
 (41 9)  (167 377)  (167 377)  LC_4 Logic Functioning bit
 (42 9)  (168 377)  (168 377)  LC_4 Logic Functioning bit
 (43 9)  (169 377)  (169 377)  LC_4 Logic Functioning bit
 (25 10)  (151 378)  (151 378)  routing T_3_23.wire_logic_cluster/lc_6/out <X> T_3_23.lc_trk_g2_6
 (28 10)  (154 378)  (154 378)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 378)  (155 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 378)  (159 378)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 378)  (162 378)  LC_5 Logic Functioning bit
 (37 10)  (163 378)  (163 378)  LC_5 Logic Functioning bit
 (38 10)  (164 378)  (164 378)  LC_5 Logic Functioning bit
 (39 10)  (165 378)  (165 378)  LC_5 Logic Functioning bit
 (41 10)  (167 378)  (167 378)  LC_5 Logic Functioning bit
 (43 10)  (169 378)  (169 378)  LC_5 Logic Functioning bit
 (50 10)  (176 378)  (176 378)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (143 379)  (143 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (148 379)  (148 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (154 379)  (154 379)  routing T_3_23.lc_trk_g2_1 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 379)  (155 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 379)  (157 379)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 379)  (162 379)  LC_5 Logic Functioning bit
 (37 11)  (163 379)  (163 379)  LC_5 Logic Functioning bit
 (38 11)  (164 379)  (164 379)  LC_5 Logic Functioning bit
 (39 11)  (165 379)  (165 379)  LC_5 Logic Functioning bit
 (43 11)  (169 379)  (169 379)  LC_5 Logic Functioning bit
 (14 12)  (140 380)  (140 380)  routing T_3_23.sp4_v_t_21 <X> T_3_23.lc_trk_g3_0
 (17 12)  (143 380)  (143 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 380)  (144 380)  routing T_3_23.wire_logic_cluster/lc_1/out <X> T_3_23.lc_trk_g3_1
 (22 12)  (148 380)  (148 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (152 380)  (152 380)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (31 12)  (157 380)  (157 380)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 380)  (158 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 380)  (159 380)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 380)  (160 380)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (163 380)  (163 380)  LC_6 Logic Functioning bit
 (43 12)  (169 380)  (169 380)  LC_6 Logic Functioning bit
 (45 12)  (171 380)  (171 380)  LC_6 Logic Functioning bit
 (48 12)  (174 380)  (174 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (176 380)  (176 380)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (140 381)  (140 381)  routing T_3_23.sp4_v_t_21 <X> T_3_23.lc_trk_g3_0
 (16 13)  (142 381)  (142 381)  routing T_3_23.sp4_v_t_21 <X> T_3_23.lc_trk_g3_0
 (17 13)  (143 381)  (143 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (147 381)  (147 381)  routing T_3_23.sp4_r_v_b_43 <X> T_3_23.lc_trk_g3_3
 (26 13)  (152 381)  (152 381)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 381)  (154 381)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 381)  (155 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 381)  (157 381)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 381)  (162 381)  LC_6 Logic Functioning bit
 (42 13)  (168 381)  (168 381)  LC_6 Logic Functioning bit
 (45 13)  (171 381)  (171 381)  LC_6 Logic Functioning bit
 (48 13)  (174 381)  (174 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (126 382)  (126 382)  routing T_3_23.glb_netwk_6 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 382)  (127 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (151 382)  (151 382)  routing T_3_23.bnl_op_6 <X> T_3_23.lc_trk_g3_6
 (0 15)  (126 383)  (126 383)  routing T_3_23.glb_netwk_6 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (148 383)  (148 383)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (151 383)  (151 383)  routing T_3_23.bnl_op_6 <X> T_3_23.lc_trk_g3_6


LogicTile_4_23

 (16 0)  (196 368)  (196 368)  routing T_4_23.sp4_v_b_1 <X> T_4_23.lc_trk_g0_1
 (17 0)  (197 368)  (197 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (198 368)  (198 368)  routing T_4_23.sp4_v_b_1 <X> T_4_23.lc_trk_g0_1
 (1 2)  (181 370)  (181 370)  routing T_4_23.glb_netwk_5 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (182 370)  (182 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (194 370)  (194 370)  routing T_4_23.wire_logic_cluster/lc_4/out <X> T_4_23.lc_trk_g0_4
 (16 2)  (196 370)  (196 370)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (17 2)  (197 370)  (197 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (198 370)  (198 370)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (25 2)  (205 370)  (205 370)  routing T_4_23.lft_op_6 <X> T_4_23.lc_trk_g0_6
 (28 2)  (208 370)  (208 370)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 370)  (209 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 370)  (212 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 370)  (213 370)  routing T_4_23.lc_trk_g2_0 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 370)  (216 370)  LC_1 Logic Functioning bit
 (37 2)  (217 370)  (217 370)  LC_1 Logic Functioning bit
 (38 2)  (218 370)  (218 370)  LC_1 Logic Functioning bit
 (39 2)  (219 370)  (219 370)  LC_1 Logic Functioning bit
 (40 2)  (220 370)  (220 370)  LC_1 Logic Functioning bit
 (42 2)  (222 370)  (222 370)  LC_1 Logic Functioning bit
 (0 3)  (180 371)  (180 371)  routing T_4_23.glb_netwk_5 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (17 3)  (197 371)  (197 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (198 371)  (198 371)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (22 3)  (202 371)  (202 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (204 371)  (204 371)  routing T_4_23.lft_op_6 <X> T_4_23.lc_trk_g0_6
 (30 3)  (210 371)  (210 371)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (216 371)  (216 371)  LC_1 Logic Functioning bit
 (37 3)  (217 371)  (217 371)  LC_1 Logic Functioning bit
 (38 3)  (218 371)  (218 371)  LC_1 Logic Functioning bit
 (39 3)  (219 371)  (219 371)  LC_1 Logic Functioning bit
 (40 3)  (220 371)  (220 371)  LC_1 Logic Functioning bit
 (42 3)  (222 371)  (222 371)  LC_1 Logic Functioning bit
 (53 3)  (233 371)  (233 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (194 372)  (194 372)  routing T_4_23.bnr_op_0 <X> T_4_23.lc_trk_g1_0
 (22 4)  (202 372)  (202 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (212 372)  (212 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 372)  (213 372)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 372)  (214 372)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 372)  (215 372)  routing T_4_23.lc_trk_g0_6 <X> T_4_23.input_2_2
 (39 4)  (219 372)  (219 372)  LC_2 Logic Functioning bit
 (40 4)  (220 372)  (220 372)  LC_2 Logic Functioning bit
 (41 4)  (221 372)  (221 372)  LC_2 Logic Functioning bit
 (42 4)  (222 372)  (222 372)  LC_2 Logic Functioning bit
 (43 4)  (223 372)  (223 372)  LC_2 Logic Functioning bit
 (14 5)  (194 373)  (194 373)  routing T_4_23.bnr_op_0 <X> T_4_23.lc_trk_g1_0
 (17 5)  (197 373)  (197 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (28 5)  (208 373)  (208 373)  routing T_4_23.lc_trk_g2_0 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 373)  (209 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 373)  (211 373)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 373)  (212 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (215 373)  (215 373)  routing T_4_23.lc_trk_g0_6 <X> T_4_23.input_2_2
 (38 5)  (218 373)  (218 373)  LC_2 Logic Functioning bit
 (40 5)  (220 373)  (220 373)  LC_2 Logic Functioning bit
 (41 5)  (221 373)  (221 373)  LC_2 Logic Functioning bit
 (42 5)  (222 373)  (222 373)  LC_2 Logic Functioning bit
 (43 5)  (223 373)  (223 373)  LC_2 Logic Functioning bit
 (51 5)  (231 373)  (231 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (232 373)  (232 373)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (194 374)  (194 374)  routing T_4_23.sp4_v_b_4 <X> T_4_23.lc_trk_g1_4
 (21 6)  (201 374)  (201 374)  routing T_4_23.sp4_v_b_15 <X> T_4_23.lc_trk_g1_7
 (22 6)  (202 374)  (202 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (203 374)  (203 374)  routing T_4_23.sp4_v_b_15 <X> T_4_23.lc_trk_g1_7
 (25 6)  (205 374)  (205 374)  routing T_4_23.bnr_op_6 <X> T_4_23.lc_trk_g1_6
 (27 6)  (207 374)  (207 374)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 374)  (209 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 374)  (210 374)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 374)  (212 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 374)  (213 374)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 374)  (214 374)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 374)  (217 374)  LC_3 Logic Functioning bit
 (50 6)  (230 374)  (230 374)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (196 375)  (196 375)  routing T_4_23.sp4_v_b_4 <X> T_4_23.lc_trk_g1_4
 (17 7)  (197 375)  (197 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (201 375)  (201 375)  routing T_4_23.sp4_v_b_15 <X> T_4_23.lc_trk_g1_7
 (22 7)  (202 375)  (202 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (205 375)  (205 375)  routing T_4_23.bnr_op_6 <X> T_4_23.lc_trk_g1_6
 (30 7)  (210 375)  (210 375)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (217 375)  (217 375)  LC_3 Logic Functioning bit
 (5 8)  (185 376)  (185 376)  routing T_4_23.sp4_v_b_0 <X> T_4_23.sp4_h_r_6
 (14 8)  (194 376)  (194 376)  routing T_4_23.sp4_h_l_21 <X> T_4_23.lc_trk_g2_0
 (25 8)  (205 376)  (205 376)  routing T_4_23.sp4_h_r_34 <X> T_4_23.lc_trk_g2_2
 (29 8)  (209 376)  (209 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 376)  (211 376)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 376)  (212 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (216 376)  (216 376)  LC_4 Logic Functioning bit
 (37 8)  (217 376)  (217 376)  LC_4 Logic Functioning bit
 (38 8)  (218 376)  (218 376)  LC_4 Logic Functioning bit
 (41 8)  (221 376)  (221 376)  LC_4 Logic Functioning bit
 (42 8)  (222 376)  (222 376)  LC_4 Logic Functioning bit
 (43 8)  (223 376)  (223 376)  LC_4 Logic Functioning bit
 (45 8)  (225 376)  (225 376)  LC_4 Logic Functioning bit
 (46 8)  (226 376)  (226 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (230 376)  (230 376)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (232 376)  (232 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (184 377)  (184 377)  routing T_4_23.sp4_v_b_0 <X> T_4_23.sp4_h_r_6
 (6 9)  (186 377)  (186 377)  routing T_4_23.sp4_v_b_0 <X> T_4_23.sp4_h_r_6
 (15 9)  (195 377)  (195 377)  routing T_4_23.sp4_h_l_21 <X> T_4_23.lc_trk_g2_0
 (16 9)  (196 377)  (196 377)  routing T_4_23.sp4_h_l_21 <X> T_4_23.lc_trk_g2_0
 (17 9)  (197 377)  (197 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (202 377)  (202 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 377)  (203 377)  routing T_4_23.sp4_h_r_34 <X> T_4_23.lc_trk_g2_2
 (24 9)  (204 377)  (204 377)  routing T_4_23.sp4_h_r_34 <X> T_4_23.lc_trk_g2_2
 (26 9)  (206 377)  (206 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 377)  (207 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 377)  (208 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 377)  (209 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 377)  (216 377)  LC_4 Logic Functioning bit
 (37 9)  (217 377)  (217 377)  LC_4 Logic Functioning bit
 (39 9)  (219 377)  (219 377)  LC_4 Logic Functioning bit
 (40 9)  (220 377)  (220 377)  LC_4 Logic Functioning bit
 (41 9)  (221 377)  (221 377)  LC_4 Logic Functioning bit
 (42 9)  (222 377)  (222 377)  LC_4 Logic Functioning bit
 (43 9)  (223 377)  (223 377)  LC_4 Logic Functioning bit
 (45 9)  (225 377)  (225 377)  LC_4 Logic Functioning bit
 (51 9)  (231 377)  (231 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (202 378)  (202 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 378)  (203 378)  routing T_4_23.sp4_h_r_31 <X> T_4_23.lc_trk_g2_7
 (24 10)  (204 378)  (204 378)  routing T_4_23.sp4_h_r_31 <X> T_4_23.lc_trk_g2_7
 (25 10)  (205 378)  (205 378)  routing T_4_23.sp4_h_r_46 <X> T_4_23.lc_trk_g2_6
 (26 10)  (206 378)  (206 378)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 378)  (209 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 378)  (210 378)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 378)  (211 378)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 378)  (212 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 378)  (213 378)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 378)  (215 378)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.input_2_5
 (40 10)  (220 378)  (220 378)  LC_5 Logic Functioning bit
 (21 11)  (201 379)  (201 379)  routing T_4_23.sp4_h_r_31 <X> T_4_23.lc_trk_g2_7
 (22 11)  (202 379)  (202 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (203 379)  (203 379)  routing T_4_23.sp4_h_r_46 <X> T_4_23.lc_trk_g2_6
 (24 11)  (204 379)  (204 379)  routing T_4_23.sp4_h_r_46 <X> T_4_23.lc_trk_g2_6
 (25 11)  (205 379)  (205 379)  routing T_4_23.sp4_h_r_46 <X> T_4_23.lc_trk_g2_6
 (26 11)  (206 379)  (206 379)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 379)  (207 379)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 379)  (209 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 379)  (211 379)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 379)  (212 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (214 379)  (214 379)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.input_2_5
 (17 12)  (197 380)  (197 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (201 380)  (201 380)  routing T_4_23.bnl_op_3 <X> T_4_23.lc_trk_g3_3
 (22 12)  (202 380)  (202 380)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (205 380)  (205 380)  routing T_4_23.sp4_h_r_34 <X> T_4_23.lc_trk_g3_2
 (27 12)  (207 380)  (207 380)  routing T_4_23.lc_trk_g1_0 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 380)  (209 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 380)  (211 380)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 380)  (212 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 380)  (213 380)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (42 12)  (222 380)  (222 380)  LC_6 Logic Functioning bit
 (50 12)  (230 380)  (230 380)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (198 381)  (198 381)  routing T_4_23.sp4_r_v_b_41 <X> T_4_23.lc_trk_g3_1
 (21 13)  (201 381)  (201 381)  routing T_4_23.bnl_op_3 <X> T_4_23.lc_trk_g3_3
 (22 13)  (202 381)  (202 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (203 381)  (203 381)  routing T_4_23.sp4_h_r_34 <X> T_4_23.lc_trk_g3_2
 (24 13)  (204 381)  (204 381)  routing T_4_23.sp4_h_r_34 <X> T_4_23.lc_trk_g3_2
 (26 13)  (206 381)  (206 381)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 381)  (207 381)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 381)  (209 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 381)  (211 381)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (52 13)  (232 381)  (232 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (180 382)  (180 382)  routing T_4_23.glb_netwk_6 <X> T_4_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 382)  (181 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (180 383)  (180 383)  routing T_4_23.glb_netwk_6 <X> T_4_23.wire_logic_cluster/lc_7/s_r


LogicTile_5_23

 (9 0)  (243 368)  (243 368)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_h_r_1
 (31 0)  (265 368)  (265 368)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 368)  (267 368)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 368)  (270 368)  LC_0 Logic Functioning bit
 (37 0)  (271 368)  (271 368)  LC_0 Logic Functioning bit
 (38 0)  (272 368)  (272 368)  LC_0 Logic Functioning bit
 (39 0)  (273 368)  (273 368)  LC_0 Logic Functioning bit
 (45 0)  (279 368)  (279 368)  LC_0 Logic Functioning bit
 (3 1)  (237 369)  (237 369)  routing T_5_23.sp12_h_l_23 <X> T_5_23.sp12_v_b_0
 (31 1)  (265 369)  (265 369)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 369)  (270 369)  LC_0 Logic Functioning bit
 (37 1)  (271 369)  (271 369)  LC_0 Logic Functioning bit
 (38 1)  (272 369)  (272 369)  LC_0 Logic Functioning bit
 (39 1)  (273 369)  (273 369)  LC_0 Logic Functioning bit
 (45 1)  (279 369)  (279 369)  LC_0 Logic Functioning bit
 (47 1)  (281 369)  (281 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (236 370)  (236 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (25 2)  (259 370)  (259 370)  routing T_5_23.sp4_v_b_6 <X> T_5_23.lc_trk_g0_6
 (36 2)  (270 370)  (270 370)  LC_1 Logic Functioning bit
 (38 2)  (272 370)  (272 370)  LC_1 Logic Functioning bit
 (41 2)  (275 370)  (275 370)  LC_1 Logic Functioning bit
 (43 2)  (277 370)  (277 370)  LC_1 Logic Functioning bit
 (45 2)  (279 370)  (279 370)  LC_1 Logic Functioning bit
 (22 3)  (256 371)  (256 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (257 371)  (257 371)  routing T_5_23.sp4_v_b_6 <X> T_5_23.lc_trk_g0_6
 (26 3)  (260 371)  (260 371)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 371)  (261 371)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 371)  (262 371)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 371)  (263 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (271 371)  (271 371)  LC_1 Logic Functioning bit
 (39 3)  (273 371)  (273 371)  LC_1 Logic Functioning bit
 (40 3)  (274 371)  (274 371)  LC_1 Logic Functioning bit
 (42 3)  (276 371)  (276 371)  LC_1 Logic Functioning bit
 (45 3)  (279 371)  (279 371)  LC_1 Logic Functioning bit
 (48 3)  (282 371)  (282 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (234 372)  (234 372)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_7/cen
 (1 4)  (235 372)  (235 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (248 372)  (248 372)  routing T_5_23.sp4_v_b_0 <X> T_5_23.lc_trk_g1_0
 (21 4)  (255 372)  (255 372)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g1_3
 (22 4)  (256 372)  (256 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (257 372)  (257 372)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g1_3
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 372)  (267 372)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 372)  (268 372)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 372)  (270 372)  LC_2 Logic Functioning bit
 (37 4)  (271 372)  (271 372)  LC_2 Logic Functioning bit
 (38 4)  (272 372)  (272 372)  LC_2 Logic Functioning bit
 (39 4)  (273 372)  (273 372)  LC_2 Logic Functioning bit
 (45 4)  (279 372)  (279 372)  LC_2 Logic Functioning bit
 (53 4)  (287 372)  (287 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (234 373)  (234 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_7/cen
 (1 5)  (235 373)  (235 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_7/cen
 (16 5)  (250 373)  (250 373)  routing T_5_23.sp4_v_b_0 <X> T_5_23.lc_trk_g1_0
 (17 5)  (251 373)  (251 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (255 373)  (255 373)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g1_3
 (36 5)  (270 373)  (270 373)  LC_2 Logic Functioning bit
 (37 5)  (271 373)  (271 373)  LC_2 Logic Functioning bit
 (38 5)  (272 373)  (272 373)  LC_2 Logic Functioning bit
 (39 5)  (273 373)  (273 373)  LC_2 Logic Functioning bit
 (45 5)  (279 373)  (279 373)  LC_2 Logic Functioning bit
 (17 6)  (251 374)  (251 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (31 6)  (265 374)  (265 374)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 374)  (268 374)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 374)  (270 374)  LC_3 Logic Functioning bit
 (37 6)  (271 374)  (271 374)  LC_3 Logic Functioning bit
 (38 6)  (272 374)  (272 374)  LC_3 Logic Functioning bit
 (39 6)  (273 374)  (273 374)  LC_3 Logic Functioning bit
 (45 6)  (279 374)  (279 374)  LC_3 Logic Functioning bit
 (16 7)  (250 375)  (250 375)  routing T_5_23.sp12_h_r_12 <X> T_5_23.lc_trk_g1_4
 (17 7)  (251 375)  (251 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (36 7)  (270 375)  (270 375)  LC_3 Logic Functioning bit
 (37 7)  (271 375)  (271 375)  LC_3 Logic Functioning bit
 (38 7)  (272 375)  (272 375)  LC_3 Logic Functioning bit
 (39 7)  (273 375)  (273 375)  LC_3 Logic Functioning bit
 (45 7)  (279 375)  (279 375)  LC_3 Logic Functioning bit
 (31 8)  (265 376)  (265 376)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 376)  (268 376)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 376)  (270 376)  LC_4 Logic Functioning bit
 (37 8)  (271 376)  (271 376)  LC_4 Logic Functioning bit
 (38 8)  (272 376)  (272 376)  LC_4 Logic Functioning bit
 (39 8)  (273 376)  (273 376)  LC_4 Logic Functioning bit
 (45 8)  (279 376)  (279 376)  LC_4 Logic Functioning bit
 (36 9)  (270 377)  (270 377)  LC_4 Logic Functioning bit
 (37 9)  (271 377)  (271 377)  LC_4 Logic Functioning bit
 (38 9)  (272 377)  (272 377)  LC_4 Logic Functioning bit
 (39 9)  (273 377)  (273 377)  LC_4 Logic Functioning bit
 (45 9)  (279 377)  (279 377)  LC_4 Logic Functioning bit
 (21 10)  (255 378)  (255 378)  routing T_5_23.sp4_h_r_39 <X> T_5_23.lc_trk_g2_7
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (257 378)  (257 378)  routing T_5_23.sp4_h_r_39 <X> T_5_23.lc_trk_g2_7
 (24 10)  (258 378)  (258 378)  routing T_5_23.sp4_h_r_39 <X> T_5_23.lc_trk_g2_7
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 378)  (270 378)  LC_5 Logic Functioning bit
 (37 10)  (271 378)  (271 378)  LC_5 Logic Functioning bit
 (38 10)  (272 378)  (272 378)  LC_5 Logic Functioning bit
 (39 10)  (273 378)  (273 378)  LC_5 Logic Functioning bit
 (45 10)  (279 378)  (279 378)  LC_5 Logic Functioning bit
 (31 11)  (265 379)  (265 379)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 379)  (270 379)  LC_5 Logic Functioning bit
 (37 11)  (271 379)  (271 379)  LC_5 Logic Functioning bit
 (38 11)  (272 379)  (272 379)  LC_5 Logic Functioning bit
 (39 11)  (273 379)  (273 379)  LC_5 Logic Functioning bit
 (45 11)  (279 379)  (279 379)  LC_5 Logic Functioning bit
 (22 12)  (256 380)  (256 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 380)  (268 380)  routing T_5_23.lc_trk_g1_0 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 380)  (270 380)  LC_6 Logic Functioning bit
 (37 12)  (271 380)  (271 380)  LC_6 Logic Functioning bit
 (38 12)  (272 380)  (272 380)  LC_6 Logic Functioning bit
 (39 12)  (273 380)  (273 380)  LC_6 Logic Functioning bit
 (45 12)  (279 380)  (279 380)  LC_6 Logic Functioning bit
 (14 13)  (248 381)  (248 381)  routing T_5_23.sp12_v_b_16 <X> T_5_23.lc_trk_g3_0
 (16 13)  (250 381)  (250 381)  routing T_5_23.sp12_v_b_16 <X> T_5_23.lc_trk_g3_0
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (259 381)  (259 381)  routing T_5_23.sp4_r_v_b_42 <X> T_5_23.lc_trk_g3_2
 (36 13)  (270 381)  (270 381)  LC_6 Logic Functioning bit
 (37 13)  (271 381)  (271 381)  LC_6 Logic Functioning bit
 (38 13)  (272 381)  (272 381)  LC_6 Logic Functioning bit
 (39 13)  (273 381)  (273 381)  LC_6 Logic Functioning bit
 (45 13)  (279 381)  (279 381)  LC_6 Logic Functioning bit
 (0 14)  (234 382)  (234 382)  routing T_5_23.glb_netwk_4 <X> T_5_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 382)  (235 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (265 382)  (265 382)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 382)  (270 382)  LC_7 Logic Functioning bit
 (37 14)  (271 382)  (271 382)  LC_7 Logic Functioning bit
 (38 14)  (272 382)  (272 382)  LC_7 Logic Functioning bit
 (39 14)  (273 382)  (273 382)  LC_7 Logic Functioning bit
 (45 14)  (279 382)  (279 382)  LC_7 Logic Functioning bit
 (31 15)  (265 383)  (265 383)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 383)  (270 383)  LC_7 Logic Functioning bit
 (37 15)  (271 383)  (271 383)  LC_7 Logic Functioning bit
 (38 15)  (272 383)  (272 383)  LC_7 Logic Functioning bit
 (39 15)  (273 383)  (273 383)  LC_7 Logic Functioning bit
 (45 15)  (279 383)  (279 383)  LC_7 Logic Functioning bit


LogicTile_6_23

 (14 0)  (302 368)  (302 368)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g0_0
 (10 1)  (298 369)  (298 369)  routing T_6_23.sp4_h_r_8 <X> T_6_23.sp4_v_b_1
 (14 1)  (302 369)  (302 369)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g0_0
 (15 1)  (303 369)  (303 369)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g0_0
 (16 1)  (304 369)  (304 369)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g0_0
 (17 1)  (305 369)  (305 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (12 2)  (300 370)  (300 370)  routing T_6_23.sp4_h_r_11 <X> T_6_23.sp4_h_l_39
 (14 2)  (302 370)  (302 370)  routing T_6_23.sp4_h_l_9 <X> T_6_23.lc_trk_g0_4
 (16 2)  (304 370)  (304 370)  routing T_6_23.sp4_v_b_13 <X> T_6_23.lc_trk_g0_5
 (17 2)  (305 370)  (305 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (306 370)  (306 370)  routing T_6_23.sp4_v_b_13 <X> T_6_23.lc_trk_g0_5
 (21 2)  (309 370)  (309 370)  routing T_6_23.sp4_v_b_7 <X> T_6_23.lc_trk_g0_7
 (22 2)  (310 370)  (310 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (311 370)  (311 370)  routing T_6_23.sp4_v_b_7 <X> T_6_23.lc_trk_g0_7
 (26 2)  (314 370)  (314 370)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (316 370)  (316 370)  routing T_6_23.lc_trk_g2_0 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 370)  (317 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 370)  (320 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 370)  (322 370)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (41 2)  (329 370)  (329 370)  LC_1 Logic Functioning bit
 (43 2)  (331 370)  (331 370)  LC_1 Logic Functioning bit
 (3 3)  (291 371)  (291 371)  routing T_6_23.sp12_v_b_0 <X> T_6_23.sp12_h_l_23
 (13 3)  (301 371)  (301 371)  routing T_6_23.sp4_h_r_11 <X> T_6_23.sp4_h_l_39
 (14 3)  (302 371)  (302 371)  routing T_6_23.sp4_h_l_9 <X> T_6_23.lc_trk_g0_4
 (15 3)  (303 371)  (303 371)  routing T_6_23.sp4_h_l_9 <X> T_6_23.lc_trk_g0_4
 (16 3)  (304 371)  (304 371)  routing T_6_23.sp4_h_l_9 <X> T_6_23.lc_trk_g0_4
 (17 3)  (305 371)  (305 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (306 371)  (306 371)  routing T_6_23.sp4_v_b_13 <X> T_6_23.lc_trk_g0_5
 (27 3)  (315 371)  (315 371)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 371)  (316 371)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 371)  (317 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 371)  (319 371)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (15 4)  (303 372)  (303 372)  routing T_6_23.sp4_h_r_9 <X> T_6_23.lc_trk_g1_1
 (16 4)  (304 372)  (304 372)  routing T_6_23.sp4_h_r_9 <X> T_6_23.lc_trk_g1_1
 (17 4)  (305 372)  (305 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 372)  (306 372)  routing T_6_23.sp4_h_r_9 <X> T_6_23.lc_trk_g1_1
 (21 4)  (309 372)  (309 372)  routing T_6_23.sp4_v_b_3 <X> T_6_23.lc_trk_g1_3
 (22 4)  (310 372)  (310 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (311 372)  (311 372)  routing T_6_23.sp4_v_b_3 <X> T_6_23.lc_trk_g1_3
 (27 4)  (315 372)  (315 372)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 372)  (317 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 372)  (318 372)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 372)  (320 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 372)  (322 372)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 372)  (324 372)  LC_2 Logic Functioning bit
 (37 4)  (325 372)  (325 372)  LC_2 Logic Functioning bit
 (38 4)  (326 372)  (326 372)  LC_2 Logic Functioning bit
 (39 4)  (327 372)  (327 372)  LC_2 Logic Functioning bit
 (41 4)  (329 372)  (329 372)  LC_2 Logic Functioning bit
 (42 4)  (330 372)  (330 372)  LC_2 Logic Functioning bit
 (43 4)  (331 372)  (331 372)  LC_2 Logic Functioning bit
 (50 4)  (338 372)  (338 372)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (310 373)  (310 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (313 373)  (313 373)  routing T_6_23.sp4_r_v_b_26 <X> T_6_23.lc_trk_g1_2
 (26 5)  (314 373)  (314 373)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 373)  (316 373)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 373)  (317 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 373)  (319 373)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 373)  (324 373)  LC_2 Logic Functioning bit
 (37 5)  (325 373)  (325 373)  LC_2 Logic Functioning bit
 (38 5)  (326 373)  (326 373)  LC_2 Logic Functioning bit
 (39 5)  (327 373)  (327 373)  LC_2 Logic Functioning bit
 (40 5)  (328 373)  (328 373)  LC_2 Logic Functioning bit
 (41 5)  (329 373)  (329 373)  LC_2 Logic Functioning bit
 (42 5)  (330 373)  (330 373)  LC_2 Logic Functioning bit
 (43 5)  (331 373)  (331 373)  LC_2 Logic Functioning bit
 (48 5)  (336 373)  (336 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (302 374)  (302 374)  routing T_6_23.wire_logic_cluster/lc_4/out <X> T_6_23.lc_trk_g1_4
 (19 6)  (307 374)  (307 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (17 7)  (305 375)  (305 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 8)  (309 376)  (309 376)  routing T_6_23.sp4_v_t_14 <X> T_6_23.lc_trk_g2_3
 (22 8)  (310 376)  (310 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (311 376)  (311 376)  routing T_6_23.sp4_v_t_14 <X> T_6_23.lc_trk_g2_3
 (29 8)  (317 376)  (317 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 376)  (318 376)  routing T_6_23.lc_trk_g0_7 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 376)  (319 376)  routing T_6_23.lc_trk_g0_5 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 376)  (320 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 376)  (324 376)  LC_4 Logic Functioning bit
 (37 8)  (325 376)  (325 376)  LC_4 Logic Functioning bit
 (38 8)  (326 376)  (326 376)  LC_4 Logic Functioning bit
 (39 8)  (327 376)  (327 376)  LC_4 Logic Functioning bit
 (41 8)  (329 376)  (329 376)  LC_4 Logic Functioning bit
 (42 8)  (330 376)  (330 376)  LC_4 Logic Functioning bit
 (43 8)  (331 376)  (331 376)  LC_4 Logic Functioning bit
 (11 9)  (299 377)  (299 377)  routing T_6_23.sp4_h_l_37 <X> T_6_23.sp4_h_r_8
 (13 9)  (301 377)  (301 377)  routing T_6_23.sp4_h_l_37 <X> T_6_23.sp4_h_r_8
 (17 9)  (305 377)  (305 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (310 377)  (310 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (315 377)  (315 377)  routing T_6_23.lc_trk_g1_1 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 377)  (317 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 377)  (318 377)  routing T_6_23.lc_trk_g0_7 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 377)  (320 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (324 377)  (324 377)  LC_4 Logic Functioning bit
 (37 9)  (325 377)  (325 377)  LC_4 Logic Functioning bit
 (38 9)  (326 377)  (326 377)  LC_4 Logic Functioning bit
 (39 9)  (327 377)  (327 377)  LC_4 Logic Functioning bit
 (40 9)  (328 377)  (328 377)  LC_4 Logic Functioning bit
 (41 9)  (329 377)  (329 377)  LC_4 Logic Functioning bit
 (42 9)  (330 377)  (330 377)  LC_4 Logic Functioning bit
 (43 9)  (331 377)  (331 377)  LC_4 Logic Functioning bit
 (9 10)  (297 378)  (297 378)  routing T_6_23.sp4_v_b_7 <X> T_6_23.sp4_h_l_42
 (8 11)  (296 379)  (296 379)  routing T_6_23.sp4_h_r_7 <X> T_6_23.sp4_v_t_42
 (9 11)  (297 379)  (297 379)  routing T_6_23.sp4_h_r_7 <X> T_6_23.sp4_v_t_42
 (26 12)  (314 380)  (314 380)  routing T_6_23.lc_trk_g0_4 <X> T_6_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 380)  (315 380)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 380)  (316 380)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 380)  (317 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 380)  (320 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 380)  (321 380)  routing T_6_23.lc_trk_g2_3 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (40 12)  (328 380)  (328 380)  LC_6 Logic Functioning bit
 (41 12)  (329 380)  (329 380)  LC_6 Logic Functioning bit
 (42 12)  (330 380)  (330 380)  LC_6 Logic Functioning bit
 (43 12)  (331 380)  (331 380)  LC_6 Logic Functioning bit
 (48 12)  (336 380)  (336 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (17 13)  (305 381)  (305 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (29 13)  (317 381)  (317 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 381)  (319 381)  routing T_6_23.lc_trk_g2_3 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (48 13)  (336 381)  (336 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 15)  (305 383)  (305 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_7_23

 (4 0)  (346 368)  (346 368)  routing T_7_23.sp4_v_t_41 <X> T_7_23.sp4_v_b_0
 (6 0)  (348 368)  (348 368)  routing T_7_23.sp4_v_t_41 <X> T_7_23.sp4_v_b_0
 (8 0)  (350 368)  (350 368)  routing T_7_23.sp4_v_b_1 <X> T_7_23.sp4_h_r_1
 (9 0)  (351 368)  (351 368)  routing T_7_23.sp4_v_b_1 <X> T_7_23.sp4_h_r_1
 (12 0)  (354 368)  (354 368)  routing T_7_23.sp4_v_t_39 <X> T_7_23.sp4_h_r_2
 (27 0)  (369 368)  (369 368)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 368)  (370 368)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 368)  (371 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (53 0)  (395 368)  (395 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (369 369)  (369 369)  routing T_7_23.lc_trk_g1_1 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 369)  (371 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 369)  (372 369)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 369)  (374 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (375 369)  (375 369)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.input_2_0
 (39 1)  (381 369)  (381 369)  LC_0 Logic Functioning bit
 (40 1)  (382 369)  (382 369)  LC_0 Logic Functioning bit
 (47 1)  (389 369)  (389 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (343 370)  (343 370)  routing T_7_23.glb_netwk_5 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (344 370)  (344 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (357 370)  (357 370)  routing T_7_23.sp12_h_r_5 <X> T_7_23.lc_trk_g0_5
 (17 2)  (359 370)  (359 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 370)  (360 370)  routing T_7_23.sp12_h_r_5 <X> T_7_23.lc_trk_g0_5
 (28 2)  (370 370)  (370 370)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 370)  (371 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 370)  (373 370)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 370)  (374 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 370)  (376 370)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (39 2)  (381 370)  (381 370)  LC_1 Logic Functioning bit
 (0 3)  (342 371)  (342 371)  routing T_7_23.glb_netwk_5 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (8 3)  (350 371)  (350 371)  routing T_7_23.sp4_h_r_7 <X> T_7_23.sp4_v_t_36
 (9 3)  (351 371)  (351 371)  routing T_7_23.sp4_h_r_7 <X> T_7_23.sp4_v_t_36
 (10 3)  (352 371)  (352 371)  routing T_7_23.sp4_h_r_7 <X> T_7_23.sp4_v_t_36
 (18 3)  (360 371)  (360 371)  routing T_7_23.sp12_h_r_5 <X> T_7_23.lc_trk_g0_5
 (32 3)  (374 371)  (374 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (375 371)  (375 371)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_1
 (34 3)  (376 371)  (376 371)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_1
 (35 3)  (377 371)  (377 371)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_1
 (39 3)  (381 371)  (381 371)  LC_1 Logic Functioning bit
 (53 3)  (395 371)  (395 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (343 372)  (343 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (11 4)  (353 372)  (353 372)  routing T_7_23.sp4_v_t_39 <X> T_7_23.sp4_v_b_5
 (15 4)  (357 372)  (357 372)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g1_1
 (16 4)  (358 372)  (358 372)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g1_1
 (17 4)  (359 372)  (359 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (360 372)  (360 372)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g1_1
 (0 5)  (342 373)  (342 373)  routing T_7_23.glb_netwk_3 <X> T_7_23.wire_logic_cluster/lc_7/cen
 (12 5)  (354 373)  (354 373)  routing T_7_23.sp4_v_t_39 <X> T_7_23.sp4_v_b_5
 (11 6)  (353 374)  (353 374)  routing T_7_23.sp4_v_b_9 <X> T_7_23.sp4_v_t_40
 (13 6)  (355 374)  (355 374)  routing T_7_23.sp4_v_b_9 <X> T_7_23.sp4_v_t_40
 (16 6)  (358 374)  (358 374)  routing T_7_23.sp12_h_r_13 <X> T_7_23.lc_trk_g1_5
 (17 6)  (359 374)  (359 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (368 374)  (368 374)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 374)  (370 374)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 374)  (371 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (53 6)  (395 374)  (395 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (368 375)  (368 375)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 375)  (369 375)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 375)  (370 375)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 375)  (371 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 375)  (374 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (375 375)  (375 375)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_3
 (34 7)  (376 375)  (376 375)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_3
 (35 7)  (377 375)  (377 375)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_3
 (39 7)  (381 375)  (381 375)  LC_3 Logic Functioning bit
 (40 7)  (382 375)  (382 375)  LC_3 Logic Functioning bit
 (53 7)  (395 375)  (395 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (368 376)  (368 376)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 376)  (369 376)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 376)  (370 376)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 376)  (371 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (14 9)  (356 377)  (356 377)  routing T_7_23.sp12_v_b_16 <X> T_7_23.lc_trk_g2_0
 (16 9)  (358 377)  (358 377)  routing T_7_23.sp12_v_b_16 <X> T_7_23.lc_trk_g2_0
 (17 9)  (359 377)  (359 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (368 377)  (368 377)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 377)  (370 377)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 377)  (371 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 377)  (372 377)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 377)  (374 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (375 377)  (375 377)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.input_2_4
 (39 9)  (381 377)  (381 377)  LC_4 Logic Functioning bit
 (40 9)  (382 377)  (382 377)  LC_4 Logic Functioning bit
 (52 9)  (394 377)  (394 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (395 377)  (395 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (368 378)  (368 378)  routing T_7_23.lc_trk_g0_5 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 378)  (370 378)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 378)  (371 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (53 10)  (395 378)  (395 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (364 379)  (364 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (365 379)  (365 379)  routing T_7_23.sp12_v_b_14 <X> T_7_23.lc_trk_g2_6
 (29 11)  (371 379)  (371 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 379)  (374 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (375 379)  (375 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_5
 (34 11)  (376 379)  (376 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_5
 (35 11)  (377 379)  (377 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.input_2_5
 (39 11)  (381 379)  (381 379)  LC_5 Logic Functioning bit
 (40 11)  (382 379)  (382 379)  LC_5 Logic Functioning bit
 (29 12)  (371 380)  (371 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 380)  (372 380)  routing T_7_23.lc_trk_g0_5 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 380)  (374 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 380)  (375 380)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 380)  (376 380)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (383 380)  (383 380)  LC_6 Logic Functioning bit
 (43 12)  (385 380)  (385 380)  LC_6 Logic Functioning bit
 (45 12)  (387 380)  (387 380)  LC_6 Logic Functioning bit
 (22 13)  (364 381)  (364 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 381)  (367 381)  routing T_7_23.sp4_r_v_b_42 <X> T_7_23.lc_trk_g3_2
 (31 13)  (373 381)  (373 381)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (41 13)  (383 381)  (383 381)  LC_6 Logic Functioning bit
 (43 13)  (385 381)  (385 381)  LC_6 Logic Functioning bit
 (45 13)  (387 381)  (387 381)  LC_6 Logic Functioning bit
 (46 13)  (388 381)  (388 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (342 382)  (342 382)  routing T_7_23.glb_netwk_4 <X> T_7_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 382)  (343 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (374 382)  (374 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 382)  (376 382)  routing T_7_23.lc_trk_g1_1 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 382)  (379 382)  LC_7 Logic Functioning bit
 (39 14)  (381 382)  (381 382)  LC_7 Logic Functioning bit
 (45 14)  (387 382)  (387 382)  LC_7 Logic Functioning bit
 (53 14)  (395 382)  (395 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (8 15)  (350 383)  (350 383)  routing T_7_23.sp4_h_r_4 <X> T_7_23.sp4_v_t_47
 (9 15)  (351 383)  (351 383)  routing T_7_23.sp4_h_r_4 <X> T_7_23.sp4_v_t_47
 (10 15)  (352 383)  (352 383)  routing T_7_23.sp4_h_r_4 <X> T_7_23.sp4_v_t_47
 (22 15)  (364 383)  (364 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (368 383)  (368 383)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 383)  (369 383)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 383)  (370 383)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 383)  (371 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 383)  (378 383)  LC_7 Logic Functioning bit
 (38 15)  (380 383)  (380 383)  LC_7 Logic Functioning bit
 (45 15)  (387 383)  (387 383)  LC_7 Logic Functioning bit
 (48 15)  (390 383)  (390 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_23

 (6 0)  (402 368)  (402 368)  routing T_8_23.sp4_v_t_44 <X> T_8_23.sp4_v_b_0
 (27 0)  (423 368)  (423 368)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_15
 (29 0)  (425 368)  (425 368)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_6 wire_bram/ram/WDATA_15
 (30 0)  (426 368)  (426 368)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_15
 (5 1)  (401 369)  (401 369)  routing T_8_23.sp4_v_t_44 <X> T_8_23.sp4_v_b_0
 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (404 369)  (404 369)  routing T_8_23.sp4_v_t_47 <X> T_8_23.sp4_v_b_1
 (10 1)  (406 369)  (406 369)  routing T_8_23.sp4_v_t_47 <X> T_8_23.sp4_v_b_1
 (30 1)  (426 369)  (426 369)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_15
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_5 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (5 2)  (401 370)  (401 370)  routing T_8_23.sp4_h_r_9 <X> T_8_23.sp4_h_l_37
 (14 2)  (410 370)  (410 370)  routing T_8_23.bnr_op_4 <X> T_8_23.lc_trk_g0_4
 (21 2)  (417 370)  (417 370)  routing T_8_23.sp4_h_r_15 <X> T_8_23.lc_trk_g0_7
 (22 2)  (418 370)  (418 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_15 lc_trk_g0_7
 (23 2)  (419 370)  (419 370)  routing T_8_23.sp4_h_r_15 <X> T_8_23.lc_trk_g0_7
 (24 2)  (420 370)  (420 370)  routing T_8_23.sp4_h_r_15 <X> T_8_23.lc_trk_g0_7
 (27 2)  (423 370)  (423 370)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/WDATA_14
 (28 2)  (424 370)  (424 370)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/WDATA_14
 (29 2)  (425 370)  (425 370)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_14
 (30 2)  (426 370)  (426 370)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/WDATA_14
 (40 2)  (436 370)  (436 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_19
 (0 3)  (396 371)  (396 371)  routing T_8_23.glb_netwk_5 <X> T_8_23.wire_bram/ram/RCLK
 (4 3)  (400 371)  (400 371)  routing T_8_23.sp4_h_r_9 <X> T_8_23.sp4_h_l_37
 (14 3)  (410 371)  (410 371)  routing T_8_23.bnr_op_4 <X> T_8_23.lc_trk_g0_4
 (17 3)  (413 371)  (413 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (37 3)  (433 371)  (433 371)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_14 sp4_h_r_18
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_b_0 <X> T_8_23.sp12_h_r_0
 (4 4)  (400 372)  (400 372)  routing T_8_23.sp4_v_t_42 <X> T_8_23.sp4_v_b_3
 (6 4)  (402 372)  (402 372)  routing T_8_23.sp4_v_t_42 <X> T_8_23.sp4_v_b_3
 (12 4)  (408 372)  (408 372)  routing T_8_23.sp4_v_t_40 <X> T_8_23.sp4_h_r_5
 (29 4)  (425 372)  (425 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_13
 (30 4)  (426 372)  (426 372)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.wire_bram/ram/WDATA_13
 (3 5)  (399 373)  (399 373)  routing T_8_23.sp12_v_b_0 <X> T_8_23.sp12_h_r_0
 (9 5)  (405 373)  (405 373)  routing T_8_23.sp4_v_t_45 <X> T_8_23.sp4_v_b_4
 (10 5)  (406 373)  (406 373)  routing T_8_23.sp4_v_t_45 <X> T_8_23.sp4_v_b_4
 (30 5)  (426 373)  (426 373)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.wire_bram/ram/WDATA_13
 (40 5)  (436 373)  (436 373)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (4 6)  (400 374)  (400 374)  routing T_8_23.sp4_v_b_7 <X> T_8_23.sp4_v_t_38
 (6 6)  (402 374)  (402 374)  routing T_8_23.sp4_v_b_7 <X> T_8_23.sp4_v_t_38
 (17 6)  (413 374)  (413 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (414 374)  (414 374)  routing T_8_23.bnr_op_5 <X> T_8_23.lc_trk_g1_5
 (25 6)  (421 374)  (421 374)  routing T_8_23.bnr_op_6 <X> T_8_23.lc_trk_g1_6
 (27 6)  (423 374)  (423 374)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_bram/ram/WDATA_12
 (28 6)  (424 374)  (424 374)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_bram/ram/WDATA_12
 (29 6)  (425 374)  (425 374)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_7 wire_bram/ram/WDATA_12
 (30 6)  (426 374)  (426 374)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_bram/ram/WDATA_12
 (3 7)  (399 375)  (399 375)  routing T_8_23.sp12_h_l_23 <X> T_8_23.sp12_v_t_23
 (18 7)  (414 375)  (414 375)  routing T_8_23.bnr_op_5 <X> T_8_23.lc_trk_g1_5
 (22 7)  (418 375)  (418 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (421 375)  (421 375)  routing T_8_23.bnr_op_6 <X> T_8_23.lc_trk_g1_6
 (30 7)  (426 375)  (426 375)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_bram/ram/WDATA_12
 (41 7)  (437 375)  (437 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_bram/ram/RDATA_12 sp4_r_v_b_7
 (10 8)  (406 376)  (406 376)  routing T_8_23.sp4_v_t_39 <X> T_8_23.sp4_h_r_7
 (16 8)  (412 376)  (412 376)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g2_1
 (17 8)  (413 376)  (413 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (414 376)  (414 376)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g2_1
 (22 8)  (418 376)  (418 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (419 376)  (419 376)  routing T_8_23.sp4_v_b_43 <X> T_8_23.lc_trk_g2_3
 (24 8)  (420 376)  (420 376)  routing T_8_23.sp4_v_b_43 <X> T_8_23.lc_trk_g2_3
 (28 8)  (424 376)  (424 376)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (435 376)  (435 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (11 9)  (407 377)  (407 377)  routing T_8_23.sp4_h_l_37 <X> T_8_23.sp4_h_r_8
 (13 9)  (409 377)  (409 377)  routing T_8_23.sp4_h_l_37 <X> T_8_23.sp4_h_r_8
 (18 9)  (414 377)  (414 377)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g2_1
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (4 10)  (400 378)  (400 378)  routing T_8_23.sp4_v_b_6 <X> T_8_23.sp4_v_t_43
 (14 10)  (410 378)  (410 378)  routing T_8_23.sp4_h_r_36 <X> T_8_23.lc_trk_g2_4
 (27 10)  (423 378)  (423 378)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/WDATA_10
 (29 10)  (425 378)  (425 378)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_5 wire_bram/ram/WDATA_10
 (30 10)  (426 378)  (426 378)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/WDATA_10
 (15 11)  (411 379)  (411 379)  routing T_8_23.sp4_h_r_36 <X> T_8_23.lc_trk_g2_4
 (16 11)  (412 379)  (412 379)  routing T_8_23.sp4_h_r_36 <X> T_8_23.lc_trk_g2_4
 (17 11)  (413 379)  (413 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (37 11)  (433 379)  (433 379)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_10 sp4_h_l_15
 (12 12)  (408 380)  (408 380)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_h_r_11
 (28 12)  (424 380)  (424 380)  routing T_8_23.lc_trk_g2_1 <X> T_8_23.wire_bram/ram/WDATA_9
 (29 12)  (425 380)  (425 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (39 12)  (435 380)  (435 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (4 13)  (400 381)  (400 381)  routing T_8_23.sp4_v_t_41 <X> T_8_23.sp4_h_r_9
 (11 13)  (407 381)  (407 381)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_h_r_11
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (11 14)  (407 382)  (407 382)  routing T_8_23.sp4_h_l_43 <X> T_8_23.sp4_v_t_46
 (16 14)  (412 382)  (412 382)  routing T_8_23.sp4_v_t_24 <X> T_8_23.lc_trk_g3_5
 (17 14)  (413 382)  (413 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (414 382)  (414 382)  routing T_8_23.sp4_v_t_24 <X> T_8_23.lc_trk_g3_5
 (22 14)  (418 382)  (418 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_34 lc_trk_g3_7
 (23 14)  (419 382)  (419 382)  routing T_8_23.sp4_v_t_34 <X> T_8_23.lc_trk_g3_7
 (24 14)  (420 382)  (420 382)  routing T_8_23.sp4_v_t_34 <X> T_8_23.lc_trk_g3_7
 (29 14)  (425 382)  (425 382)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_8
 (30 14)  (426 382)  (426 382)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.wire_bram/ram/WDATA_8
 (38 14)  (434 382)  (434 382)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_8 sp4_v_t_19
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (18 15)  (414 383)  (414 383)  routing T_8_23.sp4_v_t_24 <X> T_8_23.lc_trk_g3_5


LogicTile_9_23

 (14 0)  (452 368)  (452 368)  routing T_9_23.sp4_h_r_8 <X> T_9_23.lc_trk_g0_0
 (15 0)  (453 368)  (453 368)  routing T_9_23.top_op_1 <X> T_9_23.lc_trk_g0_1
 (17 0)  (455 368)  (455 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (460 368)  (460 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (463 368)  (463 368)  routing T_9_23.sp4_h_r_10 <X> T_9_23.lc_trk_g0_2
 (26 0)  (464 368)  (464 368)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 368)  (472 368)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (41 0)  (479 368)  (479 368)  LC_0 Logic Functioning bit
 (43 0)  (481 368)  (481 368)  LC_0 Logic Functioning bit
 (15 1)  (453 369)  (453 369)  routing T_9_23.sp4_h_r_8 <X> T_9_23.lc_trk_g0_0
 (16 1)  (454 369)  (454 369)  routing T_9_23.sp4_h_r_8 <X> T_9_23.lc_trk_g0_0
 (17 1)  (455 369)  (455 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (456 369)  (456 369)  routing T_9_23.top_op_1 <X> T_9_23.lc_trk_g0_1
 (22 1)  (460 369)  (460 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 369)  (461 369)  routing T_9_23.sp4_h_r_10 <X> T_9_23.lc_trk_g0_2
 (24 1)  (462 369)  (462 369)  routing T_9_23.sp4_h_r_10 <X> T_9_23.lc_trk_g0_2
 (29 1)  (467 369)  (467 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 369)  (469 369)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (1 2)  (439 370)  (439 370)  routing T_9_23.glb_netwk_5 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 370)  (468 370)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 370)  (472 370)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (37 2)  (475 370)  (475 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (39 2)  (477 370)  (477 370)  LC_1 Logic Functioning bit
 (41 2)  (479 370)  (479 370)  LC_1 Logic Functioning bit
 (42 2)  (480 370)  (480 370)  LC_1 Logic Functioning bit
 (43 2)  (481 370)  (481 370)  LC_1 Logic Functioning bit
 (45 2)  (483 370)  (483 370)  LC_1 Logic Functioning bit
 (50 2)  (488 370)  (488 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 371)  (438 371)  routing T_9_23.glb_netwk_5 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (10 3)  (448 371)  (448 371)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_t_36
 (14 3)  (452 371)  (452 371)  routing T_9_23.sp4_r_v_b_28 <X> T_9_23.lc_trk_g0_4
 (17 3)  (455 371)  (455 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (464 371)  (464 371)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 371)  (466 371)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 371)  (467 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 371)  (469 371)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 371)  (474 371)  LC_1 Logic Functioning bit
 (37 3)  (475 371)  (475 371)  LC_1 Logic Functioning bit
 (38 3)  (476 371)  (476 371)  LC_1 Logic Functioning bit
 (39 3)  (477 371)  (477 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (45 3)  (483 371)  (483 371)  LC_1 Logic Functioning bit
 (53 3)  (491 371)  (491 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (438 372)  (438 372)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_7/cen
 (1 4)  (439 372)  (439 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (442 372)  (442 372)  routing T_9_23.sp4_v_t_38 <X> T_9_23.sp4_v_b_3
 (9 4)  (447 372)  (447 372)  routing T_9_23.sp4_v_t_41 <X> T_9_23.sp4_h_r_4
 (15 4)  (453 372)  (453 372)  routing T_9_23.bot_op_1 <X> T_9_23.lc_trk_g1_1
 (17 4)  (455 372)  (455 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (459 372)  (459 372)  routing T_9_23.sp4_h_r_11 <X> T_9_23.lc_trk_g1_3
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 372)  (461 372)  routing T_9_23.sp4_h_r_11 <X> T_9_23.lc_trk_g1_3
 (24 4)  (462 372)  (462 372)  routing T_9_23.sp4_h_r_11 <X> T_9_23.lc_trk_g1_3
 (28 4)  (466 372)  (466 372)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 372)  (471 372)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 372)  (473 372)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_2
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (38 4)  (476 372)  (476 372)  LC_2 Logic Functioning bit
 (41 4)  (479 372)  (479 372)  LC_2 Logic Functioning bit
 (43 4)  (481 372)  (481 372)  LC_2 Logic Functioning bit
 (45 4)  (483 372)  (483 372)  LC_2 Logic Functioning bit
 (52 4)  (490 372)  (490 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (439 373)  (439 373)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_7/cen
 (9 5)  (447 373)  (447 373)  routing T_9_23.sp4_v_t_45 <X> T_9_23.sp4_v_b_4
 (10 5)  (448 373)  (448 373)  routing T_9_23.sp4_v_t_45 <X> T_9_23.sp4_v_b_4
 (13 5)  (451 373)  (451 373)  routing T_9_23.sp4_v_t_37 <X> T_9_23.sp4_h_r_5
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 373)  (463 373)  routing T_9_23.sp4_r_v_b_26 <X> T_9_23.lc_trk_g1_2
 (26 5)  (464 373)  (464 373)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 373)  (465 373)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 373)  (466 373)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 373)  (467 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 373)  (469 373)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 373)  (470 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (471 373)  (471 373)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_2
 (34 5)  (472 373)  (472 373)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_2
 (35 5)  (473 373)  (473 373)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_2
 (36 5)  (474 373)  (474 373)  LC_2 Logic Functioning bit
 (37 5)  (475 373)  (475 373)  LC_2 Logic Functioning bit
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (39 5)  (477 373)  (477 373)  LC_2 Logic Functioning bit
 (40 5)  (478 373)  (478 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (42 5)  (480 373)  (480 373)  LC_2 Logic Functioning bit
 (43 5)  (481 373)  (481 373)  LC_2 Logic Functioning bit
 (45 5)  (483 373)  (483 373)  LC_2 Logic Functioning bit
 (14 6)  (452 374)  (452 374)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (15 6)  (453 374)  (453 374)  routing T_9_23.sp4_h_r_21 <X> T_9_23.lc_trk_g1_5
 (16 6)  (454 374)  (454 374)  routing T_9_23.sp4_h_r_21 <X> T_9_23.lc_trk_g1_5
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 374)  (456 374)  routing T_9_23.sp4_h_r_21 <X> T_9_23.lc_trk_g1_5
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 374)  (472 374)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 374)  (473 374)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.input_2_3
 (42 6)  (480 374)  (480 374)  LC_3 Logic Functioning bit
 (11 7)  (449 375)  (449 375)  routing T_9_23.sp4_h_r_9 <X> T_9_23.sp4_h_l_40
 (13 7)  (451 375)  (451 375)  routing T_9_23.sp4_h_r_9 <X> T_9_23.sp4_h_l_40
 (15 7)  (453 375)  (453 375)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (16 7)  (454 375)  (454 375)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (17 7)  (455 375)  (455 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (456 375)  (456 375)  routing T_9_23.sp4_h_r_21 <X> T_9_23.lc_trk_g1_5
 (26 7)  (464 375)  (464 375)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 375)  (465 375)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 375)  (467 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 375)  (470 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (472 375)  (472 375)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.input_2_3
 (43 7)  (481 375)  (481 375)  LC_3 Logic Functioning bit
 (48 7)  (486 375)  (486 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (489 375)  (489 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 8)  (451 376)  (451 376)  routing T_9_23.sp4_v_t_45 <X> T_9_23.sp4_v_b_8
 (15 8)  (453 376)  (453 376)  routing T_9_23.sp4_h_r_25 <X> T_9_23.lc_trk_g2_1
 (16 8)  (454 376)  (454 376)  routing T_9_23.sp4_h_r_25 <X> T_9_23.lc_trk_g2_1
 (17 8)  (455 376)  (455 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (460 376)  (460 376)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 376)  (462 376)  routing T_9_23.tnr_op_3 <X> T_9_23.lc_trk_g2_3
 (25 8)  (463 376)  (463 376)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g2_2
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 376)  (472 376)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (51 8)  (489 376)  (489 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (456 377)  (456 377)  routing T_9_23.sp4_h_r_25 <X> T_9_23.lc_trk_g2_1
 (22 9)  (460 377)  (460 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 377)  (461 377)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g2_2
 (24 9)  (462 377)  (462 377)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g2_2
 (25 9)  (463 377)  (463 377)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g2_2
 (27 9)  (465 377)  (465 377)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 377)  (467 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 377)  (468 377)  routing T_9_23.lc_trk_g0_3 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 377)  (469 377)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (41 9)  (479 377)  (479 377)  LC_4 Logic Functioning bit
 (43 9)  (481 377)  (481 377)  LC_4 Logic Functioning bit
 (51 9)  (489 377)  (489 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (442 378)  (442 378)  routing T_9_23.sp4_v_b_10 <X> T_9_23.sp4_v_t_43
 (6 10)  (444 378)  (444 378)  routing T_9_23.sp4_v_b_10 <X> T_9_23.sp4_v_t_43
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 378)  (472 378)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (26 11)  (464 379)  (464 379)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 379)  (465 379)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 379)  (468 379)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (48 11)  (486 379)  (486 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (3 12)  (441 380)  (441 380)  routing T_9_23.sp12_v_t_22 <X> T_9_23.sp12_h_r_1
 (11 12)  (449 380)  (449 380)  routing T_9_23.sp4_h_r_6 <X> T_9_23.sp4_v_b_11
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 380)  (461 380)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (24 12)  (462 380)  (462 380)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (25 12)  (463 380)  (463 380)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g3_2
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 380)  (466 380)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 380)  (472 380)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (21 13)  (459 381)  (459 381)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (462 381)  (462 381)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g3_2
 (25 13)  (463 381)  (463 381)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g3_2
 (27 13)  (465 381)  (465 381)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 381)  (467 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 381)  (468 381)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 381)  (469 381)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (41 13)  (479 381)  (479 381)  LC_6 Logic Functioning bit
 (43 13)  (481 381)  (481 381)  LC_6 Logic Functioning bit
 (48 13)  (486 381)  (486 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (489 381)  (489 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (438 382)  (438 382)  routing T_9_23.glb_netwk_4 <X> T_9_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 382)  (439 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (442 382)  (442 382)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_44
 (5 14)  (443 382)  (443 382)  routing T_9_23.sp4_v_b_9 <X> T_9_23.sp4_h_l_44
 (6 14)  (444 382)  (444 382)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_44
 (21 14)  (459 382)  (459 382)  routing T_9_23.sp4_v_t_26 <X> T_9_23.lc_trk_g3_7
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 382)  (461 382)  routing T_9_23.sp4_v_t_26 <X> T_9_23.lc_trk_g3_7
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 382)  (472 382)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (21 15)  (459 383)  (459 383)  routing T_9_23.sp4_v_t_26 <X> T_9_23.lc_trk_g3_7
 (26 15)  (464 383)  (464 383)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 383)  (465 383)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 383)  (467 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (41 15)  (479 383)  (479 383)  LC_7 Logic Functioning bit
 (43 15)  (481 383)  (481 383)  LC_7 Logic Functioning bit
 (48 15)  (486 383)  (486 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_23

 (3 0)  (495 368)  (495 368)  routing T_10_23.sp12_v_t_23 <X> T_10_23.sp12_v_b_0
 (15 0)  (507 368)  (507 368)  routing T_10_23.sp4_h_r_9 <X> T_10_23.lc_trk_g0_1
 (16 0)  (508 368)  (508 368)  routing T_10_23.sp4_h_r_9 <X> T_10_23.lc_trk_g0_1
 (17 0)  (509 368)  (509 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (510 368)  (510 368)  routing T_10_23.sp4_h_r_9 <X> T_10_23.lc_trk_g0_1
 (22 0)  (514 368)  (514 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 368)  (516 368)  routing T_10_23.top_op_3 <X> T_10_23.lc_trk_g0_3
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 368)  (520 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 368)  (522 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 368)  (525 368)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (15 1)  (507 369)  (507 369)  routing T_10_23.sp4_v_t_5 <X> T_10_23.lc_trk_g0_0
 (16 1)  (508 369)  (508 369)  routing T_10_23.sp4_v_t_5 <X> T_10_23.lc_trk_g0_0
 (17 1)  (509 369)  (509 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (513 369)  (513 369)  routing T_10_23.top_op_3 <X> T_10_23.lc_trk_g0_3
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 369)  (523 369)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_5 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (505 370)  (505 370)  routing T_10_23.sp4_h_r_2 <X> T_10_23.sp4_v_t_39
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 370)  (522 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 370)  (526 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (42 2)  (534 370)  (534 370)  LC_1 Logic Functioning bit
 (43 2)  (535 370)  (535 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (47 2)  (539 370)  (539 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (542 370)  (542 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 371)  (492 371)  routing T_10_23.glb_netwk_5 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (9 3)  (501 371)  (501 371)  routing T_10_23.sp4_v_b_5 <X> T_10_23.sp4_v_t_36
 (10 3)  (502 371)  (502 371)  routing T_10_23.sp4_v_b_5 <X> T_10_23.sp4_v_t_36
 (12 3)  (504 371)  (504 371)  routing T_10_23.sp4_h_r_2 <X> T_10_23.sp4_v_t_39
 (15 3)  (507 371)  (507 371)  routing T_10_23.sp4_v_t_9 <X> T_10_23.lc_trk_g0_4
 (16 3)  (508 371)  (508 371)  routing T_10_23.sp4_v_t_9 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 371)  (519 371)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 371)  (520 371)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (40 3)  (532 371)  (532 371)  LC_1 Logic Functioning bit
 (42 3)  (534 371)  (534 371)  LC_1 Logic Functioning bit
 (43 3)  (535 371)  (535 371)  LC_1 Logic Functioning bit
 (45 3)  (537 371)  (537 371)  LC_1 Logic Functioning bit
 (48 3)  (540 371)  (540 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (492 372)  (492 372)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (1 4)  (493 372)  (493 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (12 4)  (504 372)  (504 372)  routing T_10_23.sp4_h_l_39 <X> T_10_23.sp4_h_r_5
 (14 4)  (506 372)  (506 372)  routing T_10_23.lft_op_0 <X> T_10_23.lc_trk_g1_0
 (15 4)  (507 372)  (507 372)  routing T_10_23.sp4_v_b_17 <X> T_10_23.lc_trk_g1_1
 (16 4)  (508 372)  (508 372)  routing T_10_23.sp4_v_b_17 <X> T_10_23.lc_trk_g1_1
 (17 4)  (509 372)  (509 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (519 372)  (519 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 372)  (520 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 372)  (525 372)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (38 4)  (530 372)  (530 372)  LC_2 Logic Functioning bit
 (43 4)  (535 372)  (535 372)  LC_2 Logic Functioning bit
 (0 5)  (492 373)  (492 373)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (13 5)  (505 373)  (505 373)  routing T_10_23.sp4_h_l_39 <X> T_10_23.sp4_h_r_5
 (15 5)  (507 373)  (507 373)  routing T_10_23.lft_op_0 <X> T_10_23.lc_trk_g1_0
 (17 5)  (509 373)  (509 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (519 373)  (519 373)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 373)  (524 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 373)  (525 373)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_2
 (34 5)  (526 373)  (526 373)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_2
 (35 5)  (527 373)  (527 373)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_2
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (37 5)  (529 373)  (529 373)  LC_2 Logic Functioning bit
 (38 5)  (530 373)  (530 373)  LC_2 Logic Functioning bit
 (42 5)  (534 373)  (534 373)  LC_2 Logic Functioning bit
 (4 6)  (496 374)  (496 374)  routing T_10_23.sp4_v_b_7 <X> T_10_23.sp4_v_t_38
 (6 6)  (498 374)  (498 374)  routing T_10_23.sp4_v_b_7 <X> T_10_23.sp4_v_t_38
 (14 6)  (506 374)  (506 374)  routing T_10_23.sp12_h_l_3 <X> T_10_23.lc_trk_g1_4
 (21 6)  (513 374)  (513 374)  routing T_10_23.bnr_op_7 <X> T_10_23.lc_trk_g1_7
 (22 6)  (514 374)  (514 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (518 374)  (518 374)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 374)  (520 374)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 374)  (522 374)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 374)  (523 374)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (42 6)  (534 374)  (534 374)  LC_3 Logic Functioning bit
 (43 6)  (535 374)  (535 374)  LC_3 Logic Functioning bit
 (46 6)  (538 374)  (538 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (506 375)  (506 375)  routing T_10_23.sp12_h_l_3 <X> T_10_23.lc_trk_g1_4
 (15 7)  (507 375)  (507 375)  routing T_10_23.sp12_h_l_3 <X> T_10_23.lc_trk_g1_4
 (17 7)  (509 375)  (509 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (513 375)  (513 375)  routing T_10_23.bnr_op_7 <X> T_10_23.lc_trk_g1_7
 (27 7)  (519 375)  (519 375)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 375)  (524 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (42 7)  (534 375)  (534 375)  LC_3 Logic Functioning bit
 (43 7)  (535 375)  (535 375)  LC_3 Logic Functioning bit
 (12 8)  (504 376)  (504 376)  routing T_10_23.sp4_v_t_45 <X> T_10_23.sp4_h_r_8
 (16 8)  (508 376)  (508 376)  routing T_10_23.sp4_v_b_33 <X> T_10_23.lc_trk_g2_1
 (17 8)  (509 376)  (509 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 376)  (510 376)  routing T_10_23.sp4_v_b_33 <X> T_10_23.lc_trk_g2_1
 (21 8)  (513 376)  (513 376)  routing T_10_23.wire_logic_cluster/lc_3/out <X> T_10_23.lc_trk_g2_3
 (22 8)  (514 376)  (514 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 376)  (526 376)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (38 8)  (530 376)  (530 376)  LC_4 Logic Functioning bit
 (39 8)  (531 376)  (531 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (42 8)  (534 376)  (534 376)  LC_4 Logic Functioning bit
 (43 8)  (535 376)  (535 376)  LC_4 Logic Functioning bit
 (46 8)  (538 376)  (538 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (542 376)  (542 376)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (510 377)  (510 377)  routing T_10_23.sp4_v_b_33 <X> T_10_23.lc_trk_g2_1
 (27 9)  (519 377)  (519 377)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 377)  (520 377)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 377)  (522 377)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 377)  (528 377)  LC_4 Logic Functioning bit
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (38 9)  (530 377)  (530 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (42 9)  (534 377)  (534 377)  LC_4 Logic Functioning bit
 (43 9)  (535 377)  (535 377)  LC_4 Logic Functioning bit
 (4 10)  (496 378)  (496 378)  routing T_10_23.sp4_v_b_6 <X> T_10_23.sp4_v_t_43
 (8 10)  (500 378)  (500 378)  routing T_10_23.sp4_h_r_11 <X> T_10_23.sp4_h_l_42
 (10 10)  (502 378)  (502 378)  routing T_10_23.sp4_h_r_11 <X> T_10_23.sp4_h_l_42
 (31 10)  (523 378)  (523 378)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 378)  (526 378)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 378)  (530 378)  LC_5 Logic Functioning bit
 (39 10)  (531 378)  (531 378)  LC_5 Logic Functioning bit
 (42 10)  (534 378)  (534 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (50 10)  (542 378)  (542 378)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (507 379)  (507 379)  routing T_10_23.sp4_v_t_33 <X> T_10_23.lc_trk_g2_4
 (16 11)  (508 379)  (508 379)  routing T_10_23.sp4_v_t_33 <X> T_10_23.lc_trk_g2_4
 (17 11)  (509 379)  (509 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (31 11)  (523 379)  (523 379)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (38 11)  (530 379)  (530 379)  LC_5 Logic Functioning bit
 (39 11)  (531 379)  (531 379)  LC_5 Logic Functioning bit
 (42 11)  (534 379)  (534 379)  LC_5 Logic Functioning bit
 (43 11)  (535 379)  (535 379)  LC_5 Logic Functioning bit
 (3 12)  (495 380)  (495 380)  routing T_10_23.sp12_v_t_22 <X> T_10_23.sp12_h_r_1
 (8 12)  (500 380)  (500 380)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_h_r_10
 (9 12)  (501 380)  (501 380)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_h_r_10
 (10 12)  (502 380)  (502 380)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_h_r_10
 (15 12)  (507 380)  (507 380)  routing T_10_23.sp4_h_r_33 <X> T_10_23.lc_trk_g3_1
 (16 12)  (508 380)  (508 380)  routing T_10_23.sp4_h_r_33 <X> T_10_23.lc_trk_g3_1
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.sp4_h_r_33 <X> T_10_23.lc_trk_g3_1
 (21 12)  (513 380)  (513 380)  routing T_10_23.sp4_v_t_14 <X> T_10_23.lc_trk_g3_3
 (22 12)  (514 380)  (514 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 380)  (515 380)  routing T_10_23.sp4_v_t_14 <X> T_10_23.lc_trk_g3_3
 (25 12)  (517 380)  (517 380)  routing T_10_23.wire_logic_cluster/lc_2/out <X> T_10_23.lc_trk_g3_2
 (4 13)  (496 381)  (496 381)  routing T_10_23.sp4_h_l_36 <X> T_10_23.sp4_h_r_9
 (6 13)  (498 381)  (498 381)  routing T_10_23.sp4_h_l_36 <X> T_10_23.sp4_h_r_9
 (14 13)  (506 381)  (506 381)  routing T_10_23.sp4_r_v_b_40 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 381)  (514 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (492 382)  (492 382)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 382)  (493 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (497 382)  (497 382)  routing T_10_23.sp4_v_b_9 <X> T_10_23.sp4_h_l_44
 (12 14)  (504 382)  (504 382)  routing T_10_23.sp4_v_b_11 <X> T_10_23.sp4_h_l_46
 (14 14)  (506 382)  (506 382)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g3_4
 (16 14)  (508 382)  (508 382)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5
 (17 14)  (509 382)  (509 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 382)  (510 382)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5
 (0 15)  (492 383)  (492 383)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/s_r
 (14 15)  (506 383)  (506 383)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g3_4
 (16 15)  (508 383)  (508 383)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g3_4
 (17 15)  (509 383)  (509 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (510 383)  (510 383)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5


LogicTile_11_23

 (14 0)  (560 368)  (560 368)  routing T_11_23.sp4_v_b_0 <X> T_11_23.lc_trk_g0_0
 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 368)  (577 368)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 368)  (581 368)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.input_2_0
 (37 0)  (583 368)  (583 368)  LC_0 Logic Functioning bit
 (45 0)  (591 368)  (591 368)  LC_0 Logic Functioning bit
 (53 0)  (599 368)  (599 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (16 1)  (562 369)  (562 369)  routing T_11_23.sp4_v_b_0 <X> T_11_23.lc_trk_g0_0
 (17 1)  (563 369)  (563 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (27 1)  (573 369)  (573 369)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 369)  (576 369)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 369)  (578 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 369)  (581 369)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.input_2_0
 (37 1)  (583 369)  (583 369)  LC_0 Logic Functioning bit
 (39 1)  (585 369)  (585 369)  LC_0 Logic Functioning bit
 (40 1)  (586 369)  (586 369)  LC_0 Logic Functioning bit
 (45 1)  (591 369)  (591 369)  LC_0 Logic Functioning bit
 (46 1)  (592 369)  (592 369)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (593 369)  (593 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_5 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (550 370)  (550 370)  routing T_11_23.sp4_v_b_0 <X> T_11_23.sp4_v_t_37
 (15 2)  (561 370)  (561 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (16 2)  (562 370)  (562 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (17 2)  (563 370)  (563 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 370)  (564 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (21 2)  (567 370)  (567 370)  routing T_11_23.wire_logic_cluster/lc_7/out <X> T_11_23.lc_trk_g0_7
 (22 2)  (568 370)  (568 370)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (571 370)  (571 370)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g0_6
 (26 2)  (572 370)  (572 370)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 370)  (574 370)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 370)  (576 370)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 370)  (577 370)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 370)  (581 370)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.input_2_1
 (37 2)  (583 370)  (583 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (40 2)  (586 370)  (586 370)  LC_1 Logic Functioning bit
 (42 2)  (588 370)  (588 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (0 3)  (546 371)  (546 371)  routing T_11_23.glb_netwk_5 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (3 3)  (549 371)  (549 371)  routing T_11_23.sp12_v_b_0 <X> T_11_23.sp12_h_l_23
 (18 3)  (564 371)  (564 371)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 371)  (569 371)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g0_6
 (25 3)  (571 371)  (571 371)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g0_6
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 371)  (578 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 371)  (579 371)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.input_2_1
 (43 3)  (589 371)  (589 371)  LC_1 Logic Functioning bit
 (0 4)  (546 372)  (546 372)  routing T_11_23.glb_netwk_7 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (17 4)  (563 372)  (563 372)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 372)  (564 372)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g1_1
 (21 4)  (567 372)  (567 372)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g1_3
 (22 4)  (568 372)  (568 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (577 372)  (577 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 372)  (579 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 372)  (580 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 372)  (584 372)  LC_2 Logic Functioning bit
 (39 4)  (585 372)  (585 372)  LC_2 Logic Functioning bit
 (42 4)  (588 372)  (588 372)  LC_2 Logic Functioning bit
 (43 4)  (589 372)  (589 372)  LC_2 Logic Functioning bit
 (50 4)  (596 372)  (596 372)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 373)  (546 373)  routing T_11_23.glb_netwk_7 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (15 5)  (561 373)  (561 373)  routing T_11_23.sp4_v_t_5 <X> T_11_23.lc_trk_g1_0
 (16 5)  (562 373)  (562 373)  routing T_11_23.sp4_v_t_5 <X> T_11_23.lc_trk_g1_0
 (17 5)  (563 373)  (563 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 5)  (577 373)  (577 373)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (38 5)  (584 373)  (584 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (42 5)  (588 373)  (588 373)  LC_2 Logic Functioning bit
 (43 5)  (589 373)  (589 373)  LC_2 Logic Functioning bit
 (5 6)  (551 374)  (551 374)  routing T_11_23.sp4_v_t_38 <X> T_11_23.sp4_h_l_38
 (10 6)  (556 374)  (556 374)  routing T_11_23.sp4_v_b_11 <X> T_11_23.sp4_h_l_41
 (14 6)  (560 374)  (560 374)  routing T_11_23.sp4_v_b_4 <X> T_11_23.lc_trk_g1_4
 (15 6)  (561 374)  (561 374)  routing T_11_23.sp4_v_b_21 <X> T_11_23.lc_trk_g1_5
 (16 6)  (562 374)  (562 374)  routing T_11_23.sp4_v_b_21 <X> T_11_23.lc_trk_g1_5
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (19 6)  (565 374)  (565 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (572 374)  (572 374)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 374)  (580 374)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (37 6)  (583 374)  (583 374)  LC_3 Logic Functioning bit
 (39 6)  (585 374)  (585 374)  LC_3 Logic Functioning bit
 (43 6)  (589 374)  (589 374)  LC_3 Logic Functioning bit
 (50 6)  (596 374)  (596 374)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (552 375)  (552 375)  routing T_11_23.sp4_v_t_38 <X> T_11_23.sp4_h_l_38
 (13 7)  (559 375)  (559 375)  routing T_11_23.sp4_v_b_0 <X> T_11_23.sp4_h_l_40
 (16 7)  (562 375)  (562 375)  routing T_11_23.sp4_v_b_4 <X> T_11_23.lc_trk_g1_4
 (17 7)  (563 375)  (563 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (572 375)  (572 375)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (38 7)  (584 375)  (584 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (22 8)  (568 376)  (568 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (569 376)  (569 376)  routing T_11_23.sp12_v_b_11 <X> T_11_23.lc_trk_g2_3
 (27 8)  (573 376)  (573 376)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 376)  (579 376)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (42 8)  (588 376)  (588 376)  LC_4 Logic Functioning bit
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (46 8)  (592 376)  (592 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 376)  (596 376)  Cascade bit: LH_LC04_inmux02_5

 (31 9)  (577 377)  (577 377)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (38 9)  (584 377)  (584 377)  LC_4 Logic Functioning bit
 (39 9)  (585 377)  (585 377)  LC_4 Logic Functioning bit
 (42 9)  (588 377)  (588 377)  LC_4 Logic Functioning bit
 (43 9)  (589 377)  (589 377)  LC_4 Logic Functioning bit
 (3 10)  (549 378)  (549 378)  routing T_11_23.sp12_v_t_22 <X> T_11_23.sp12_h_l_22
 (4 10)  (550 378)  (550 378)  routing T_11_23.sp4_h_r_6 <X> T_11_23.sp4_v_t_43
 (15 10)  (561 378)  (561 378)  routing T_11_23.sp4_h_l_16 <X> T_11_23.lc_trk_g2_5
 (16 10)  (562 378)  (562 378)  routing T_11_23.sp4_h_l_16 <X> T_11_23.lc_trk_g2_5
 (17 10)  (563 378)  (563 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (567 378)  (567 378)  routing T_11_23.sp4_v_t_26 <X> T_11_23.lc_trk_g2_7
 (22 10)  (568 378)  (568 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 378)  (569 378)  routing T_11_23.sp4_v_t_26 <X> T_11_23.lc_trk_g2_7
 (25 10)  (571 378)  (571 378)  routing T_11_23.sp4_h_r_46 <X> T_11_23.lc_trk_g2_6
 (27 10)  (573 378)  (573 378)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 378)  (580 378)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 378)  (583 378)  LC_5 Logic Functioning bit
 (39 10)  (585 378)  (585 378)  LC_5 Logic Functioning bit
 (41 10)  (587 378)  (587 378)  LC_5 Logic Functioning bit
 (43 10)  (589 378)  (589 378)  LC_5 Logic Functioning bit
 (5 11)  (551 379)  (551 379)  routing T_11_23.sp4_h_r_6 <X> T_11_23.sp4_v_t_43
 (18 11)  (564 379)  (564 379)  routing T_11_23.sp4_h_l_16 <X> T_11_23.lc_trk_g2_5
 (21 11)  (567 379)  (567 379)  routing T_11_23.sp4_v_t_26 <X> T_11_23.lc_trk_g2_7
 (22 11)  (568 379)  (568 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 379)  (569 379)  routing T_11_23.sp4_h_r_46 <X> T_11_23.lc_trk_g2_6
 (24 11)  (570 379)  (570 379)  routing T_11_23.sp4_h_r_46 <X> T_11_23.lc_trk_g2_6
 (25 11)  (571 379)  (571 379)  routing T_11_23.sp4_h_r_46 <X> T_11_23.lc_trk_g2_6
 (30 11)  (576 379)  (576 379)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (583 379)  (583 379)  LC_5 Logic Functioning bit
 (39 11)  (585 379)  (585 379)  LC_5 Logic Functioning bit
 (41 11)  (587 379)  (587 379)  LC_5 Logic Functioning bit
 (43 11)  (589 379)  (589 379)  LC_5 Logic Functioning bit
 (21 12)  (567 380)  (567 380)  routing T_11_23.sp4_v_t_14 <X> T_11_23.lc_trk_g3_3
 (22 12)  (568 380)  (568 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 380)  (569 380)  routing T_11_23.sp4_v_t_14 <X> T_11_23.lc_trk_g3_3
 (28 12)  (574 380)  (574 380)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 380)  (576 380)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 380)  (577 380)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 380)  (579 380)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 380)  (580 380)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (37 12)  (583 380)  (583 380)  LC_6 Logic Functioning bit
 (39 12)  (585 380)  (585 380)  LC_6 Logic Functioning bit
 (43 12)  (589 380)  (589 380)  LC_6 Logic Functioning bit
 (50 12)  (596 380)  (596 380)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (572 381)  (572 381)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 381)  (573 381)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 381)  (574 381)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 381)  (576 381)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 381)  (577 381)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (39 13)  (585 381)  (585 381)  LC_6 Logic Functioning bit
 (0 14)  (546 382)  (546 382)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (550 382)  (550 382)  routing T_11_23.sp4_h_r_3 <X> T_11_23.sp4_v_t_44
 (6 14)  (552 382)  (552 382)  routing T_11_23.sp4_h_r_3 <X> T_11_23.sp4_v_t_44
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (571 382)  (571 382)  routing T_11_23.wire_logic_cluster/lc_6/out <X> T_11_23.lc_trk_g3_6
 (28 14)  (574 382)  (574 382)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 382)  (575 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 382)  (576 382)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 382)  (579 382)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 382)  (580 382)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 382)  (583 382)  LC_7 Logic Functioning bit
 (39 14)  (585 382)  (585 382)  LC_7 Logic Functioning bit
 (47 14)  (593 382)  (593 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (597 382)  (597 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (546 383)  (546 383)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (4 15)  (550 383)  (550 383)  routing T_11_23.sp4_v_b_4 <X> T_11_23.sp4_h_l_44
 (5 15)  (551 383)  (551 383)  routing T_11_23.sp4_h_r_3 <X> T_11_23.sp4_v_t_44
 (10 15)  (556 383)  (556 383)  routing T_11_23.sp4_h_l_40 <X> T_11_23.sp4_v_t_47
 (18 15)  (564 383)  (564 383)  routing T_11_23.sp4_r_v_b_45 <X> T_11_23.lc_trk_g3_5
 (22 15)  (568 383)  (568 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (576 383)  (576 383)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 383)  (577 383)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 383)  (583 383)  LC_7 Logic Functioning bit
 (39 15)  (585 383)  (585 383)  LC_7 Logic Functioning bit
 (51 15)  (597 383)  (597 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (598 383)  (598 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_23

 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 368)  (623 368)  routing T_12_23.sp4_h_r_3 <X> T_12_23.lc_trk_g0_3
 (24 0)  (624 368)  (624 368)  routing T_12_23.sp4_h_r_3 <X> T_12_23.lc_trk_g0_3
 (35 0)  (635 368)  (635 368)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.input_2_0
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (41 0)  (641 368)  (641 368)  LC_0 Logic Functioning bit
 (42 0)  (642 368)  (642 368)  LC_0 Logic Functioning bit
 (4 1)  (604 369)  (604 369)  routing T_12_23.sp4_v_t_42 <X> T_12_23.sp4_h_r_0
 (14 1)  (614 369)  (614 369)  routing T_12_23.sp4_r_v_b_35 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (621 369)  (621 369)  routing T_12_23.sp4_h_r_3 <X> T_12_23.lc_trk_g0_3
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 369)  (627 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 369)  (634 369)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.input_2_0
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (39 1)  (639 369)  (639 369)  LC_0 Logic Functioning bit
 (40 1)  (640 369)  (640 369)  LC_0 Logic Functioning bit
 (43 1)  (643 369)  (643 369)  LC_0 Logic Functioning bit
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_5 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (608 370)  (608 370)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_h_l_36
 (9 2)  (609 370)  (609 370)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_h_l_36
 (15 2)  (615 370)  (615 370)  routing T_12_23.sp4_v_b_21 <X> T_12_23.lc_trk_g0_5
 (16 2)  (616 370)  (616 370)  routing T_12_23.sp4_v_b_21 <X> T_12_23.lc_trk_g0_5
 (17 2)  (617 370)  (617 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 370)  (631 370)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 370)  (633 370)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 370)  (636 370)  LC_1 Logic Functioning bit
 (41 2)  (641 370)  (641 370)  LC_1 Logic Functioning bit
 (43 2)  (643 370)  (643 370)  LC_1 Logic Functioning bit
 (50 2)  (650 370)  (650 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 371)  (600 371)  routing T_12_23.glb_netwk_5 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (28 3)  (628 371)  (628 371)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (37 3)  (637 371)  (637 371)  LC_1 Logic Functioning bit
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (40 3)  (640 371)  (640 371)  LC_1 Logic Functioning bit
 (42 3)  (642 371)  (642 371)  LC_1 Logic Functioning bit
 (0 4)  (600 372)  (600 372)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 4)  (601 372)  (601 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (605 372)  (605 372)  routing T_12_23.sp4_v_t_38 <X> T_12_23.sp4_h_r_3
 (12 4)  (612 372)  (612 372)  routing T_12_23.sp4_v_t_40 <X> T_12_23.sp4_h_r_5
 (14 4)  (614 372)  (614 372)  routing T_12_23.sp4_v_b_8 <X> T_12_23.lc_trk_g1_0
 (21 4)  (621 372)  (621 372)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 372)  (625 372)  routing T_12_23.sp4_v_b_2 <X> T_12_23.lc_trk_g1_2
 (27 4)  (627 372)  (627 372)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 372)  (628 372)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 372)  (634 372)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 372)  (637 372)  LC_2 Logic Functioning bit
 (39 4)  (639 372)  (639 372)  LC_2 Logic Functioning bit
 (0 5)  (600 373)  (600 373)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (14 5)  (614 373)  (614 373)  routing T_12_23.sp4_v_b_8 <X> T_12_23.lc_trk_g1_0
 (16 5)  (616 373)  (616 373)  routing T_12_23.sp4_v_b_8 <X> T_12_23.lc_trk_g1_0
 (17 5)  (617 373)  (617 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (622 373)  (622 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (623 373)  (623 373)  routing T_12_23.sp4_v_b_2 <X> T_12_23.lc_trk_g1_2
 (27 5)  (627 373)  (627 373)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 373)  (628 373)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 373)  (630 373)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 373)  (631 373)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (37 5)  (637 373)  (637 373)  LC_2 Logic Functioning bit
 (38 5)  (638 373)  (638 373)  LC_2 Logic Functioning bit
 (39 5)  (639 373)  (639 373)  LC_2 Logic Functioning bit
 (53 5)  (653 373)  (653 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 374)  (618 374)  routing T_12_23.wire_logic_cluster/lc_5/out <X> T_12_23.lc_trk_g1_5
 (21 6)  (621 374)  (621 374)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g1_7
 (22 6)  (622 374)  (622 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 374)  (624 374)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g1_7
 (27 6)  (627 374)  (627 374)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 374)  (628 374)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 374)  (630 374)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 374)  (633 374)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (39 6)  (639 374)  (639 374)  LC_3 Logic Functioning bit
 (40 6)  (640 374)  (640 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (43 6)  (643 374)  (643 374)  LC_3 Logic Functioning bit
 (50 6)  (650 374)  (650 374)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (626 375)  (626 375)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 375)  (631 375)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (40 7)  (640 375)  (640 375)  LC_3 Logic Functioning bit
 (4 8)  (604 376)  (604 376)  routing T_12_23.sp4_h_l_37 <X> T_12_23.sp4_v_b_6
 (6 8)  (606 376)  (606 376)  routing T_12_23.sp4_h_l_37 <X> T_12_23.sp4_v_b_6
 (17 8)  (617 376)  (617 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 376)  (618 376)  routing T_12_23.wire_logic_cluster/lc_1/out <X> T_12_23.lc_trk_g2_1
 (25 8)  (625 376)  (625 376)  routing T_12_23.sp4_h_r_34 <X> T_12_23.lc_trk_g2_2
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 376)  (633 376)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (39 8)  (639 376)  (639 376)  LC_4 Logic Functioning bit
 (42 8)  (642 376)  (642 376)  LC_4 Logic Functioning bit
 (43 8)  (643 376)  (643 376)  LC_4 Logic Functioning bit
 (50 8)  (650 376)  (650 376)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (605 377)  (605 377)  routing T_12_23.sp4_h_l_37 <X> T_12_23.sp4_v_b_6
 (22 9)  (622 377)  (622 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 377)  (623 377)  routing T_12_23.sp4_h_r_34 <X> T_12_23.lc_trk_g2_2
 (24 9)  (624 377)  (624 377)  routing T_12_23.sp4_h_r_34 <X> T_12_23.lc_trk_g2_2
 (38 9)  (638 377)  (638 377)  LC_4 Logic Functioning bit
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (42 9)  (642 377)  (642 377)  LC_4 Logic Functioning bit
 (43 9)  (643 377)  (643 377)  LC_4 Logic Functioning bit
 (27 10)  (627 378)  (627 378)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (37 10)  (637 378)  (637 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (50 10)  (650 378)  (650 378)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (617 379)  (617 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (622 379)  (622 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 379)  (623 379)  routing T_12_23.sp12_v_b_14 <X> T_12_23.lc_trk_g2_6
 (27 11)  (627 379)  (627 379)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 379)  (630 379)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (38 11)  (638 379)  (638 379)  LC_5 Logic Functioning bit
 (39 11)  (639 379)  (639 379)  LC_5 Logic Functioning bit
 (4 12)  (604 380)  (604 380)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_v_b_9
 (6 12)  (606 380)  (606 380)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_v_b_9
 (9 12)  (609 380)  (609 380)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_h_r_10
 (10 12)  (610 380)  (610 380)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_h_r_10
 (11 12)  (611 380)  (611 380)  routing T_12_23.sp4_h_l_40 <X> T_12_23.sp4_v_b_11
 (13 12)  (613 380)  (613 380)  routing T_12_23.sp4_h_l_40 <X> T_12_23.sp4_v_b_11
 (15 12)  (615 380)  (615 380)  routing T_12_23.sp4_v_t_28 <X> T_12_23.lc_trk_g3_1
 (16 12)  (616 380)  (616 380)  routing T_12_23.sp4_v_t_28 <X> T_12_23.lc_trk_g3_1
 (17 12)  (617 380)  (617 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (625 380)  (625 380)  routing T_12_23.sp4_v_b_26 <X> T_12_23.lc_trk_g3_2
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 380)  (633 380)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 380)  (638 380)  LC_6 Logic Functioning bit
 (39 12)  (639 380)  (639 380)  LC_6 Logic Functioning bit
 (42 12)  (642 380)  (642 380)  LC_6 Logic Functioning bit
 (43 12)  (643 380)  (643 380)  LC_6 Logic Functioning bit
 (50 12)  (650 380)  (650 380)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (652 380)  (652 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (612 381)  (612 381)  routing T_12_23.sp4_h_l_40 <X> T_12_23.sp4_v_b_11
 (14 13)  (614 381)  (614 381)  routing T_12_23.sp4_r_v_b_40 <X> T_12_23.lc_trk_g3_0
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (622 381)  (622 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 381)  (623 381)  routing T_12_23.sp4_v_b_26 <X> T_12_23.lc_trk_g3_2
 (38 13)  (638 381)  (638 381)  LC_6 Logic Functioning bit
 (39 13)  (639 381)  (639 381)  LC_6 Logic Functioning bit
 (42 13)  (642 381)  (642 381)  LC_6 Logic Functioning bit
 (43 13)  (643 381)  (643 381)  LC_6 Logic Functioning bit
 (0 14)  (600 382)  (600 382)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 382)  (601 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 382)  (615 382)  routing T_12_23.sp4_v_t_32 <X> T_12_23.lc_trk_g3_5
 (16 14)  (616 382)  (616 382)  routing T_12_23.sp4_v_t_32 <X> T_12_23.lc_trk_g3_5
 (17 14)  (617 382)  (617 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (28 14)  (628 382)  (628 382)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 382)  (635 382)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.input_2_7
 (38 14)  (638 382)  (638 382)  LC_7 Logic Functioning bit
 (39 14)  (639 382)  (639 382)  LC_7 Logic Functioning bit
 (41 14)  (641 382)  (641 382)  LC_7 Logic Functioning bit
 (45 14)  (645 382)  (645 382)  LC_7 Logic Functioning bit
 (48 14)  (648 382)  (648 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (600 383)  (600 383)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (27 15)  (627 383)  (627 383)  routing T_12_23.lc_trk_g1_0 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 383)  (630 383)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 383)  (632 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (39 15)  (639 383)  (639 383)  LC_7 Logic Functioning bit
 (45 15)  (645 383)  (645 383)  LC_7 Logic Functioning bit
 (46 15)  (646 383)  (646 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_23

 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 368)  (678 368)  routing T_13_23.top_op_3 <X> T_13_23.lc_trk_g0_3
 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 368)  (682 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 368)  (684 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (39 0)  (693 368)  (693 368)  LC_0 Logic Functioning bit
 (41 0)  (695 368)  (695 368)  LC_0 Logic Functioning bit
 (42 0)  (696 368)  (696 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (4 1)  (658 369)  (658 369)  routing T_13_23.sp4_v_t_42 <X> T_13_23.sp4_h_r_0
 (21 1)  (675 369)  (675 369)  routing T_13_23.top_op_3 <X> T_13_23.lc_trk_g0_3
 (22 1)  (676 369)  (676 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 369)  (678 369)  routing T_13_23.top_op_2 <X> T_13_23.lc_trk_g0_2
 (25 1)  (679 369)  (679 369)  routing T_13_23.top_op_2 <X> T_13_23.lc_trk_g0_2
 (26 1)  (680 369)  (680 369)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 369)  (681 369)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 369)  (685 369)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 369)  (689 369)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.input_2_0
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (37 1)  (691 369)  (691 369)  LC_0 Logic Functioning bit
 (38 1)  (692 369)  (692 369)  LC_0 Logic Functioning bit
 (40 1)  (694 369)  (694 369)  LC_0 Logic Functioning bit
 (41 1)  (695 369)  (695 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (681 370)  (681 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 370)  (682 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 370)  (684 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 370)  (689 370)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_1
 (38 2)  (692 370)  (692 370)  LC_1 Logic Functioning bit
 (39 2)  (693 370)  (693 370)  LC_1 Logic Functioning bit
 (42 2)  (696 370)  (696 370)  LC_1 Logic Functioning bit
 (43 2)  (697 370)  (697 370)  LC_1 Logic Functioning bit
 (5 3)  (659 371)  (659 371)  routing T_13_23.sp4_h_l_37 <X> T_13_23.sp4_v_t_37
 (15 3)  (669 371)  (669 371)  routing T_13_23.bot_op_4 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (672 371)  (672 371)  routing T_13_23.sp4_r_v_b_29 <X> T_13_23.lc_trk_g0_5
 (27 3)  (681 371)  (681 371)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 371)  (686 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 371)  (687 371)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_1
 (35 3)  (689 371)  (689 371)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_1
 (36 3)  (690 371)  (690 371)  LC_1 Logic Functioning bit
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (38 3)  (692 371)  (692 371)  LC_1 Logic Functioning bit
 (39 3)  (693 371)  (693 371)  LC_1 Logic Functioning bit
 (40 3)  (694 371)  (694 371)  LC_1 Logic Functioning bit
 (41 3)  (695 371)  (695 371)  LC_1 Logic Functioning bit
 (42 3)  (696 371)  (696 371)  LC_1 Logic Functioning bit
 (43 3)  (697 371)  (697 371)  LC_1 Logic Functioning bit
 (8 4)  (662 372)  (662 372)  routing T_13_23.sp4_h_l_41 <X> T_13_23.sp4_h_r_4
 (15 4)  (669 372)  (669 372)  routing T_13_23.top_op_1 <X> T_13_23.lc_trk_g1_1
 (17 4)  (671 372)  (671 372)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (15 5)  (669 373)  (669 373)  routing T_13_23.sp4_v_t_5 <X> T_13_23.lc_trk_g1_0
 (16 5)  (670 373)  (670 373)  routing T_13_23.sp4_v_t_5 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (672 373)  (672 373)  routing T_13_23.top_op_1 <X> T_13_23.lc_trk_g1_1
 (26 6)  (680 374)  (680 374)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 374)  (681 374)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 374)  (682 374)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 374)  (687 374)  routing T_13_23.lc_trk_g2_0 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (46 6)  (700 374)  (700 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (676 375)  (676 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 375)  (678 375)  routing T_13_23.bot_op_6 <X> T_13_23.lc_trk_g1_6
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (16 8)  (670 376)  (670 376)  routing T_13_23.sp4_v_t_12 <X> T_13_23.lc_trk_g2_1
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 376)  (672 376)  routing T_13_23.sp4_v_t_12 <X> T_13_23.lc_trk_g2_1
 (26 8)  (680 376)  (680 376)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 376)  (687 376)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 376)  (689 376)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.input_2_4
 (37 8)  (691 376)  (691 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (40 8)  (694 376)  (694 376)  LC_4 Logic Functioning bit
 (42 8)  (696 376)  (696 376)  LC_4 Logic Functioning bit
 (43 8)  (697 376)  (697 376)  LC_4 Logic Functioning bit
 (5 9)  (659 377)  (659 377)  routing T_13_23.sp4_h_r_6 <X> T_13_23.sp4_v_b_6
 (15 9)  (669 377)  (669 377)  routing T_13_23.sp4_v_t_29 <X> T_13_23.lc_trk_g2_0
 (16 9)  (670 377)  (670 377)  routing T_13_23.sp4_v_t_29 <X> T_13_23.lc_trk_g2_0
 (17 9)  (671 377)  (671 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (680 377)  (680 377)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 377)  (681 377)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 377)  (682 377)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 377)  (686 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (43 9)  (697 377)  (697 377)  LC_4 Logic Functioning bit
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (6 11)  (660 379)  (660 379)  routing T_13_23.sp4_h_r_6 <X> T_13_23.sp4_h_l_43
 (12 11)  (666 379)  (666 379)  routing T_13_23.sp4_h_l_45 <X> T_13_23.sp4_v_t_45
 (21 12)  (675 380)  (675 380)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g3_3
 (22 12)  (676 380)  (676 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (5 14)  (659 382)  (659 382)  routing T_13_23.sp4_v_b_9 <X> T_13_23.sp4_h_l_44
 (8 14)  (662 382)  (662 382)  routing T_13_23.sp4_h_r_10 <X> T_13_23.sp4_h_l_47
 (14 14)  (668 382)  (668 382)  routing T_13_23.sp4_h_r_36 <X> T_13_23.lc_trk_g3_4
 (15 14)  (669 382)  (669 382)  routing T_13_23.tnl_op_5 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (675 382)  (675 382)  routing T_13_23.sp12_v_b_7 <X> T_13_23.lc_trk_g3_7
 (22 14)  (676 382)  (676 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (678 382)  (678 382)  routing T_13_23.sp12_v_b_7 <X> T_13_23.lc_trk_g3_7
 (3 15)  (657 383)  (657 383)  routing T_13_23.sp12_h_l_22 <X> T_13_23.sp12_v_t_22
 (15 15)  (669 383)  (669 383)  routing T_13_23.sp4_h_r_36 <X> T_13_23.lc_trk_g3_4
 (16 15)  (670 383)  (670 383)  routing T_13_23.sp4_h_r_36 <X> T_13_23.lc_trk_g3_4
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (672 383)  (672 383)  routing T_13_23.tnl_op_5 <X> T_13_23.lc_trk_g3_5
 (21 15)  (675 383)  (675 383)  routing T_13_23.sp12_v_b_7 <X> T_13_23.lc_trk_g3_7


LogicTile_14_23

 (16 0)  (724 368)  (724 368)  routing T_14_23.sp4_v_b_9 <X> T_14_23.lc_trk_g0_1
 (17 0)  (725 368)  (725 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 368)  (726 368)  routing T_14_23.sp4_v_b_9 <X> T_14_23.lc_trk_g0_1
 (21 0)  (729 368)  (729 368)  routing T_14_23.wire_logic_cluster/lc_3/out <X> T_14_23.lc_trk_g0_3
 (22 0)  (730 368)  (730 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (37 0)  (745 368)  (745 368)  LC_0 Logic Functioning bit
 (38 0)  (746 368)  (746 368)  LC_0 Logic Functioning bit
 (39 0)  (747 368)  (747 368)  LC_0 Logic Functioning bit
 (18 1)  (726 369)  (726 369)  routing T_14_23.sp4_v_b_9 <X> T_14_23.lc_trk_g0_1
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (38 1)  (746 369)  (746 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (49 1)  (757 369)  (757 369)  Carry_In_Mux bit 

 (51 1)  (759 369)  (759 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (9 2)  (717 370)  (717 370)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_h_l_36
 (12 2)  (720 370)  (720 370)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_l_39
 (16 2)  (724 370)  (724 370)  routing T_14_23.sp12_h_r_13 <X> T_14_23.lc_trk_g0_5
 (17 2)  (725 370)  (725 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (729 370)  (729 370)  routing T_14_23.sp4_v_b_7 <X> T_14_23.lc_trk_g0_7
 (22 2)  (730 370)  (730 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (731 370)  (731 370)  routing T_14_23.sp4_v_b_7 <X> T_14_23.lc_trk_g0_7
 (26 2)  (734 370)  (734 370)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 370)  (736 370)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 370)  (739 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 370)  (741 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 370)  (742 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 370)  (743 370)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_1
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (38 2)  (746 370)  (746 370)  LC_1 Logic Functioning bit
 (39 2)  (747 370)  (747 370)  LC_1 Logic Functioning bit
 (41 2)  (749 370)  (749 370)  LC_1 Logic Functioning bit
 (42 2)  (750 370)  (750 370)  LC_1 Logic Functioning bit
 (43 2)  (751 370)  (751 370)  LC_1 Logic Functioning bit
 (26 3)  (734 371)  (734 371)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 371)  (738 371)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 371)  (740 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (741 371)  (741 371)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_1
 (34 3)  (742 371)  (742 371)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_1
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (38 3)  (746 371)  (746 371)  LC_1 Logic Functioning bit
 (40 3)  (748 371)  (748 371)  LC_1 Logic Functioning bit
 (41 3)  (749 371)  (749 371)  LC_1 Logic Functioning bit
 (42 3)  (750 371)  (750 371)  LC_1 Logic Functioning bit
 (15 4)  (723 372)  (723 372)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g1_1
 (16 4)  (724 372)  (724 372)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g1_1
 (17 4)  (725 372)  (725 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 372)  (726 372)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g1_1
 (21 4)  (729 372)  (729 372)  routing T_14_23.wire_logic_cluster/lc_3/out <X> T_14_23.lc_trk_g1_3
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (726 373)  (726 373)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g1_1
 (15 6)  (723 374)  (723 374)  routing T_14_23.top_op_5 <X> T_14_23.lc_trk_g1_5
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (735 374)  (735 374)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 374)  (738 374)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 374)  (742 374)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 374)  (743 374)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.input_2_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (38 6)  (746 374)  (746 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (46 6)  (754 374)  (754 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (720 375)  (720 375)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_t_40
 (18 7)  (726 375)  (726 375)  routing T_14_23.top_op_5 <X> T_14_23.lc_trk_g1_5
 (27 7)  (735 375)  (735 375)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 375)  (740 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (38 7)  (746 375)  (746 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (9 8)  (717 376)  (717 376)  routing T_14_23.sp4_v_t_42 <X> T_14_23.sp4_h_r_7
 (15 8)  (723 376)  (723 376)  routing T_14_23.tnr_op_1 <X> T_14_23.lc_trk_g2_1
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (734 376)  (734 376)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 376)  (736 376)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (745 376)  (745 376)  LC_4 Logic Functioning bit
 (39 8)  (747 376)  (747 376)  LC_4 Logic Functioning bit
 (41 8)  (749 376)  (749 376)  LC_4 Logic Functioning bit
 (43 8)  (751 376)  (751 376)  LC_4 Logic Functioning bit
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (734 377)  (734 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 377)  (735 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 377)  (736 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 377)  (739 377)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 377)  (745 377)  LC_4 Logic Functioning bit
 (39 9)  (747 377)  (747 377)  LC_4 Logic Functioning bit
 (41 9)  (749 377)  (749 377)  LC_4 Logic Functioning bit
 (43 9)  (751 377)  (751 377)  LC_4 Logic Functioning bit
 (2 10)  (710 378)  (710 378)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 10)  (712 378)  (712 378)  routing T_14_23.sp4_h_r_0 <X> T_14_23.sp4_v_t_43
 (6 10)  (714 378)  (714 378)  routing T_14_23.sp4_h_r_0 <X> T_14_23.sp4_v_t_43
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 378)  (726 378)  routing T_14_23.wire_logic_cluster/lc_5/out <X> T_14_23.lc_trk_g2_5
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 378)  (732 378)  routing T_14_23.tnl_op_7 <X> T_14_23.lc_trk_g2_7
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 378)  (742 378)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 378)  (743 378)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.input_2_5
 (36 10)  (744 378)  (744 378)  LC_5 Logic Functioning bit
 (37 10)  (745 378)  (745 378)  LC_5 Logic Functioning bit
 (38 10)  (746 378)  (746 378)  LC_5 Logic Functioning bit
 (42 10)  (750 378)  (750 378)  LC_5 Logic Functioning bit
 (5 11)  (713 379)  (713 379)  routing T_14_23.sp4_h_r_0 <X> T_14_23.sp4_v_t_43
 (21 11)  (729 379)  (729 379)  routing T_14_23.tnl_op_7 <X> T_14_23.lc_trk_g2_7
 (22 11)  (730 379)  (730 379)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 379)  (732 379)  routing T_14_23.tnl_op_6 <X> T_14_23.lc_trk_g2_6
 (25 11)  (733 379)  (733 379)  routing T_14_23.tnl_op_6 <X> T_14_23.lc_trk_g2_6
 (27 11)  (735 379)  (735 379)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 379)  (740 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 379)  (741 379)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.input_2_5
 (36 11)  (744 379)  (744 379)  LC_5 Logic Functioning bit
 (37 11)  (745 379)  (745 379)  LC_5 Logic Functioning bit
 (39 11)  (747 379)  (747 379)  LC_5 Logic Functioning bit
 (43 11)  (751 379)  (751 379)  LC_5 Logic Functioning bit
 (52 11)  (760 379)  (760 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (8 12)  (716 380)  (716 380)  routing T_14_23.sp4_h_l_47 <X> T_14_23.sp4_h_r_10
 (21 12)  (729 380)  (729 380)  routing T_14_23.sp12_v_t_0 <X> T_14_23.lc_trk_g3_3
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.sp12_v_t_0 <X> T_14_23.lc_trk_g3_3
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 380)  (739 380)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 380)  (741 380)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 380)  (743 380)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_6
 (37 12)  (745 380)  (745 380)  LC_6 Logic Functioning bit
 (38 12)  (746 380)  (746 380)  LC_6 Logic Functioning bit
 (39 12)  (747 380)  (747 380)  LC_6 Logic Functioning bit
 (41 12)  (749 380)  (749 380)  LC_6 Logic Functioning bit
 (42 12)  (750 380)  (750 380)  LC_6 Logic Functioning bit
 (43 12)  (751 380)  (751 380)  LC_6 Logic Functioning bit
 (21 13)  (729 381)  (729 381)  routing T_14_23.sp12_v_t_0 <X> T_14_23.lc_trk_g3_3
 (26 13)  (734 381)  (734 381)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 381)  (736 381)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 381)  (739 381)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 381)  (740 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 381)  (741 381)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_6
 (35 13)  (743 381)  (743 381)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_6
 (36 13)  (744 381)  (744 381)  LC_6 Logic Functioning bit
 (37 13)  (745 381)  (745 381)  LC_6 Logic Functioning bit
 (38 13)  (746 381)  (746 381)  LC_6 Logic Functioning bit
 (40 13)  (748 381)  (748 381)  LC_6 Logic Functioning bit
 (41 13)  (749 381)  (749 381)  LC_6 Logic Functioning bit
 (42 13)  (750 381)  (750 381)  LC_6 Logic Functioning bit
 (12 14)  (720 382)  (720 382)  routing T_14_23.sp4_v_b_11 <X> T_14_23.sp4_h_l_46
 (13 14)  (721 382)  (721 382)  routing T_14_23.sp4_v_b_11 <X> T_14_23.sp4_v_t_46
 (15 14)  (723 382)  (723 382)  routing T_14_23.tnl_op_5 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (730 382)  (730 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (722 383)  (722 383)  routing T_14_23.tnl_op_4 <X> T_14_23.lc_trk_g3_4
 (15 15)  (723 383)  (723 383)  routing T_14_23.tnl_op_4 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (726 383)  (726 383)  routing T_14_23.tnl_op_5 <X> T_14_23.lc_trk_g3_5
 (21 15)  (729 383)  (729 383)  routing T_14_23.sp4_r_v_b_47 <X> T_14_23.lc_trk_g3_7


LogicTile_15_23

 (5 0)  (767 368)  (767 368)  routing T_15_23.sp4_v_b_0 <X> T_15_23.sp4_h_r_0
 (21 0)  (783 368)  (783 368)  routing T_15_23.wire_logic_cluster/lc_3/out <X> T_15_23.lc_trk_g0_3
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 368)  (787 368)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (27 0)  (789 368)  (789 368)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 368)  (790 368)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (6 1)  (768 369)  (768 369)  routing T_15_23.sp4_v_b_0 <X> T_15_23.sp4_h_r_0
 (22 1)  (784 369)  (784 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 369)  (785 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (24 1)  (786 369)  (786 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (25 1)  (787 369)  (787 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (26 1)  (788 369)  (788 369)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 369)  (789 369)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_5 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (777 370)  (777 370)  routing T_15_23.bot_op_5 <X> T_15_23.lc_trk_g0_5
 (17 2)  (779 370)  (779 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (789 370)  (789 370)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 370)  (790 370)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 370)  (792 370)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 370)  (793 370)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 370)  (795 370)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 370)  (796 370)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 370)  (798 370)  LC_1 Logic Functioning bit
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (41 2)  (803 370)  (803 370)  LC_1 Logic Functioning bit
 (42 2)  (804 370)  (804 370)  LC_1 Logic Functioning bit
 (43 2)  (805 370)  (805 370)  LC_1 Logic Functioning bit
 (45 2)  (807 370)  (807 370)  LC_1 Logic Functioning bit
 (50 2)  (812 370)  (812 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_5 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (5 3)  (767 371)  (767 371)  routing T_15_23.sp4_h_l_37 <X> T_15_23.sp4_v_t_37
 (14 3)  (776 371)  (776 371)  routing T_15_23.top_op_4 <X> T_15_23.lc_trk_g0_4
 (15 3)  (777 371)  (777 371)  routing T_15_23.top_op_4 <X> T_15_23.lc_trk_g0_4
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (788 371)  (788 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 371)  (789 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 371)  (790 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 371)  (793 371)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (37 3)  (799 371)  (799 371)  LC_1 Logic Functioning bit
 (38 3)  (800 371)  (800 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (40 3)  (802 371)  (802 371)  LC_1 Logic Functioning bit
 (42 3)  (804 371)  (804 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (45 3)  (807 371)  (807 371)  LC_1 Logic Functioning bit
 (47 3)  (809 371)  (809 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (815 371)  (815 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (762 372)  (762 372)  routing T_15_23.glb_netwk_7 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (1 4)  (763 372)  (763 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 372)  (785 372)  routing T_15_23.sp4_v_b_19 <X> T_15_23.lc_trk_g1_3
 (24 4)  (786 372)  (786 372)  routing T_15_23.sp4_v_b_19 <X> T_15_23.lc_trk_g1_3
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 372)  (790 372)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 372)  (792 372)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 372)  (795 372)  routing T_15_23.lc_trk_g2_1 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 372)  (797 372)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.input_2_2
 (36 4)  (798 372)  (798 372)  LC_2 Logic Functioning bit
 (38 4)  (800 372)  (800 372)  LC_2 Logic Functioning bit
 (43 4)  (805 372)  (805 372)  LC_2 Logic Functioning bit
 (0 5)  (762 373)  (762 373)  routing T_15_23.glb_netwk_7 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (9 5)  (771 373)  (771 373)  routing T_15_23.sp4_v_t_45 <X> T_15_23.sp4_v_b_4
 (10 5)  (772 373)  (772 373)  routing T_15_23.sp4_v_t_45 <X> T_15_23.sp4_v_b_4
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 373)  (785 373)  routing T_15_23.sp12_h_r_10 <X> T_15_23.lc_trk_g1_2
 (26 5)  (788 373)  (788 373)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 373)  (792 373)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 373)  (794 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 373)  (796 373)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.input_2_2
 (36 5)  (798 373)  (798 373)  LC_2 Logic Functioning bit
 (37 5)  (799 373)  (799 373)  LC_2 Logic Functioning bit
 (38 5)  (800 373)  (800 373)  LC_2 Logic Functioning bit
 (42 5)  (804 373)  (804 373)  LC_2 Logic Functioning bit
 (6 6)  (768 374)  (768 374)  routing T_15_23.sp4_v_b_0 <X> T_15_23.sp4_v_t_38
 (11 6)  (773 374)  (773 374)  routing T_15_23.sp4_v_b_9 <X> T_15_23.sp4_v_t_40
 (13 6)  (775 374)  (775 374)  routing T_15_23.sp4_v_b_9 <X> T_15_23.sp4_v_t_40
 (16 6)  (778 374)  (778 374)  routing T_15_23.sp12_h_r_13 <X> T_15_23.lc_trk_g1_5
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (783 374)  (783 374)  routing T_15_23.sp4_h_l_10 <X> T_15_23.lc_trk_g1_7
 (22 6)  (784 374)  (784 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 374)  (785 374)  routing T_15_23.sp4_h_l_10 <X> T_15_23.lc_trk_g1_7
 (24 6)  (786 374)  (786 374)  routing T_15_23.sp4_h_l_10 <X> T_15_23.lc_trk_g1_7
 (26 6)  (788 374)  (788 374)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 374)  (789 374)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 374)  (793 374)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 374)  (796 374)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 374)  (797 374)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.input_2_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (41 6)  (803 374)  (803 374)  LC_3 Logic Functioning bit
 (42 6)  (804 374)  (804 374)  LC_3 Logic Functioning bit
 (43 6)  (805 374)  (805 374)  LC_3 Logic Functioning bit
 (5 7)  (767 375)  (767 375)  routing T_15_23.sp4_v_b_0 <X> T_15_23.sp4_v_t_38
 (21 7)  (783 375)  (783 375)  routing T_15_23.sp4_h_l_10 <X> T_15_23.lc_trk_g1_7
 (27 7)  (789 375)  (789 375)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 375)  (790 375)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 375)  (792 375)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 375)  (793 375)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 375)  (794 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (795 375)  (795 375)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.input_2_3
 (42 7)  (804 375)  (804 375)  LC_3 Logic Functioning bit
 (43 7)  (805 375)  (805 375)  LC_3 Logic Functioning bit
 (4 8)  (766 376)  (766 376)  routing T_15_23.sp4_v_t_43 <X> T_15_23.sp4_v_b_6
 (16 8)  (778 376)  (778 376)  routing T_15_23.sp4_v_b_33 <X> T_15_23.lc_trk_g2_1
 (17 8)  (779 376)  (779 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 376)  (780 376)  routing T_15_23.sp4_v_b_33 <X> T_15_23.lc_trk_g2_1
 (26 8)  (788 376)  (788 376)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 376)  (796 376)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 376)  (798 376)  LC_4 Logic Functioning bit
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (38 8)  (800 376)  (800 376)  LC_4 Logic Functioning bit
 (41 8)  (803 376)  (803 376)  LC_4 Logic Functioning bit
 (42 8)  (804 376)  (804 376)  LC_4 Logic Functioning bit
 (43 8)  (805 376)  (805 376)  LC_4 Logic Functioning bit
 (50 8)  (812 376)  (812 376)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (780 377)  (780 377)  routing T_15_23.sp4_v_b_33 <X> T_15_23.lc_trk_g2_1
 (26 9)  (788 377)  (788 377)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 377)  (789 377)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 377)  (793 377)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (37 9)  (799 377)  (799 377)  LC_4 Logic Functioning bit
 (38 9)  (800 377)  (800 377)  LC_4 Logic Functioning bit
 (39 9)  (801 377)  (801 377)  LC_4 Logic Functioning bit
 (41 9)  (803 377)  (803 377)  LC_4 Logic Functioning bit
 (42 9)  (804 377)  (804 377)  LC_4 Logic Functioning bit
 (43 9)  (805 377)  (805 377)  LC_4 Logic Functioning bit
 (5 10)  (767 378)  (767 378)  routing T_15_23.sp4_h_r_3 <X> T_15_23.sp4_h_l_43
 (15 10)  (777 378)  (777 378)  routing T_15_23.rgt_op_5 <X> T_15_23.lc_trk_g2_5
 (17 10)  (779 378)  (779 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 378)  (780 378)  routing T_15_23.rgt_op_5 <X> T_15_23.lc_trk_g2_5
 (31 10)  (793 378)  (793 378)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (800 378)  (800 378)  LC_5 Logic Functioning bit
 (39 10)  (801 378)  (801 378)  LC_5 Logic Functioning bit
 (42 10)  (804 378)  (804 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (50 10)  (812 378)  (812 378)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (766 379)  (766 379)  routing T_15_23.sp4_h_r_3 <X> T_15_23.sp4_h_l_43
 (38 11)  (800 379)  (800 379)  LC_5 Logic Functioning bit
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (14 12)  (776 380)  (776 380)  routing T_15_23.sp4_h_r_40 <X> T_15_23.lc_trk_g3_0
 (21 12)  (783 380)  (783 380)  routing T_15_23.sp12_v_t_0 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 380)  (786 380)  routing T_15_23.sp12_v_t_0 <X> T_15_23.lc_trk_g3_3
 (25 12)  (787 380)  (787 380)  routing T_15_23.wire_logic_cluster/lc_2/out <X> T_15_23.lc_trk_g3_2
 (14 13)  (776 381)  (776 381)  routing T_15_23.sp4_h_r_40 <X> T_15_23.lc_trk_g3_0
 (15 13)  (777 381)  (777 381)  routing T_15_23.sp4_h_r_40 <X> T_15_23.lc_trk_g3_0
 (16 13)  (778 381)  (778 381)  routing T_15_23.sp4_h_r_40 <X> T_15_23.lc_trk_g3_0
 (17 13)  (779 381)  (779 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (783 381)  (783 381)  routing T_15_23.sp12_v_t_0 <X> T_15_23.lc_trk_g3_3
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (762 382)  (762 382)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 382)  (777 382)  routing T_15_23.sp4_h_l_24 <X> T_15_23.lc_trk_g3_5
 (16 14)  (778 382)  (778 382)  routing T_15_23.sp4_h_l_24 <X> T_15_23.lc_trk_g3_5
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 382)  (780 382)  routing T_15_23.sp4_h_l_24 <X> T_15_23.lc_trk_g3_5
 (21 14)  (783 382)  (783 382)  routing T_15_23.sp4_h_l_34 <X> T_15_23.lc_trk_g3_7
 (22 14)  (784 382)  (784 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 382)  (785 382)  routing T_15_23.sp4_h_l_34 <X> T_15_23.lc_trk_g3_7
 (24 14)  (786 382)  (786 382)  routing T_15_23.sp4_h_l_34 <X> T_15_23.lc_trk_g3_7
 (25 14)  (787 382)  (787 382)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g3_6
 (0 15)  (762 383)  (762 383)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (783 383)  (783 383)  routing T_15_23.sp4_h_l_34 <X> T_15_23.lc_trk_g3_7
 (22 15)  (784 383)  (784 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 383)  (785 383)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g3_6
 (25 15)  (787 383)  (787 383)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g3_6


LogicTile_16_23

 (16 0)  (832 368)  (832 368)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 368)  (834 368)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g0_1
 (21 0)  (837 368)  (837 368)  routing T_16_23.wire_logic_cluster/lc_3/out <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 368)  (843 368)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 368)  (846 368)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (37 0)  (853 368)  (853 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (18 1)  (834 369)  (834 369)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g0_1
 (27 1)  (843 369)  (843 369)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 369)  (852 369)  LC_0 Logic Functioning bit
 (38 1)  (854 369)  (854 369)  LC_0 Logic Functioning bit
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_5 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 370)  (847 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (0 3)  (816 371)  (816 371)  routing T_16_23.glb_netwk_5 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (18 3)  (834 371)  (834 371)  routing T_16_23.sp4_r_v_b_29 <X> T_16_23.lc_trk_g0_5
 (26 3)  (842 371)  (842 371)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 371)  (853 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (43 3)  (859 371)  (859 371)  LC_1 Logic Functioning bit
 (1 4)  (817 372)  (817 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_r_0
 (11 4)  (827 372)  (827 372)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_5
 (13 4)  (829 372)  (829 372)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_5
 (14 4)  (830 372)  (830 372)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g1_0
 (15 4)  (831 372)  (831 372)  routing T_16_23.lft_op_1 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 372)  (834 372)  routing T_16_23.lft_op_1 <X> T_16_23.lc_trk_g1_1
 (21 4)  (837 372)  (837 372)  routing T_16_23.sp4_v_b_11 <X> T_16_23.lc_trk_g1_3
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 372)  (839 372)  routing T_16_23.sp4_v_b_11 <X> T_16_23.lc_trk_g1_3
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (40 4)  (856 372)  (856 372)  LC_2 Logic Functioning bit
 (50 4)  (866 372)  (866 372)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (869 372)  (869 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (816 373)  (816 373)  routing T_16_23.glb_netwk_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (8 5)  (824 373)  (824 373)  routing T_16_23.sp4_h_l_47 <X> T_16_23.sp4_v_b_4
 (9 5)  (825 373)  (825 373)  routing T_16_23.sp4_h_l_47 <X> T_16_23.sp4_v_b_4
 (10 5)  (826 373)  (826 373)  routing T_16_23.sp4_h_l_47 <X> T_16_23.sp4_v_b_4
 (12 5)  (828 373)  (828 373)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_5
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (837 373)  (837 373)  routing T_16_23.sp4_v_b_11 <X> T_16_23.lc_trk_g1_3
 (26 5)  (842 373)  (842 373)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 373)  (843 373)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (43 5)  (859 373)  (859 373)  LC_2 Logic Functioning bit
 (14 6)  (830 374)  (830 374)  routing T_16_23.wire_logic_cluster/lc_4/out <X> T_16_23.lc_trk_g1_4
 (15 6)  (831 374)  (831 374)  routing T_16_23.sp4_h_r_13 <X> T_16_23.lc_trk_g1_5
 (16 6)  (832 374)  (832 374)  routing T_16_23.sp4_h_r_13 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.sp4_h_r_13 <X> T_16_23.lc_trk_g1_5
 (28 6)  (844 374)  (844 374)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 374)  (849 374)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (43 6)  (859 374)  (859 374)  LC_3 Logic Functioning bit
 (45 6)  (861 374)  (861 374)  LC_3 Logic Functioning bit
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (846 375)  (846 375)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 375)  (847 375)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (41 7)  (857 375)  (857 375)  LC_3 Logic Functioning bit
 (43 7)  (859 375)  (859 375)  LC_3 Logic Functioning bit
 (45 7)  (861 375)  (861 375)  LC_3 Logic Functioning bit
 (48 7)  (864 375)  (864 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (31 8)  (847 376)  (847 376)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (46 8)  (862 376)  (862 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 377)  (839 377)  routing T_16_23.sp4_v_b_42 <X> T_16_23.lc_trk_g2_2
 (24 9)  (840 377)  (840 377)  routing T_16_23.sp4_v_b_42 <X> T_16_23.lc_trk_g2_2
 (26 9)  (842 377)  (842 377)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (38 9)  (854 377)  (854 377)  LC_4 Logic Functioning bit
 (45 9)  (861 377)  (861 377)  LC_4 Logic Functioning bit
 (27 10)  (843 378)  (843 378)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 379)  (841 379)  routing T_16_23.sp4_r_v_b_38 <X> T_16_23.lc_trk_g2_6
 (31 11)  (847 379)  (847 379)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (43 11)  (859 379)  (859 379)  LC_5 Logic Functioning bit
 (45 11)  (861 379)  (861 379)  LC_5 Logic Functioning bit
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g3_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 380)  (853 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (19 13)  (835 381)  (835 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 381)  (844 381)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (45 13)  (861 381)  (861 381)  LC_6 Logic Functioning bit
 (52 13)  (868 381)  (868 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 382)  (831 382)  routing T_16_23.sp4_h_l_24 <X> T_16_23.lc_trk_g3_5
 (16 14)  (832 382)  (832 382)  routing T_16_23.sp4_h_l_24 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.sp4_h_l_24 <X> T_16_23.lc_trk_g3_5
 (27 14)  (843 382)  (843 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 382)  (844 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (43 14)  (859 382)  (859 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 383)  (857 383)  LC_7 Logic Functioning bit
 (43 15)  (859 383)  (859 383)  LC_7 Logic Functioning bit
 (45 15)  (861 383)  (861 383)  LC_7 Logic Functioning bit
 (46 15)  (862 383)  (862 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_23

 (10 3)  (884 371)  (884 371)  routing T_17_23.sp4_h_l_45 <X> T_17_23.sp4_v_t_36
 (11 4)  (885 372)  (885 372)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (13 4)  (887 372)  (887 372)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (12 5)  (886 373)  (886 373)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (5 10)  (879 378)  (879 378)  routing T_17_23.sp4_v_t_37 <X> T_17_23.sp4_h_l_43
 (4 11)  (878 379)  (878 379)  routing T_17_23.sp4_v_t_37 <X> T_17_23.sp4_h_l_43
 (6 11)  (880 379)  (880 379)  routing T_17_23.sp4_v_t_37 <X> T_17_23.sp4_h_l_43


LogicTile_18_23

 (8 5)  (936 373)  (936 373)  routing T_18_23.sp4_h_l_47 <X> T_18_23.sp4_v_b_4
 (9 5)  (937 373)  (937 373)  routing T_18_23.sp4_h_l_47 <X> T_18_23.sp4_v_b_4
 (10 5)  (938 373)  (938 373)  routing T_18_23.sp4_h_l_47 <X> T_18_23.sp4_v_b_4


LogicTile_19_23

 (8 9)  (990 377)  (990 377)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_7
 (9 9)  (991 377)  (991 377)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_7
 (10 9)  (992 377)  (992 377)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_7


LogicTile_1_22

 (21 0)  (39 352)  (39 352)  routing T_1_22.wire_logic_cluster/lc_3/out <X> T_1_22.lc_trk_g0_3
 (22 0)  (40 352)  (40 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (47 352)  (47 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 352)  (48 352)  routing T_1_22.lc_trk_g0_5 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 352)  (50 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 352)  (52 352)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 352)  (55 352)  LC_0 Logic Functioning bit
 (27 1)  (45 353)  (45 353)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 353)  (46 353)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 353)  (47 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 353)  (49 353)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 353)  (50 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (52 353)  (52 353)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.input_2_0
 (35 1)  (53 353)  (53 353)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.input_2_0
 (37 1)  (55 353)  (55 353)  LC_0 Logic Functioning bit
 (39 1)  (57 353)  (57 353)  LC_0 Logic Functioning bit
 (40 1)  (58 353)  (58 353)  LC_0 Logic Functioning bit
 (42 1)  (60 353)  (60 353)  LC_0 Logic Functioning bit
 (1 2)  (19 354)  (19 354)  routing T_1_22.glb_netwk_5 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (20 354)  (20 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (16 2)  (34 354)  (34 354)  routing T_1_22.sp12_h_l_18 <X> T_1_22.lc_trk_g0_5
 (17 2)  (35 354)  (35 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (28 2)  (46 354)  (46 354)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 354)  (47 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 354)  (48 354)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 354)  (50 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 354)  (52 354)  routing T_1_22.lc_trk_g1_1 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 354)  (54 354)  LC_1 Logic Functioning bit
 (37 2)  (55 354)  (55 354)  LC_1 Logic Functioning bit
 (42 2)  (60 354)  (60 354)  LC_1 Logic Functioning bit
 (43 2)  (61 354)  (61 354)  LC_1 Logic Functioning bit
 (45 2)  (63 354)  (63 354)  LC_1 Logic Functioning bit
 (50 2)  (68 354)  (68 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 355)  (18 355)  routing T_1_22.glb_netwk_5 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (18 3)  (36 355)  (36 355)  routing T_1_22.sp12_h_l_18 <X> T_1_22.lc_trk_g0_5
 (22 3)  (40 355)  (40 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (41 355)  (41 355)  routing T_1_22.sp12_h_r_14 <X> T_1_22.lc_trk_g0_6
 (26 3)  (44 355)  (44 355)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 355)  (45 355)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 355)  (46 355)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 355)  (47 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 355)  (48 355)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 355)  (54 355)  LC_1 Logic Functioning bit
 (37 3)  (55 355)  (55 355)  LC_1 Logic Functioning bit
 (41 3)  (59 355)  (59 355)  LC_1 Logic Functioning bit
 (42 3)  (60 355)  (60 355)  LC_1 Logic Functioning bit
 (43 3)  (61 355)  (61 355)  LC_1 Logic Functioning bit
 (45 3)  (63 355)  (63 355)  LC_1 Logic Functioning bit
 (16 4)  (34 356)  (34 356)  routing T_1_22.sp4_v_b_1 <X> T_1_22.lc_trk_g1_1
 (17 4)  (35 356)  (35 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (36 356)  (36 356)  routing T_1_22.sp4_v_b_1 <X> T_1_22.lc_trk_g1_1
 (21 4)  (39 356)  (39 356)  routing T_1_22.wire_logic_cluster/lc_3/out <X> T_1_22.lc_trk_g1_3
 (22 4)  (40 356)  (40 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 356)  (43 356)  routing T_1_22.sp4_h_l_7 <X> T_1_22.lc_trk_g1_2
 (22 5)  (40 357)  (40 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (41 357)  (41 357)  routing T_1_22.sp4_h_l_7 <X> T_1_22.lc_trk_g1_2
 (24 5)  (42 357)  (42 357)  routing T_1_22.sp4_h_l_7 <X> T_1_22.lc_trk_g1_2
 (25 5)  (43 357)  (43 357)  routing T_1_22.sp4_h_l_7 <X> T_1_22.lc_trk_g1_2
 (26 6)  (44 358)  (44 358)  routing T_1_22.lc_trk_g0_5 <X> T_1_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 358)  (45 358)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 358)  (47 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 358)  (50 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 358)  (51 358)  routing T_1_22.lc_trk_g2_0 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 358)  (53 358)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.input_2_3
 (36 6)  (54 358)  (54 358)  LC_3 Logic Functioning bit
 (37 6)  (55 358)  (55 358)  LC_3 Logic Functioning bit
 (38 6)  (56 358)  (56 358)  LC_3 Logic Functioning bit
 (42 6)  (60 358)  (60 358)  LC_3 Logic Functioning bit
 (43 6)  (61 358)  (61 358)  LC_3 Logic Functioning bit
 (45 6)  (63 358)  (63 358)  LC_3 Logic Functioning bit
 (29 7)  (47 359)  (47 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 359)  (48 359)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 359)  (50 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (51 359)  (51 359)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.input_2_3
 (34 7)  (52 359)  (52 359)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.input_2_3
 (36 7)  (54 359)  (54 359)  LC_3 Logic Functioning bit
 (37 7)  (55 359)  (55 359)  LC_3 Logic Functioning bit
 (42 7)  (60 359)  (60 359)  LC_3 Logic Functioning bit
 (43 7)  (61 359)  (61 359)  LC_3 Logic Functioning bit
 (45 7)  (63 359)  (63 359)  LC_3 Logic Functioning bit
 (48 7)  (66 359)  (66 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (32 360)  (32 360)  routing T_1_22.rgt_op_0 <X> T_1_22.lc_trk_g2_0
 (15 8)  (33 360)  (33 360)  routing T_1_22.rgt_op_1 <X> T_1_22.lc_trk_g2_1
 (17 8)  (35 360)  (35 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 360)  (36 360)  routing T_1_22.rgt_op_1 <X> T_1_22.lc_trk_g2_1
 (22 8)  (40 360)  (40 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (47 360)  (47 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 360)  (49 360)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 360)  (50 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 360)  (51 360)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (58 360)  (58 360)  LC_4 Logic Functioning bit
 (42 8)  (60 360)  (60 360)  LC_4 Logic Functioning bit
 (15 9)  (33 361)  (33 361)  routing T_1_22.rgt_op_0 <X> T_1_22.lc_trk_g2_0
 (17 9)  (35 361)  (35 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (45 361)  (45 361)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 361)  (46 361)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 361)  (47 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 361)  (48 361)  routing T_1_22.lc_trk_g0_3 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 361)  (49 361)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (51 9)  (69 361)  (69 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (70 361)  (70 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (32 362)  (32 362)  routing T_1_22.sp4_v_t_17 <X> T_1_22.lc_trk_g2_4
 (22 10)  (40 362)  (40 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (41 362)  (41 362)  routing T_1_22.sp4_h_r_31 <X> T_1_22.lc_trk_g2_7
 (24 10)  (42 362)  (42 362)  routing T_1_22.sp4_h_r_31 <X> T_1_22.lc_trk_g2_7
 (16 11)  (34 363)  (34 363)  routing T_1_22.sp4_v_t_17 <X> T_1_22.lc_trk_g2_4
 (17 11)  (35 363)  (35 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (39 363)  (39 363)  routing T_1_22.sp4_h_r_31 <X> T_1_22.lc_trk_g2_7
 (22 11)  (40 363)  (40 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (43 363)  (43 363)  routing T_1_22.sp4_r_v_b_38 <X> T_1_22.lc_trk_g2_6
 (17 12)  (35 364)  (35 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 364)  (36 364)  routing T_1_22.wire_logic_cluster/lc_1/out <X> T_1_22.lc_trk_g3_1
 (22 13)  (40 365)  (40 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (41 365)  (41 365)  routing T_1_22.sp12_v_b_18 <X> T_1_22.lc_trk_g3_2
 (25 13)  (43 365)  (43 365)  routing T_1_22.sp12_v_b_18 <X> T_1_22.lc_trk_g3_2
 (0 14)  (18 366)  (18 366)  routing T_1_22.glb_netwk_6 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 366)  (19 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 366)  (32 366)  routing T_1_22.rgt_op_4 <X> T_1_22.lc_trk_g3_4
 (29 14)  (47 366)  (47 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 366)  (48 366)  routing T_1_22.lc_trk_g0_6 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 366)  (49 366)  routing T_1_22.lc_trk_g2_4 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 366)  (50 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 366)  (51 366)  routing T_1_22.lc_trk_g2_4 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 366)  (54 366)  LC_7 Logic Functioning bit
 (38 14)  (56 366)  (56 366)  LC_7 Logic Functioning bit
 (40 14)  (58 366)  (58 366)  LC_7 Logic Functioning bit
 (41 14)  (59 366)  (59 366)  LC_7 Logic Functioning bit
 (43 14)  (61 366)  (61 366)  LC_7 Logic Functioning bit
 (45 14)  (63 366)  (63 366)  LC_7 Logic Functioning bit
 (52 14)  (70 366)  (70 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (18 367)  (18 367)  routing T_1_22.glb_netwk_6 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (15 15)  (33 367)  (33 367)  routing T_1_22.rgt_op_4 <X> T_1_22.lc_trk_g3_4
 (17 15)  (35 367)  (35 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (46 367)  (46 367)  routing T_1_22.lc_trk_g2_1 <X> T_1_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 367)  (47 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 367)  (48 367)  routing T_1_22.lc_trk_g0_6 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 367)  (50 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (51 367)  (51 367)  routing T_1_22.lc_trk_g2_3 <X> T_1_22.input_2_7
 (35 15)  (53 367)  (53 367)  routing T_1_22.lc_trk_g2_3 <X> T_1_22.input_2_7
 (36 15)  (54 367)  (54 367)  LC_7 Logic Functioning bit
 (37 15)  (55 367)  (55 367)  LC_7 Logic Functioning bit
 (38 15)  (56 367)  (56 367)  LC_7 Logic Functioning bit
 (39 15)  (57 367)  (57 367)  LC_7 Logic Functioning bit
 (40 15)  (58 367)  (58 367)  LC_7 Logic Functioning bit
 (41 15)  (59 367)  (59 367)  LC_7 Logic Functioning bit
 (42 15)  (60 367)  (60 367)  LC_7 Logic Functioning bit
 (43 15)  (61 367)  (61 367)  LC_7 Logic Functioning bit
 (45 15)  (63 367)  (63 367)  LC_7 Logic Functioning bit
 (48 15)  (66 367)  (66 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (69 367)  (69 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_2_22

 (29 0)  (101 352)  (101 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 352)  (102 352)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 352)  (103 352)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 352)  (104 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 352)  (105 352)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 352)  (106 352)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 352)  (109 352)  LC_0 Logic Functioning bit
 (39 0)  (111 352)  (111 352)  LC_0 Logic Functioning bit
 (40 0)  (112 352)  (112 352)  LC_0 Logic Functioning bit
 (41 0)  (113 352)  (113 352)  LC_0 Logic Functioning bit
 (42 0)  (114 352)  (114 352)  LC_0 Logic Functioning bit
 (43 0)  (115 352)  (115 352)  LC_0 Logic Functioning bit
 (14 1)  (86 353)  (86 353)  routing T_2_22.sp4_h_r_0 <X> T_2_22.lc_trk_g0_0
 (15 1)  (87 353)  (87 353)  routing T_2_22.sp4_h_r_0 <X> T_2_22.lc_trk_g0_0
 (16 1)  (88 353)  (88 353)  routing T_2_22.sp4_h_r_0 <X> T_2_22.lc_trk_g0_0
 (17 1)  (89 353)  (89 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (31 1)  (103 353)  (103 353)  routing T_2_22.lc_trk_g3_6 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (109 353)  (109 353)  LC_0 Logic Functioning bit
 (39 1)  (111 353)  (111 353)  LC_0 Logic Functioning bit
 (40 1)  (112 353)  (112 353)  LC_0 Logic Functioning bit
 (41 1)  (113 353)  (113 353)  LC_0 Logic Functioning bit
 (42 1)  (114 353)  (114 353)  LC_0 Logic Functioning bit
 (43 1)  (115 353)  (115 353)  LC_0 Logic Functioning bit
 (15 2)  (87 354)  (87 354)  routing T_2_22.top_op_5 <X> T_2_22.lc_trk_g0_5
 (17 2)  (89 354)  (89 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (99 354)  (99 354)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 354)  (101 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 354)  (103 354)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 354)  (104 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (113 354)  (113 354)  LC_1 Logic Functioning bit
 (50 2)  (122 354)  (122 354)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (86 355)  (86 355)  routing T_2_22.top_op_4 <X> T_2_22.lc_trk_g0_4
 (15 3)  (87 355)  (87 355)  routing T_2_22.top_op_4 <X> T_2_22.lc_trk_g0_4
 (17 3)  (89 355)  (89 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (90 355)  (90 355)  routing T_2_22.top_op_5 <X> T_2_22.lc_trk_g0_5
 (22 3)  (94 355)  (94 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (95 355)  (95 355)  routing T_2_22.sp12_h_l_21 <X> T_2_22.lc_trk_g0_6
 (25 3)  (97 355)  (97 355)  routing T_2_22.sp12_h_l_21 <X> T_2_22.lc_trk_g0_6
 (30 3)  (102 355)  (102 355)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (41 3)  (113 355)  (113 355)  LC_1 Logic Functioning bit
 (14 4)  (86 356)  (86 356)  routing T_2_22.sp4_v_b_0 <X> T_2_22.lc_trk_g1_0
 (15 4)  (87 356)  (87 356)  routing T_2_22.lft_op_1 <X> T_2_22.lc_trk_g1_1
 (17 4)  (89 356)  (89 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 356)  (90 356)  routing T_2_22.lft_op_1 <X> T_2_22.lc_trk_g1_1
 (21 4)  (93 356)  (93 356)  routing T_2_22.lft_op_3 <X> T_2_22.lc_trk_g1_3
 (22 4)  (94 356)  (94 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 356)  (96 356)  routing T_2_22.lft_op_3 <X> T_2_22.lc_trk_g1_3
 (16 5)  (88 357)  (88 357)  routing T_2_22.sp4_v_b_0 <X> T_2_22.lc_trk_g1_0
 (17 5)  (89 357)  (89 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (15 6)  (87 358)  (87 358)  routing T_2_22.top_op_5 <X> T_2_22.lc_trk_g1_5
 (17 6)  (89 358)  (89 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (14 7)  (86 359)  (86 359)  routing T_2_22.top_op_4 <X> T_2_22.lc_trk_g1_4
 (15 7)  (87 359)  (87 359)  routing T_2_22.top_op_4 <X> T_2_22.lc_trk_g1_4
 (17 7)  (89 359)  (89 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (90 359)  (90 359)  routing T_2_22.top_op_5 <X> T_2_22.lc_trk_g1_5
 (5 8)  (77 360)  (77 360)  routing T_2_22.sp4_v_b_0 <X> T_2_22.sp4_h_r_6
 (6 8)  (78 360)  (78 360)  routing T_2_22.sp4_h_r_1 <X> T_2_22.sp4_v_b_6
 (9 8)  (81 360)  (81 360)  routing T_2_22.sp4_v_t_42 <X> T_2_22.sp4_h_r_7
 (17 8)  (89 360)  (89 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (98 360)  (98 360)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 360)  (99 360)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 360)  (101 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 360)  (102 360)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 360)  (103 360)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 360)  (104 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 360)  (105 360)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 360)  (108 360)  LC_4 Logic Functioning bit
 (40 8)  (112 360)  (112 360)  LC_4 Logic Functioning bit
 (41 8)  (113 360)  (113 360)  LC_4 Logic Functioning bit
 (42 8)  (114 360)  (114 360)  LC_4 Logic Functioning bit
 (43 8)  (115 360)  (115 360)  LC_4 Logic Functioning bit
 (4 9)  (76 361)  (76 361)  routing T_2_22.sp4_v_b_0 <X> T_2_22.sp4_h_r_6
 (6 9)  (78 361)  (78 361)  routing T_2_22.sp4_v_b_0 <X> T_2_22.sp4_h_r_6
 (18 9)  (90 361)  (90 361)  routing T_2_22.sp4_r_v_b_33 <X> T_2_22.lc_trk_g2_1
 (22 9)  (94 361)  (94 361)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (96 361)  (96 361)  routing T_2_22.tnr_op_2 <X> T_2_22.lc_trk_g2_2
 (27 9)  (99 361)  (99 361)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 361)  (101 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 361)  (104 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (106 361)  (106 361)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.input_2_4
 (35 9)  (107 361)  (107 361)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.input_2_4
 (40 9)  (112 361)  (112 361)  LC_4 Logic Functioning bit
 (41 9)  (113 361)  (113 361)  LC_4 Logic Functioning bit
 (42 9)  (114 361)  (114 361)  LC_4 Logic Functioning bit
 (43 9)  (115 361)  (115 361)  LC_4 Logic Functioning bit
 (17 10)  (89 362)  (89 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 362)  (90 362)  routing T_2_22.wire_logic_cluster/lc_5/out <X> T_2_22.lc_trk_g2_5
 (21 10)  (93 362)  (93 362)  routing T_2_22.sp4_v_t_18 <X> T_2_22.lc_trk_g2_7
 (22 10)  (94 362)  (94 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (95 362)  (95 362)  routing T_2_22.sp4_v_t_18 <X> T_2_22.lc_trk_g2_7
 (29 10)  (101 362)  (101 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 362)  (102 362)  routing T_2_22.lc_trk_g0_6 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 362)  (104 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 362)  (106 362)  routing T_2_22.lc_trk_g1_1 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 362)  (109 362)  LC_5 Logic Functioning bit
 (39 10)  (111 362)  (111 362)  LC_5 Logic Functioning bit
 (40 10)  (112 362)  (112 362)  LC_5 Logic Functioning bit
 (41 10)  (113 362)  (113 362)  LC_5 Logic Functioning bit
 (42 10)  (114 362)  (114 362)  LC_5 Logic Functioning bit
 (43 10)  (115 362)  (115 362)  LC_5 Logic Functioning bit
 (30 11)  (102 363)  (102 363)  routing T_2_22.lc_trk_g0_6 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (109 363)  (109 363)  LC_5 Logic Functioning bit
 (39 11)  (111 363)  (111 363)  LC_5 Logic Functioning bit
 (40 11)  (112 363)  (112 363)  LC_5 Logic Functioning bit
 (41 11)  (113 363)  (113 363)  LC_5 Logic Functioning bit
 (42 11)  (114 363)  (114 363)  LC_5 Logic Functioning bit
 (43 11)  (115 363)  (115 363)  LC_5 Logic Functioning bit
 (14 12)  (86 364)  (86 364)  routing T_2_22.sp12_v_b_0 <X> T_2_22.lc_trk_g3_0
 (21 12)  (93 364)  (93 364)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g3_3
 (22 12)  (94 364)  (94 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 364)  (95 364)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g3_3
 (28 12)  (100 364)  (100 364)  routing T_2_22.lc_trk_g2_1 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 364)  (101 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 364)  (103 364)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 364)  (104 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 364)  (105 364)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 364)  (108 364)  LC_6 Logic Functioning bit
 (38 12)  (110 364)  (110 364)  LC_6 Logic Functioning bit
 (39 12)  (111 364)  (111 364)  LC_6 Logic Functioning bit
 (40 12)  (112 364)  (112 364)  LC_6 Logic Functioning bit
 (41 12)  (113 364)  (113 364)  LC_6 Logic Functioning bit
 (43 12)  (115 364)  (115 364)  LC_6 Logic Functioning bit
 (50 12)  (122 364)  (122 364)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (86 365)  (86 365)  routing T_2_22.sp12_v_b_0 <X> T_2_22.lc_trk_g3_0
 (15 13)  (87 365)  (87 365)  routing T_2_22.sp12_v_b_0 <X> T_2_22.lc_trk_g3_0
 (17 13)  (89 365)  (89 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (21 13)  (93 365)  (93 365)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g3_3
 (26 13)  (98 365)  (98 365)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 365)  (99 365)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 365)  (100 365)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 365)  (101 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 365)  (103 365)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 365)  (108 365)  LC_6 Logic Functioning bit
 (38 13)  (110 365)  (110 365)  LC_6 Logic Functioning bit
 (39 13)  (111 365)  (111 365)  LC_6 Logic Functioning bit
 (40 13)  (112 365)  (112 365)  LC_6 Logic Functioning bit
 (41 13)  (113 365)  (113 365)  LC_6 Logic Functioning bit
 (42 13)  (114 365)  (114 365)  LC_6 Logic Functioning bit
 (43 13)  (115 365)  (115 365)  LC_6 Logic Functioning bit
 (29 14)  (101 366)  (101 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 366)  (104 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 366)  (105 366)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 366)  (108 366)  LC_7 Logic Functioning bit
 (37 14)  (109 366)  (109 366)  LC_7 Logic Functioning bit
 (38 14)  (110 366)  (110 366)  LC_7 Logic Functioning bit
 (39 14)  (111 366)  (111 366)  LC_7 Logic Functioning bit
 (41 14)  (113 366)  (113 366)  LC_7 Logic Functioning bit
 (43 14)  (115 366)  (115 366)  LC_7 Logic Functioning bit
 (22 15)  (94 367)  (94 367)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (96 367)  (96 367)  routing T_2_22.tnr_op_6 <X> T_2_22.lc_trk_g3_6
 (27 15)  (99 367)  (99 367)  routing T_2_22.lc_trk_g3_0 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 367)  (100 367)  routing T_2_22.lc_trk_g3_0 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 367)  (101 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 367)  (103 367)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 367)  (104 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (106 367)  (106 367)  routing T_2_22.lc_trk_g1_0 <X> T_2_22.input_2_7
 (36 15)  (108 367)  (108 367)  LC_7 Logic Functioning bit
 (38 15)  (110 367)  (110 367)  LC_7 Logic Functioning bit
 (39 15)  (111 367)  (111 367)  LC_7 Logic Functioning bit
 (41 15)  (113 367)  (113 367)  LC_7 Logic Functioning bit
 (43 15)  (115 367)  (115 367)  LC_7 Logic Functioning bit
 (46 15)  (118 367)  (118 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_22

 (3 0)  (129 352)  (129 352)  routing T_3_22.sp12_h_r_0 <X> T_3_22.sp12_v_b_0
 (14 0)  (140 352)  (140 352)  routing T_3_22.sp4_h_l_5 <X> T_3_22.lc_trk_g0_0
 (15 0)  (141 352)  (141 352)  routing T_3_22.sp4_h_r_9 <X> T_3_22.lc_trk_g0_1
 (16 0)  (142 352)  (142 352)  routing T_3_22.sp4_h_r_9 <X> T_3_22.lc_trk_g0_1
 (17 0)  (143 352)  (143 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (144 352)  (144 352)  routing T_3_22.sp4_h_r_9 <X> T_3_22.lc_trk_g0_1
 (21 0)  (147 352)  (147 352)  routing T_3_22.sp4_h_r_19 <X> T_3_22.lc_trk_g0_3
 (22 0)  (148 352)  (148 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (149 352)  (149 352)  routing T_3_22.sp4_h_r_19 <X> T_3_22.lc_trk_g0_3
 (24 0)  (150 352)  (150 352)  routing T_3_22.sp4_h_r_19 <X> T_3_22.lc_trk_g0_3
 (26 0)  (152 352)  (152 352)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 352)  (153 352)  routing T_3_22.lc_trk_g1_0 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 352)  (155 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 352)  (157 352)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 352)  (158 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 352)  (159 352)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 352)  (160 352)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 352)  (162 352)  LC_0 Logic Functioning bit
 (37 0)  (163 352)  (163 352)  LC_0 Logic Functioning bit
 (38 0)  (164 352)  (164 352)  LC_0 Logic Functioning bit
 (41 0)  (167 352)  (167 352)  LC_0 Logic Functioning bit
 (42 0)  (168 352)  (168 352)  LC_0 Logic Functioning bit
 (43 0)  (169 352)  (169 352)  LC_0 Logic Functioning bit
 (3 1)  (129 353)  (129 353)  routing T_3_22.sp12_h_r_0 <X> T_3_22.sp12_v_b_0
 (14 1)  (140 353)  (140 353)  routing T_3_22.sp4_h_l_5 <X> T_3_22.lc_trk_g0_0
 (15 1)  (141 353)  (141 353)  routing T_3_22.sp4_h_l_5 <X> T_3_22.lc_trk_g0_0
 (16 1)  (142 353)  (142 353)  routing T_3_22.sp4_h_l_5 <X> T_3_22.lc_trk_g0_0
 (17 1)  (143 353)  (143 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (147 353)  (147 353)  routing T_3_22.sp4_h_r_19 <X> T_3_22.lc_trk_g0_3
 (22 1)  (148 353)  (148 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (149 353)  (149 353)  routing T_3_22.sp4_h_r_2 <X> T_3_22.lc_trk_g0_2
 (24 1)  (150 353)  (150 353)  routing T_3_22.sp4_h_r_2 <X> T_3_22.lc_trk_g0_2
 (25 1)  (151 353)  (151 353)  routing T_3_22.sp4_h_r_2 <X> T_3_22.lc_trk_g0_2
 (29 1)  (155 353)  (155 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 353)  (158 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (161 353)  (161 353)  routing T_3_22.lc_trk_g0_2 <X> T_3_22.input_2_0
 (36 1)  (162 353)  (162 353)  LC_0 Logic Functioning bit
 (37 1)  (163 353)  (163 353)  LC_0 Logic Functioning bit
 (38 1)  (164 353)  (164 353)  LC_0 Logic Functioning bit
 (40 1)  (166 353)  (166 353)  LC_0 Logic Functioning bit
 (42 1)  (168 353)  (168 353)  LC_0 Logic Functioning bit
 (43 1)  (169 353)  (169 353)  LC_0 Logic Functioning bit
 (53 1)  (179 353)  (179 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (140 354)  (140 354)  routing T_3_22.wire_logic_cluster/lc_4/out <X> T_3_22.lc_trk_g0_4
 (16 2)  (142 354)  (142 354)  routing T_3_22.sp4_v_b_5 <X> T_3_22.lc_trk_g0_5
 (17 2)  (143 354)  (143 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (144 354)  (144 354)  routing T_3_22.sp4_v_b_5 <X> T_3_22.lc_trk_g0_5
 (26 2)  (152 354)  (152 354)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (154 354)  (154 354)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 354)  (155 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 354)  (157 354)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 354)  (158 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 354)  (159 354)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 354)  (161 354)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.input_2_1
 (36 2)  (162 354)  (162 354)  LC_1 Logic Functioning bit
 (37 2)  (163 354)  (163 354)  LC_1 Logic Functioning bit
 (38 2)  (164 354)  (164 354)  LC_1 Logic Functioning bit
 (39 2)  (165 354)  (165 354)  LC_1 Logic Functioning bit
 (40 2)  (166 354)  (166 354)  LC_1 Logic Functioning bit
 (41 2)  (167 354)  (167 354)  LC_1 Logic Functioning bit
 (43 2)  (169 354)  (169 354)  LC_1 Logic Functioning bit
 (17 3)  (143 355)  (143 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (153 355)  (153 355)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 355)  (154 355)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 355)  (155 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 355)  (158 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (159 355)  (159 355)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.input_2_1
 (36 3)  (162 355)  (162 355)  LC_1 Logic Functioning bit
 (38 3)  (164 355)  (164 355)  LC_1 Logic Functioning bit
 (39 3)  (165 355)  (165 355)  LC_1 Logic Functioning bit
 (40 3)  (166 355)  (166 355)  LC_1 Logic Functioning bit
 (41 3)  (167 355)  (167 355)  LC_1 Logic Functioning bit
 (43 3)  (169 355)  (169 355)  LC_1 Logic Functioning bit
 (46 3)  (172 355)  (172 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (140 356)  (140 356)  routing T_3_22.sp4_v_b_0 <X> T_3_22.lc_trk_g1_0
 (15 4)  (141 356)  (141 356)  routing T_3_22.sp12_h_r_1 <X> T_3_22.lc_trk_g1_1
 (17 4)  (143 356)  (143 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (144 356)  (144 356)  routing T_3_22.sp12_h_r_1 <X> T_3_22.lc_trk_g1_1
 (27 4)  (153 356)  (153 356)  routing T_3_22.lc_trk_g1_0 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 356)  (155 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 356)  (157 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 356)  (158 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 356)  (159 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 356)  (160 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (39 4)  (165 356)  (165 356)  LC_2 Logic Functioning bit
 (16 5)  (142 357)  (142 357)  routing T_3_22.sp4_v_b_0 <X> T_3_22.lc_trk_g1_0
 (17 5)  (143 357)  (143 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (144 357)  (144 357)  routing T_3_22.sp12_h_r_1 <X> T_3_22.lc_trk_g1_1
 (28 5)  (154 357)  (154 357)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 357)  (155 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 357)  (158 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (160 357)  (160 357)  routing T_3_22.lc_trk_g1_1 <X> T_3_22.input_2_2
 (21 6)  (147 358)  (147 358)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g1_7
 (22 6)  (148 358)  (148 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (149 358)  (149 358)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g1_7
 (26 6)  (152 358)  (152 358)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (31 6)  (157 358)  (157 358)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 358)  (158 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (163 358)  (163 358)  LC_3 Logic Functioning bit
 (42 6)  (168 358)  (168 358)  LC_3 Logic Functioning bit
 (43 6)  (169 358)  (169 358)  LC_3 Logic Functioning bit
 (50 6)  (176 358)  (176 358)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (147 359)  (147 359)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g1_7
 (22 7)  (148 359)  (148 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (150 359)  (150 359)  routing T_3_22.top_op_6 <X> T_3_22.lc_trk_g1_6
 (25 7)  (151 359)  (151 359)  routing T_3_22.top_op_6 <X> T_3_22.lc_trk_g1_6
 (28 7)  (154 359)  (154 359)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 359)  (155 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (162 359)  (162 359)  LC_3 Logic Functioning bit
 (42 7)  (168 359)  (168 359)  LC_3 Logic Functioning bit
 (43 7)  (169 359)  (169 359)  LC_3 Logic Functioning bit
 (14 8)  (140 360)  (140 360)  routing T_3_22.sp4_v_b_24 <X> T_3_22.lc_trk_g2_0
 (29 8)  (155 360)  (155 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 360)  (157 360)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 360)  (158 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 360)  (160 360)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (166 360)  (166 360)  LC_4 Logic Functioning bit
 (42 8)  (168 360)  (168 360)  LC_4 Logic Functioning bit
 (12 9)  (138 361)  (138 361)  routing T_3_22.sp4_h_r_8 <X> T_3_22.sp4_v_b_8
 (16 9)  (142 361)  (142 361)  routing T_3_22.sp4_v_b_24 <X> T_3_22.lc_trk_g2_0
 (17 9)  (143 361)  (143 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (31 9)  (157 361)  (157 361)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (40 9)  (166 361)  (166 361)  LC_4 Logic Functioning bit
 (42 9)  (168 361)  (168 361)  LC_4 Logic Functioning bit
 (10 10)  (136 362)  (136 362)  routing T_3_22.sp4_v_b_2 <X> T_3_22.sp4_h_l_42
 (15 10)  (141 362)  (141 362)  routing T_3_22.tnl_op_5 <X> T_3_22.lc_trk_g2_5
 (17 10)  (143 362)  (143 362)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (151 362)  (151 362)  routing T_3_22.sp4_v_b_30 <X> T_3_22.lc_trk_g2_6
 (26 10)  (152 362)  (152 362)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 362)  (155 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 362)  (158 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 362)  (160 362)  routing T_3_22.lc_trk_g1_1 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 362)  (162 362)  LC_5 Logic Functioning bit
 (37 10)  (163 362)  (163 362)  LC_5 Logic Functioning bit
 (38 10)  (164 362)  (164 362)  LC_5 Logic Functioning bit
 (39 10)  (165 362)  (165 362)  LC_5 Logic Functioning bit
 (40 10)  (166 362)  (166 362)  LC_5 Logic Functioning bit
 (41 10)  (167 362)  (167 362)  LC_5 Logic Functioning bit
 (42 10)  (168 362)  (168 362)  LC_5 Logic Functioning bit
 (50 10)  (176 362)  (176 362)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (129 363)  (129 363)  routing T_3_22.sp12_v_b_1 <X> T_3_22.sp12_h_l_22
 (15 11)  (141 363)  (141 363)  routing T_3_22.sp4_v_t_33 <X> T_3_22.lc_trk_g2_4
 (16 11)  (142 363)  (142 363)  routing T_3_22.sp4_v_t_33 <X> T_3_22.lc_trk_g2_4
 (17 11)  (143 363)  (143 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (144 363)  (144 363)  routing T_3_22.tnl_op_5 <X> T_3_22.lc_trk_g2_5
 (22 11)  (148 363)  (148 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (149 363)  (149 363)  routing T_3_22.sp4_v_b_30 <X> T_3_22.lc_trk_g2_6
 (27 11)  (153 363)  (153 363)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 363)  (154 363)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 363)  (155 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (163 363)  (163 363)  LC_5 Logic Functioning bit
 (39 11)  (165 363)  (165 363)  LC_5 Logic Functioning bit
 (40 11)  (166 363)  (166 363)  LC_5 Logic Functioning bit
 (46 11)  (172 363)  (172 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (129 364)  (129 364)  routing T_3_22.sp12_v_b_1 <X> T_3_22.sp12_h_r_1
 (12 12)  (138 364)  (138 364)  routing T_3_22.sp4_v_b_11 <X> T_3_22.sp4_h_r_11
 (17 12)  (143 364)  (143 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (155 364)  (155 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 364)  (157 364)  routing T_3_22.lc_trk_g0_5 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 364)  (158 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (163 364)  (163 364)  LC_6 Logic Functioning bit
 (39 12)  (165 364)  (165 364)  LC_6 Logic Functioning bit
 (40 12)  (166 364)  (166 364)  LC_6 Logic Functioning bit
 (42 12)  (168 364)  (168 364)  LC_6 Logic Functioning bit
 (3 13)  (129 365)  (129 365)  routing T_3_22.sp12_v_b_1 <X> T_3_22.sp12_h_r_1
 (4 13)  (130 365)  (130 365)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_r_9
 (11 13)  (137 365)  (137 365)  routing T_3_22.sp4_v_b_11 <X> T_3_22.sp4_h_r_11
 (27 13)  (153 365)  (153 365)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 365)  (154 365)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 365)  (155 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 365)  (156 365)  routing T_3_22.lc_trk_g0_3 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (37 13)  (163 365)  (163 365)  LC_6 Logic Functioning bit
 (39 13)  (165 365)  (165 365)  LC_6 Logic Functioning bit
 (48 13)  (174 365)  (174 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (27 14)  (153 366)  (153 366)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 366)  (155 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 366)  (156 366)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 366)  (157 366)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 366)  (158 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 366)  (159 366)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (40 14)  (166 366)  (166 366)  LC_7 Logic Functioning bit
 (42 14)  (168 366)  (168 366)  LC_7 Logic Functioning bit
 (15 15)  (141 367)  (141 367)  routing T_3_22.tnr_op_4 <X> T_3_22.lc_trk_g3_4
 (17 15)  (143 367)  (143 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (156 367)  (156 367)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 367)  (157 367)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (40 15)  (166 367)  (166 367)  LC_7 Logic Functioning bit
 (42 15)  (168 367)  (168 367)  LC_7 Logic Functioning bit
 (48 15)  (174 367)  (174 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_22

 (5 0)  (185 352)  (185 352)  routing T_4_22.sp4_v_b_6 <X> T_4_22.sp4_h_r_0
 (12 0)  (192 352)  (192 352)  routing T_4_22.sp4_v_b_2 <X> T_4_22.sp4_h_r_2
 (21 0)  (201 352)  (201 352)  routing T_4_22.sp4_v_b_11 <X> T_4_22.lc_trk_g0_3
 (22 0)  (202 352)  (202 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (203 352)  (203 352)  routing T_4_22.sp4_v_b_11 <X> T_4_22.lc_trk_g0_3
 (29 0)  (209 352)  (209 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 352)  (212 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 352)  (214 352)  routing T_4_22.lc_trk_g1_0 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (43 0)  (223 352)  (223 352)  LC_0 Logic Functioning bit
 (4 1)  (184 353)  (184 353)  routing T_4_22.sp4_v_b_6 <X> T_4_22.sp4_h_r_0
 (6 1)  (186 353)  (186 353)  routing T_4_22.sp4_v_b_6 <X> T_4_22.sp4_h_r_0
 (9 1)  (189 353)  (189 353)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_v_b_1
 (11 1)  (191 353)  (191 353)  routing T_4_22.sp4_v_b_2 <X> T_4_22.sp4_h_r_2
 (21 1)  (201 353)  (201 353)  routing T_4_22.sp4_v_b_11 <X> T_4_22.lc_trk_g0_3
 (28 1)  (208 353)  (208 353)  routing T_4_22.lc_trk_g2_0 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 353)  (209 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 353)  (210 353)  routing T_4_22.lc_trk_g0_3 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 353)  (212 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (213 353)  (213 353)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.input_2_0
 (35 1)  (215 353)  (215 353)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.input_2_0
 (51 1)  (231 353)  (231 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (181 354)  (181 354)  routing T_4_22.glb_netwk_5 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (182 354)  (182 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (194 354)  (194 354)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (15 2)  (195 354)  (195 354)  routing T_4_22.sp4_v_b_21 <X> T_4_22.lc_trk_g0_5
 (16 2)  (196 354)  (196 354)  routing T_4_22.sp4_v_b_21 <X> T_4_22.lc_trk_g0_5
 (17 2)  (197 354)  (197 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (208 354)  (208 354)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 354)  (209 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 354)  (210 354)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 354)  (212 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 354)  (213 354)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 354)  (214 354)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 354)  (216 354)  LC_1 Logic Functioning bit
 (38 2)  (218 354)  (218 354)  LC_1 Logic Functioning bit
 (41 2)  (221 354)  (221 354)  LC_1 Logic Functioning bit
 (43 2)  (223 354)  (223 354)  LC_1 Logic Functioning bit
 (50 2)  (230 354)  (230 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 355)  (180 355)  routing T_4_22.glb_netwk_5 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (14 3)  (194 355)  (194 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (15 3)  (195 355)  (195 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (16 3)  (196 355)  (196 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (17 3)  (197 355)  (197 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (206 355)  (206 355)  routing T_4_22.lc_trk_g2_3 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 355)  (208 355)  routing T_4_22.lc_trk_g2_3 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 355)  (209 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 355)  (210 355)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 355)  (211 355)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 355)  (216 355)  LC_1 Logic Functioning bit
 (37 3)  (217 355)  (217 355)  LC_1 Logic Functioning bit
 (38 3)  (218 355)  (218 355)  LC_1 Logic Functioning bit
 (41 3)  (221 355)  (221 355)  LC_1 Logic Functioning bit
 (43 3)  (223 355)  (223 355)  LC_1 Logic Functioning bit
 (3 4)  (183 356)  (183 356)  routing T_4_22.sp12_v_b_0 <X> T_4_22.sp12_h_r_0
 (5 4)  (185 356)  (185 356)  routing T_4_22.sp4_v_b_3 <X> T_4_22.sp4_h_r_3
 (8 4)  (188 356)  (188 356)  routing T_4_22.sp4_v_b_4 <X> T_4_22.sp4_h_r_4
 (9 4)  (189 356)  (189 356)  routing T_4_22.sp4_v_b_4 <X> T_4_22.sp4_h_r_4
 (14 4)  (194 356)  (194 356)  routing T_4_22.sp4_h_r_8 <X> T_4_22.lc_trk_g1_0
 (17 4)  (197 356)  (197 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (202 356)  (202 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (203 356)  (203 356)  routing T_4_22.sp4_v_b_19 <X> T_4_22.lc_trk_g1_3
 (24 4)  (204 356)  (204 356)  routing T_4_22.sp4_v_b_19 <X> T_4_22.lc_trk_g1_3
 (27 4)  (207 356)  (207 356)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 356)  (208 356)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 356)  (209 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 356)  (211 356)  routing T_4_22.lc_trk_g0_5 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 356)  (212 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 356)  (216 356)  LC_2 Logic Functioning bit
 (38 4)  (218 356)  (218 356)  LC_2 Logic Functioning bit
 (39 4)  (219 356)  (219 356)  LC_2 Logic Functioning bit
 (40 4)  (220 356)  (220 356)  LC_2 Logic Functioning bit
 (41 4)  (221 356)  (221 356)  LC_2 Logic Functioning bit
 (45 4)  (225 356)  (225 356)  LC_2 Logic Functioning bit
 (47 4)  (227 356)  (227 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (230 356)  (230 356)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (231 356)  (231 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_v_b_0 <X> T_4_22.sp12_h_r_0
 (6 5)  (186 357)  (186 357)  routing T_4_22.sp4_v_b_3 <X> T_4_22.sp4_h_r_3
 (15 5)  (195 357)  (195 357)  routing T_4_22.sp4_h_r_8 <X> T_4_22.lc_trk_g1_0
 (16 5)  (196 357)  (196 357)  routing T_4_22.sp4_h_r_8 <X> T_4_22.lc_trk_g1_0
 (17 5)  (197 357)  (197 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (30 5)  (210 357)  (210 357)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 357)  (216 357)  LC_2 Logic Functioning bit
 (38 5)  (218 357)  (218 357)  LC_2 Logic Functioning bit
 (39 5)  (219 357)  (219 357)  LC_2 Logic Functioning bit
 (40 5)  (220 357)  (220 357)  LC_2 Logic Functioning bit
 (41 5)  (221 357)  (221 357)  LC_2 Logic Functioning bit
 (45 5)  (225 357)  (225 357)  LC_2 Logic Functioning bit
 (26 6)  (206 358)  (206 358)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 358)  (209 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 358)  (210 358)  routing T_4_22.lc_trk_g0_4 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 358)  (212 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 358)  (214 358)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 358)  (217 358)  LC_3 Logic Functioning bit
 (39 6)  (219 358)  (219 358)  LC_3 Logic Functioning bit
 (40 6)  (220 358)  (220 358)  LC_3 Logic Functioning bit
 (41 6)  (221 358)  (221 358)  LC_3 Logic Functioning bit
 (42 6)  (222 358)  (222 358)  LC_3 Logic Functioning bit
 (43 6)  (223 358)  (223 358)  LC_3 Logic Functioning bit
 (22 7)  (202 359)  (202 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (206 359)  (206 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 359)  (207 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 359)  (208 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 359)  (209 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 359)  (216 359)  LC_3 Logic Functioning bit
 (37 7)  (217 359)  (217 359)  LC_3 Logic Functioning bit
 (38 7)  (218 359)  (218 359)  LC_3 Logic Functioning bit
 (39 7)  (219 359)  (219 359)  LC_3 Logic Functioning bit
 (40 7)  (220 359)  (220 359)  LC_3 Logic Functioning bit
 (41 7)  (221 359)  (221 359)  LC_3 Logic Functioning bit
 (42 7)  (222 359)  (222 359)  LC_3 Logic Functioning bit
 (43 7)  (223 359)  (223 359)  LC_3 Logic Functioning bit
 (14 8)  (194 360)  (194 360)  routing T_4_22.bnl_op_0 <X> T_4_22.lc_trk_g2_0
 (22 8)  (202 360)  (202 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (205 360)  (205 360)  routing T_4_22.sp4_h_r_34 <X> T_4_22.lc_trk_g2_2
 (28 8)  (208 360)  (208 360)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 360)  (209 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 360)  (210 360)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 360)  (211 360)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 360)  (212 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 360)  (214 360)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 360)  (217 360)  LC_4 Logic Functioning bit
 (39 8)  (219 360)  (219 360)  LC_4 Logic Functioning bit
 (42 8)  (222 360)  (222 360)  LC_4 Logic Functioning bit
 (46 8)  (226 360)  (226 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (230 360)  (230 360)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (194 361)  (194 361)  routing T_4_22.bnl_op_0 <X> T_4_22.lc_trk_g2_0
 (17 9)  (197 361)  (197 361)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (201 361)  (201 361)  routing T_4_22.sp4_r_v_b_35 <X> T_4_22.lc_trk_g2_3
 (22 9)  (202 361)  (202 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 361)  (203 361)  routing T_4_22.sp4_h_r_34 <X> T_4_22.lc_trk_g2_2
 (24 9)  (204 361)  (204 361)  routing T_4_22.sp4_h_r_34 <X> T_4_22.lc_trk_g2_2
 (26 9)  (206 361)  (206 361)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 361)  (207 361)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 361)  (209 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 361)  (210 361)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 361)  (211 361)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (217 361)  (217 361)  LC_4 Logic Functioning bit
 (39 9)  (219 361)  (219 361)  LC_4 Logic Functioning bit
 (4 10)  (184 362)  (184 362)  routing T_4_22.sp4_h_r_6 <X> T_4_22.sp4_v_t_43
 (8 10)  (188 362)  (188 362)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_l_42
 (9 10)  (189 362)  (189 362)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_l_42
 (10 10)  (190 362)  (190 362)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_l_42
 (22 10)  (202 362)  (202 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 362)  (203 362)  routing T_4_22.sp4_h_r_31 <X> T_4_22.lc_trk_g2_7
 (24 10)  (204 362)  (204 362)  routing T_4_22.sp4_h_r_31 <X> T_4_22.lc_trk_g2_7
 (25 10)  (205 362)  (205 362)  routing T_4_22.sp4_h_r_38 <X> T_4_22.lc_trk_g2_6
 (5 11)  (185 363)  (185 363)  routing T_4_22.sp4_h_r_6 <X> T_4_22.sp4_v_t_43
 (21 11)  (201 363)  (201 363)  routing T_4_22.sp4_h_r_31 <X> T_4_22.lc_trk_g2_7
 (22 11)  (202 363)  (202 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (203 363)  (203 363)  routing T_4_22.sp4_h_r_38 <X> T_4_22.lc_trk_g2_6
 (24 11)  (204 363)  (204 363)  routing T_4_22.sp4_h_r_38 <X> T_4_22.lc_trk_g2_6
 (22 12)  (202 364)  (202 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (204 364)  (204 364)  routing T_4_22.tnl_op_3 <X> T_4_22.lc_trk_g3_3
 (25 12)  (205 364)  (205 364)  routing T_4_22.wire_logic_cluster/lc_2/out <X> T_4_22.lc_trk_g3_2
 (21 13)  (201 365)  (201 365)  routing T_4_22.tnl_op_3 <X> T_4_22.lc_trk_g3_3
 (22 13)  (202 365)  (202 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (180 366)  (180 366)  routing T_4_22.glb_netwk_6 <X> T_4_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 366)  (181 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (180 367)  (180 367)  routing T_4_22.glb_netwk_6 <X> T_4_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (202 367)  (202 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (204 367)  (204 367)  routing T_4_22.tnl_op_6 <X> T_4_22.lc_trk_g3_6
 (25 15)  (205 367)  (205 367)  routing T_4_22.tnl_op_6 <X> T_4_22.lc_trk_g3_6


LogicTile_5_22

 (11 0)  (245 352)  (245 352)  routing T_5_22.sp4_h_r_9 <X> T_5_22.sp4_v_b_2
 (25 0)  (259 352)  (259 352)  routing T_5_22.lft_op_2 <X> T_5_22.lc_trk_g0_2
 (26 0)  (260 352)  (260 352)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 352)  (261 352)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 352)  (262 352)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 352)  (265 352)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 352)  (267 352)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 352)  (270 352)  LC_0 Logic Functioning bit
 (37 0)  (271 352)  (271 352)  LC_0 Logic Functioning bit
 (42 0)  (276 352)  (276 352)  LC_0 Logic Functioning bit
 (43 0)  (277 352)  (277 352)  LC_0 Logic Functioning bit
 (45 0)  (279 352)  (279 352)  LC_0 Logic Functioning bit
 (22 1)  (256 353)  (256 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 353)  (258 353)  routing T_5_22.lft_op_2 <X> T_5_22.lc_trk_g0_2
 (27 1)  (261 353)  (261 353)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 353)  (265 353)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 353)  (266 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (267 353)  (267 353)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_0
 (34 1)  (268 353)  (268 353)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_0
 (35 1)  (269 353)  (269 353)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_0
 (36 1)  (270 353)  (270 353)  LC_0 Logic Functioning bit
 (37 1)  (271 353)  (271 353)  LC_0 Logic Functioning bit
 (41 1)  (275 353)  (275 353)  LC_0 Logic Functioning bit
 (42 1)  (276 353)  (276 353)  LC_0 Logic Functioning bit
 (43 1)  (277 353)  (277 353)  LC_0 Logic Functioning bit
 (45 1)  (279 353)  (279 353)  LC_0 Logic Functioning bit
 (47 1)  (281 353)  (281 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (285 353)  (285 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (235 354)  (235 354)  routing T_5_22.glb_netwk_5 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (236 354)  (236 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (234 355)  (234 355)  routing T_5_22.glb_netwk_5 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (25 4)  (259 356)  (259 356)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 356)  (261 356)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 356)  (271 356)  LC_2 Logic Functioning bit
 (39 4)  (273 356)  (273 356)  LC_2 Logic Functioning bit
 (45 4)  (279 356)  (279 356)  LC_2 Logic Functioning bit
 (10 5)  (244 357)  (244 357)  routing T_5_22.sp4_h_r_11 <X> T_5_22.sp4_v_b_4
 (22 5)  (256 357)  (256 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (257 357)  (257 357)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (24 5)  (258 357)  (258 357)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 357)  (264 357)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 357)  (266 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (267 357)  (267 357)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.input_2_2
 (35 5)  (269 357)  (269 357)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.input_2_2
 (36 5)  (270 357)  (270 357)  LC_2 Logic Functioning bit
 (38 5)  (272 357)  (272 357)  LC_2 Logic Functioning bit
 (43 5)  (277 357)  (277 357)  LC_2 Logic Functioning bit
 (45 5)  (279 357)  (279 357)  LC_2 Logic Functioning bit
 (47 5)  (281 357)  (281 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (3 6)  (237 358)  (237 358)  routing T_5_22.sp12_h_r_0 <X> T_5_22.sp12_v_t_23
 (16 6)  (250 358)  (250 358)  routing T_5_22.sp4_v_b_5 <X> T_5_22.lc_trk_g1_5
 (17 6)  (251 358)  (251 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (252 358)  (252 358)  routing T_5_22.sp4_v_b_5 <X> T_5_22.lc_trk_g1_5
 (3 7)  (237 359)  (237 359)  routing T_5_22.sp12_h_r_0 <X> T_5_22.sp12_v_t_23
 (8 7)  (242 359)  (242 359)  routing T_5_22.sp4_v_b_1 <X> T_5_22.sp4_v_t_41
 (10 7)  (244 359)  (244 359)  routing T_5_22.sp4_v_b_1 <X> T_5_22.sp4_v_t_41
 (25 8)  (259 360)  (259 360)  routing T_5_22.wire_logic_cluster/lc_2/out <X> T_5_22.lc_trk_g2_2
 (31 8)  (265 360)  (265 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 360)  (266 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 360)  (267 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 360)  (268 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 360)  (270 360)  LC_4 Logic Functioning bit
 (38 8)  (272 360)  (272 360)  LC_4 Logic Functioning bit
 (40 8)  (274 360)  (274 360)  LC_4 Logic Functioning bit
 (41 8)  (275 360)  (275 360)  LC_4 Logic Functioning bit
 (42 8)  (276 360)  (276 360)  LC_4 Logic Functioning bit
 (43 8)  (277 360)  (277 360)  LC_4 Logic Functioning bit
 (52 8)  (286 360)  (286 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (256 361)  (256 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (260 361)  (260 361)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 361)  (263 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 361)  (265 361)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 361)  (271 361)  LC_4 Logic Functioning bit
 (39 9)  (273 361)  (273 361)  LC_4 Logic Functioning bit
 (40 9)  (274 361)  (274 361)  LC_4 Logic Functioning bit
 (41 9)  (275 361)  (275 361)  LC_4 Logic Functioning bit
 (42 9)  (276 361)  (276 361)  LC_4 Logic Functioning bit
 (43 9)  (277 361)  (277 361)  LC_4 Logic Functioning bit
 (14 10)  (248 362)  (248 362)  routing T_5_22.sp12_v_t_3 <X> T_5_22.lc_trk_g2_4
 (21 10)  (255 362)  (255 362)  routing T_5_22.sp4_v_t_26 <X> T_5_22.lc_trk_g2_7
 (22 10)  (256 362)  (256 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 362)  (257 362)  routing T_5_22.sp4_v_t_26 <X> T_5_22.lc_trk_g2_7
 (27 10)  (261 362)  (261 362)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 362)  (262 362)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 362)  (267 362)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (41 10)  (275 362)  (275 362)  LC_5 Logic Functioning bit
 (42 10)  (276 362)  (276 362)  LC_5 Logic Functioning bit
 (43 10)  (277 362)  (277 362)  LC_5 Logic Functioning bit
 (50 10)  (284 362)  (284 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (248 363)  (248 363)  routing T_5_22.sp12_v_t_3 <X> T_5_22.lc_trk_g2_4
 (15 11)  (249 363)  (249 363)  routing T_5_22.sp12_v_t_3 <X> T_5_22.lc_trk_g2_4
 (17 11)  (251 363)  (251 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (21 11)  (255 363)  (255 363)  routing T_5_22.sp4_v_t_26 <X> T_5_22.lc_trk_g2_7
 (31 11)  (265 363)  (265 363)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (41 11)  (275 363)  (275 363)  LC_5 Logic Functioning bit
 (42 11)  (276 363)  (276 363)  LC_5 Logic Functioning bit
 (43 11)  (277 363)  (277 363)  LC_5 Logic Functioning bit
 (16 12)  (250 364)  (250 364)  routing T_5_22.sp12_v_t_6 <X> T_5_22.lc_trk_g3_1
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (255 364)  (255 364)  routing T_5_22.sp4_h_r_35 <X> T_5_22.lc_trk_g3_3
 (22 12)  (256 364)  (256 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (257 364)  (257 364)  routing T_5_22.sp4_h_r_35 <X> T_5_22.lc_trk_g3_3
 (24 12)  (258 364)  (258 364)  routing T_5_22.sp4_h_r_35 <X> T_5_22.lc_trk_g3_3
 (26 12)  (260 364)  (260 364)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 364)  (261 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 364)  (262 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 364)  (263 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 364)  (264 364)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 364)  (266 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 364)  (268 364)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 364)  (274 364)  LC_6 Logic Functioning bit
 (45 12)  (279 364)  (279 364)  LC_6 Logic Functioning bit
 (47 12)  (281 364)  (281 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (284 364)  (284 364)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (285 364)  (285 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (286 364)  (286 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (248 365)  (248 365)  routing T_5_22.sp4_r_v_b_40 <X> T_5_22.lc_trk_g3_0
 (17 13)  (251 365)  (251 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (256 365)  (256 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (262 365)  (262 365)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 365)  (263 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 365)  (264 365)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 365)  (265 365)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (38 13)  (272 365)  (272 365)  LC_6 Logic Functioning bit
 (41 13)  (275 365)  (275 365)  LC_6 Logic Functioning bit
 (45 13)  (279 365)  (279 365)  LC_6 Logic Functioning bit
 (0 14)  (234 366)  (234 366)  routing T_5_22.glb_netwk_6 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 366)  (235 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (259 366)  (259 366)  routing T_5_22.wire_logic_cluster/lc_6/out <X> T_5_22.lc_trk_g3_6
 (26 14)  (260 366)  (260 366)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 366)  (263 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 366)  (265 366)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 366)  (266 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 366)  (267 366)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (275 366)  (275 366)  LC_7 Logic Functioning bit
 (43 14)  (277 366)  (277 366)  LC_7 Logic Functioning bit
 (48 14)  (282 366)  (282 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (234 367)  (234 367)  routing T_5_22.glb_netwk_6 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (256 367)  (256 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (260 367)  (260 367)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 367)  (261 367)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 367)  (262 367)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 367)  (263 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 367)  (264 367)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_7/in_1


LogicTile_6_22

 (8 0)  (296 352)  (296 352)  routing T_6_22.sp4_h_l_36 <X> T_6_22.sp4_h_r_1
 (16 0)  (304 352)  (304 352)  routing T_6_22.sp4_v_b_1 <X> T_6_22.lc_trk_g0_1
 (17 0)  (305 352)  (305 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (306 352)  (306 352)  routing T_6_22.sp4_v_b_1 <X> T_6_22.lc_trk_g0_1
 (27 0)  (315 352)  (315 352)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 352)  (316 352)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 352)  (317 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 352)  (320 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 352)  (321 352)  routing T_6_22.lc_trk_g2_1 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 352)  (323 352)  routing T_6_22.lc_trk_g0_4 <X> T_6_22.input_2_0
 (36 0)  (324 352)  (324 352)  LC_0 Logic Functioning bit
 (37 0)  (325 352)  (325 352)  LC_0 Logic Functioning bit
 (38 0)  (326 352)  (326 352)  LC_0 Logic Functioning bit
 (39 0)  (327 352)  (327 352)  LC_0 Logic Functioning bit
 (41 0)  (329 352)  (329 352)  LC_0 Logic Functioning bit
 (42 0)  (330 352)  (330 352)  LC_0 Logic Functioning bit
 (43 0)  (331 352)  (331 352)  LC_0 Logic Functioning bit
 (22 1)  (310 353)  (310 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (314 353)  (314 353)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 353)  (315 353)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 353)  (317 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 353)  (318 353)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 353)  (320 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (324 353)  (324 353)  LC_0 Logic Functioning bit
 (37 1)  (325 353)  (325 353)  LC_0 Logic Functioning bit
 (38 1)  (326 353)  (326 353)  LC_0 Logic Functioning bit
 (39 1)  (327 353)  (327 353)  LC_0 Logic Functioning bit
 (40 1)  (328 353)  (328 353)  LC_0 Logic Functioning bit
 (41 1)  (329 353)  (329 353)  LC_0 Logic Functioning bit
 (42 1)  (330 353)  (330 353)  LC_0 Logic Functioning bit
 (43 1)  (331 353)  (331 353)  LC_0 Logic Functioning bit
 (47 1)  (335 353)  (335 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (289 354)  (289 354)  routing T_6_22.glb_netwk_5 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (2 2)  (290 354)  (290 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (302 354)  (302 354)  routing T_6_22.wire_logic_cluster/lc_4/out <X> T_6_22.lc_trk_g0_4
 (15 2)  (303 354)  (303 354)  routing T_6_22.sp4_v_b_21 <X> T_6_22.lc_trk_g0_5
 (16 2)  (304 354)  (304 354)  routing T_6_22.sp4_v_b_21 <X> T_6_22.lc_trk_g0_5
 (17 2)  (305 354)  (305 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (314 354)  (314 354)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 354)  (315 354)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 354)  (318 354)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 354)  (319 354)  routing T_6_22.lc_trk_g2_4 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 354)  (321 354)  routing T_6_22.lc_trk_g2_4 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (326 354)  (326 354)  LC_1 Logic Functioning bit
 (45 2)  (333 354)  (333 354)  LC_1 Logic Functioning bit
 (0 3)  (288 355)  (288 355)  routing T_6_22.glb_netwk_5 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (17 3)  (305 355)  (305 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (314 355)  (314 355)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 355)  (315 355)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 355)  (320 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (325 355)  (325 355)  LC_1 Logic Functioning bit
 (38 3)  (326 355)  (326 355)  LC_1 Logic Functioning bit
 (39 3)  (327 355)  (327 355)  LC_1 Logic Functioning bit
 (40 3)  (328 355)  (328 355)  LC_1 Logic Functioning bit
 (42 3)  (330 355)  (330 355)  LC_1 Logic Functioning bit
 (45 3)  (333 355)  (333 355)  LC_1 Logic Functioning bit
 (51 3)  (339 355)  (339 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (289 356)  (289 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (297 356)  (297 356)  routing T_6_22.sp4_h_l_36 <X> T_6_22.sp4_h_r_4
 (10 4)  (298 356)  (298 356)  routing T_6_22.sp4_h_l_36 <X> T_6_22.sp4_h_r_4
 (16 4)  (304 356)  (304 356)  routing T_6_22.sp4_v_b_1 <X> T_6_22.lc_trk_g1_1
 (17 4)  (305 356)  (305 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (306 356)  (306 356)  routing T_6_22.sp4_v_b_1 <X> T_6_22.lc_trk_g1_1
 (21 4)  (309 356)  (309 356)  routing T_6_22.wire_logic_cluster/lc_3/out <X> T_6_22.lc_trk_g1_3
 (22 4)  (310 356)  (310 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (316 356)  (316 356)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 356)  (317 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 356)  (318 356)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 356)  (319 356)  routing T_6_22.lc_trk_g0_5 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 356)  (320 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (330 356)  (330 356)  LC_2 Logic Functioning bit
 (43 4)  (331 356)  (331 356)  LC_2 Logic Functioning bit
 (45 4)  (333 356)  (333 356)  LC_2 Logic Functioning bit
 (46 4)  (334 356)  (334 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (289 357)  (289 357)  routing T_6_22.lc_trk_g0_2 <X> T_6_22.wire_logic_cluster/lc_7/cen
 (27 5)  (315 357)  (315 357)  routing T_6_22.lc_trk_g1_1 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 357)  (317 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 357)  (320 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (321 357)  (321 357)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.input_2_2
 (35 5)  (323 357)  (323 357)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.input_2_2
 (36 5)  (324 357)  (324 357)  LC_2 Logic Functioning bit
 (38 5)  (326 357)  (326 357)  LC_2 Logic Functioning bit
 (42 5)  (330 357)  (330 357)  LC_2 Logic Functioning bit
 (43 5)  (331 357)  (331 357)  LC_2 Logic Functioning bit
 (45 5)  (333 357)  (333 357)  LC_2 Logic Functioning bit
 (14 6)  (302 358)  (302 358)  routing T_6_22.sp12_h_l_3 <X> T_6_22.lc_trk_g1_4
 (15 6)  (303 358)  (303 358)  routing T_6_22.sp4_v_b_21 <X> T_6_22.lc_trk_g1_5
 (16 6)  (304 358)  (304 358)  routing T_6_22.sp4_v_b_21 <X> T_6_22.lc_trk_g1_5
 (17 6)  (305 358)  (305 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (314 358)  (314 358)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 358)  (315 358)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 358)  (317 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 358)  (318 358)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 358)  (322 358)  routing T_6_22.lc_trk_g1_1 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 358)  (323 358)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.input_2_3
 (43 6)  (331 358)  (331 358)  LC_3 Logic Functioning bit
 (45 6)  (333 358)  (333 358)  LC_3 Logic Functioning bit
 (46 6)  (334 358)  (334 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (301 359)  (301 359)  routing T_6_22.sp4_v_b_0 <X> T_6_22.sp4_h_l_40
 (14 7)  (302 359)  (302 359)  routing T_6_22.sp12_h_l_3 <X> T_6_22.lc_trk_g1_4
 (15 7)  (303 359)  (303 359)  routing T_6_22.sp12_h_l_3 <X> T_6_22.lc_trk_g1_4
 (17 7)  (305 359)  (305 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (310 359)  (310 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (313 359)  (313 359)  routing T_6_22.sp4_r_v_b_30 <X> T_6_22.lc_trk_g1_6
 (27 7)  (315 359)  (315 359)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 359)  (316 359)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 359)  (320 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (321 359)  (321 359)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.input_2_3
 (34 7)  (322 359)  (322 359)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.input_2_3
 (35 7)  (323 359)  (323 359)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.input_2_3
 (37 7)  (325 359)  (325 359)  LC_3 Logic Functioning bit
 (39 7)  (327 359)  (327 359)  LC_3 Logic Functioning bit
 (40 7)  (328 359)  (328 359)  LC_3 Logic Functioning bit
 (42 7)  (330 359)  (330 359)  LC_3 Logic Functioning bit
 (43 7)  (331 359)  (331 359)  LC_3 Logic Functioning bit
 (45 7)  (333 359)  (333 359)  LC_3 Logic Functioning bit
 (14 8)  (302 360)  (302 360)  routing T_6_22.sp4_v_t_21 <X> T_6_22.lc_trk_g2_0
 (17 8)  (305 360)  (305 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 360)  (306 360)  routing T_6_22.wire_logic_cluster/lc_1/out <X> T_6_22.lc_trk_g2_1
 (22 8)  (310 360)  (310 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (311 360)  (311 360)  routing T_6_22.sp4_h_r_27 <X> T_6_22.lc_trk_g2_3
 (24 8)  (312 360)  (312 360)  routing T_6_22.sp4_h_r_27 <X> T_6_22.lc_trk_g2_3
 (27 8)  (315 360)  (315 360)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 360)  (316 360)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 360)  (317 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 360)  (319 360)  routing T_6_22.lc_trk_g0_5 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (323 360)  (323 360)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_4
 (37 8)  (325 360)  (325 360)  LC_4 Logic Functioning bit
 (41 8)  (329 360)  (329 360)  LC_4 Logic Functioning bit
 (43 8)  (331 360)  (331 360)  LC_4 Logic Functioning bit
 (45 8)  (333 360)  (333 360)  LC_4 Logic Functioning bit
 (53 8)  (341 360)  (341 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (296 361)  (296 361)  routing T_6_22.sp4_h_l_36 <X> T_6_22.sp4_v_b_7
 (9 9)  (297 361)  (297 361)  routing T_6_22.sp4_h_l_36 <X> T_6_22.sp4_v_b_7
 (10 9)  (298 361)  (298 361)  routing T_6_22.sp4_h_l_36 <X> T_6_22.sp4_v_b_7
 (14 9)  (302 361)  (302 361)  routing T_6_22.sp4_v_t_21 <X> T_6_22.lc_trk_g2_0
 (16 9)  (304 361)  (304 361)  routing T_6_22.sp4_v_t_21 <X> T_6_22.lc_trk_g2_0
 (17 9)  (305 361)  (305 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (309 361)  (309 361)  routing T_6_22.sp4_h_r_27 <X> T_6_22.lc_trk_g2_3
 (22 9)  (310 361)  (310 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (311 361)  (311 361)  routing T_6_22.sp4_h_l_15 <X> T_6_22.lc_trk_g2_2
 (24 9)  (312 361)  (312 361)  routing T_6_22.sp4_h_l_15 <X> T_6_22.lc_trk_g2_2
 (25 9)  (313 361)  (313 361)  routing T_6_22.sp4_h_l_15 <X> T_6_22.lc_trk_g2_2
 (27 9)  (315 361)  (315 361)  routing T_6_22.lc_trk_g1_1 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 361)  (320 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (321 361)  (321 361)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_4
 (34 9)  (322 361)  (322 361)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_4
 (35 9)  (323 361)  (323 361)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_4
 (36 9)  (324 361)  (324 361)  LC_4 Logic Functioning bit
 (41 9)  (329 361)  (329 361)  LC_4 Logic Functioning bit
 (43 9)  (331 361)  (331 361)  LC_4 Logic Functioning bit
 (45 9)  (333 361)  (333 361)  LC_4 Logic Functioning bit
 (15 10)  (303 362)  (303 362)  routing T_6_22.tnl_op_5 <X> T_6_22.lc_trk_g2_5
 (17 10)  (305 362)  (305 362)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (309 362)  (309 362)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g2_7
 (22 10)  (310 362)  (310 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (311 362)  (311 362)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g2_7
 (25 10)  (313 362)  (313 362)  routing T_6_22.wire_logic_cluster/lc_6/out <X> T_6_22.lc_trk_g2_6
 (26 10)  (314 362)  (314 362)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 362)  (315 362)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 362)  (317 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 362)  (318 362)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 362)  (321 362)  routing T_6_22.lc_trk_g2_0 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (38 10)  (326 362)  (326 362)  LC_5 Logic Functioning bit
 (45 10)  (333 362)  (333 362)  LC_5 Logic Functioning bit
 (51 10)  (339 362)  (339 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (302 363)  (302 363)  routing T_6_22.tnl_op_4 <X> T_6_22.lc_trk_g2_4
 (15 11)  (303 363)  (303 363)  routing T_6_22.tnl_op_4 <X> T_6_22.lc_trk_g2_4
 (17 11)  (305 363)  (305 363)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (306 363)  (306 363)  routing T_6_22.tnl_op_5 <X> T_6_22.lc_trk_g2_5
 (21 11)  (309 363)  (309 363)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g2_7
 (22 11)  (310 363)  (310 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (315 363)  (315 363)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 363)  (320 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (325 363)  (325 363)  LC_5 Logic Functioning bit
 (38 11)  (326 363)  (326 363)  LC_5 Logic Functioning bit
 (39 11)  (327 363)  (327 363)  LC_5 Logic Functioning bit
 (40 11)  (328 363)  (328 363)  LC_5 Logic Functioning bit
 (42 11)  (330 363)  (330 363)  LC_5 Logic Functioning bit
 (45 11)  (333 363)  (333 363)  LC_5 Logic Functioning bit
 (51 11)  (339 363)  (339 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (310 364)  (310 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (312 364)  (312 364)  routing T_6_22.tnl_op_3 <X> T_6_22.lc_trk_g3_3
 (25 12)  (313 364)  (313 364)  routing T_6_22.wire_logic_cluster/lc_2/out <X> T_6_22.lc_trk_g3_2
 (28 12)  (316 364)  (316 364)  routing T_6_22.lc_trk_g2_3 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 364)  (317 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 364)  (319 364)  routing T_6_22.lc_trk_g0_5 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (325 364)  (325 364)  LC_6 Logic Functioning bit
 (41 12)  (329 364)  (329 364)  LC_6 Logic Functioning bit
 (43 12)  (331 364)  (331 364)  LC_6 Logic Functioning bit
 (45 12)  (333 364)  (333 364)  LC_6 Logic Functioning bit
 (14 13)  (302 365)  (302 365)  routing T_6_22.sp4_h_r_24 <X> T_6_22.lc_trk_g3_0
 (15 13)  (303 365)  (303 365)  routing T_6_22.sp4_h_r_24 <X> T_6_22.lc_trk_g3_0
 (16 13)  (304 365)  (304 365)  routing T_6_22.sp4_h_r_24 <X> T_6_22.lc_trk_g3_0
 (17 13)  (305 365)  (305 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (309 365)  (309 365)  routing T_6_22.tnl_op_3 <X> T_6_22.lc_trk_g3_3
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (315 365)  (315 365)  routing T_6_22.lc_trk_g1_1 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 365)  (318 365)  routing T_6_22.lc_trk_g2_3 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 365)  (320 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (321 365)  (321 365)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.input_2_6
 (34 13)  (322 365)  (322 365)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.input_2_6
 (35 13)  (323 365)  (323 365)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.input_2_6
 (36 13)  (324 365)  (324 365)  LC_6 Logic Functioning bit
 (41 13)  (329 365)  (329 365)  LC_6 Logic Functioning bit
 (43 13)  (331 365)  (331 365)  LC_6 Logic Functioning bit
 (45 13)  (333 365)  (333 365)  LC_6 Logic Functioning bit
 (51 13)  (339 365)  (339 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (341 365)  (341 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (288 366)  (288 366)  routing T_6_22.glb_netwk_6 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 366)  (289 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (291 366)  (291 366)  routing T_6_22.sp12_h_r_1 <X> T_6_22.sp12_v_t_22
 (10 14)  (298 366)  (298 366)  routing T_6_22.sp4_v_b_5 <X> T_6_22.sp4_h_l_47
 (17 14)  (305 366)  (305 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 366)  (306 366)  routing T_6_22.wire_logic_cluster/lc_5/out <X> T_6_22.lc_trk_g3_5
 (22 14)  (310 366)  (310 366)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (312 366)  (312 366)  routing T_6_22.tnl_op_7 <X> T_6_22.lc_trk_g3_7
 (26 14)  (314 366)  (314 366)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 366)  (315 366)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 366)  (316 366)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 366)  (317 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 366)  (318 366)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 366)  (319 366)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 366)  (320 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 366)  (321 366)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 366)  (324 366)  LC_7 Logic Functioning bit
 (37 14)  (325 366)  (325 366)  LC_7 Logic Functioning bit
 (38 14)  (326 366)  (326 366)  LC_7 Logic Functioning bit
 (39 14)  (327 366)  (327 366)  LC_7 Logic Functioning bit
 (41 14)  (329 366)  (329 366)  LC_7 Logic Functioning bit
 (43 14)  (331 366)  (331 366)  LC_7 Logic Functioning bit
 (46 14)  (334 366)  (334 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (288 367)  (288 367)  routing T_6_22.glb_netwk_6 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (3 15)  (291 367)  (291 367)  routing T_6_22.sp12_h_r_1 <X> T_6_22.sp12_v_t_22
 (14 15)  (302 367)  (302 367)  routing T_6_22.sp4_h_l_17 <X> T_6_22.lc_trk_g3_4
 (15 15)  (303 367)  (303 367)  routing T_6_22.sp4_h_l_17 <X> T_6_22.lc_trk_g3_4
 (16 15)  (304 367)  (304 367)  routing T_6_22.sp4_h_l_17 <X> T_6_22.lc_trk_g3_4
 (17 15)  (305 367)  (305 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (309 367)  (309 367)  routing T_6_22.tnl_op_7 <X> T_6_22.lc_trk_g3_7
 (22 15)  (310 367)  (310 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (312 367)  (312 367)  routing T_6_22.tnl_op_6 <X> T_6_22.lc_trk_g3_6
 (25 15)  (313 367)  (313 367)  routing T_6_22.tnl_op_6 <X> T_6_22.lc_trk_g3_6
 (26 15)  (314 367)  (314 367)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 367)  (316 367)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 367)  (317 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 367)  (319 367)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 367)  (324 367)  LC_7 Logic Functioning bit
 (37 15)  (325 367)  (325 367)  LC_7 Logic Functioning bit
 (38 15)  (326 367)  (326 367)  LC_7 Logic Functioning bit
 (39 15)  (327 367)  (327 367)  LC_7 Logic Functioning bit
 (40 15)  (328 367)  (328 367)  LC_7 Logic Functioning bit
 (41 15)  (329 367)  (329 367)  LC_7 Logic Functioning bit
 (42 15)  (330 367)  (330 367)  LC_7 Logic Functioning bit
 (43 15)  (331 367)  (331 367)  LC_7 Logic Functioning bit


LogicTile_7_22

 (3 0)  (345 352)  (345 352)  routing T_7_22.sp12_v_t_23 <X> T_7_22.sp12_v_b_0
 (12 0)  (354 352)  (354 352)  routing T_7_22.sp4_v_t_39 <X> T_7_22.sp4_h_r_2
 (15 0)  (357 352)  (357 352)  routing T_7_22.sp4_h_l_4 <X> T_7_22.lc_trk_g0_1
 (16 0)  (358 352)  (358 352)  routing T_7_22.sp4_h_l_4 <X> T_7_22.lc_trk_g0_1
 (17 0)  (359 352)  (359 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (360 352)  (360 352)  routing T_7_22.sp4_h_l_4 <X> T_7_22.lc_trk_g0_1
 (26 0)  (368 352)  (368 352)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 352)  (369 352)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 352)  (371 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 352)  (372 352)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 352)  (375 352)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 352)  (377 352)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_0
 (36 0)  (378 352)  (378 352)  LC_0 Logic Functioning bit
 (37 0)  (379 352)  (379 352)  LC_0 Logic Functioning bit
 (38 0)  (380 352)  (380 352)  LC_0 Logic Functioning bit
 (39 0)  (381 352)  (381 352)  LC_0 Logic Functioning bit
 (41 0)  (383 352)  (383 352)  LC_0 Logic Functioning bit
 (42 0)  (384 352)  (384 352)  LC_0 Logic Functioning bit
 (43 0)  (385 352)  (385 352)  LC_0 Logic Functioning bit
 (18 1)  (360 353)  (360 353)  routing T_7_22.sp4_h_l_4 <X> T_7_22.lc_trk_g0_1
 (22 1)  (364 353)  (364 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 353)  (366 353)  routing T_7_22.bot_op_2 <X> T_7_22.lc_trk_g0_2
 (27 1)  (369 353)  (369 353)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 353)  (371 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 353)  (372 353)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 353)  (373 353)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 353)  (374 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (375 353)  (375 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_0
 (34 1)  (376 353)  (376 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_0
 (35 1)  (377 353)  (377 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_0
 (36 1)  (378 353)  (378 353)  LC_0 Logic Functioning bit
 (37 1)  (379 353)  (379 353)  LC_0 Logic Functioning bit
 (38 1)  (380 353)  (380 353)  LC_0 Logic Functioning bit
 (39 1)  (381 353)  (381 353)  LC_0 Logic Functioning bit
 (40 1)  (382 353)  (382 353)  LC_0 Logic Functioning bit
 (41 1)  (383 353)  (383 353)  LC_0 Logic Functioning bit
 (42 1)  (384 353)  (384 353)  LC_0 Logic Functioning bit
 (43 1)  (385 353)  (385 353)  LC_0 Logic Functioning bit
 (51 1)  (393 353)  (393 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (343 354)  (343 354)  routing T_7_22.glb_netwk_5 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (344 354)  (344 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (363 354)  (363 354)  routing T_7_22.bnr_op_7 <X> T_7_22.lc_trk_g0_7
 (22 2)  (364 354)  (364 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (367 354)  (367 354)  routing T_7_22.sp4_v_b_6 <X> T_7_22.lc_trk_g0_6
 (26 2)  (368 354)  (368 354)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 354)  (369 354)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 354)  (371 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 354)  (372 354)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 354)  (373 354)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 354)  (374 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (53 2)  (395 354)  (395 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 355)  (342 355)  routing T_7_22.glb_netwk_5 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (21 3)  (363 355)  (363 355)  routing T_7_22.bnr_op_7 <X> T_7_22.lc_trk_g0_7
 (22 3)  (364 355)  (364 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (365 355)  (365 355)  routing T_7_22.sp4_v_b_6 <X> T_7_22.lc_trk_g0_6
 (27 3)  (369 355)  (369 355)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 355)  (371 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 355)  (373 355)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (41 3)  (383 355)  (383 355)  LC_1 Logic Functioning bit
 (43 3)  (385 355)  (385 355)  LC_1 Logic Functioning bit
 (21 4)  (363 356)  (363 356)  routing T_7_22.wire_logic_cluster/lc_3/out <X> T_7_22.lc_trk_g1_3
 (22 4)  (364 356)  (364 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (368 356)  (368 356)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 356)  (369 356)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 356)  (372 356)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 356)  (373 356)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 356)  (376 356)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (382 356)  (382 356)  LC_2 Logic Functioning bit
 (42 4)  (384 356)  (384 356)  LC_2 Logic Functioning bit
 (48 4)  (390 356)  (390 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (394 356)  (394 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (369 357)  (369 357)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 357)  (372 357)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (4 6)  (346 358)  (346 358)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_38
 (17 6)  (359 358)  (359 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (367 358)  (367 358)  routing T_7_22.sp4_v_b_6 <X> T_7_22.lc_trk_g1_6
 (26 6)  (368 358)  (368 358)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 358)  (370 358)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 358)  (373 358)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 358)  (376 358)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (45 6)  (387 358)  (387 358)  LC_3 Logic Functioning bit
 (46 6)  (388 358)  (388 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (394 358)  (394 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (347 359)  (347 359)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_38
 (16 7)  (358 359)  (358 359)  routing T_7_22.sp12_h_r_12 <X> T_7_22.lc_trk_g1_4
 (17 7)  (359 359)  (359 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (364 359)  (364 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (365 359)  (365 359)  routing T_7_22.sp4_v_b_6 <X> T_7_22.lc_trk_g1_6
 (26 7)  (368 359)  (368 359)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 359)  (369 359)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 359)  (371 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 359)  (372 359)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 359)  (374 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (40 7)  (382 359)  (382 359)  LC_3 Logic Functioning bit
 (51 7)  (393 359)  (393 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (395 359)  (395 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (364 360)  (364 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 360)  (365 360)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g2_3
 (24 8)  (366 360)  (366 360)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g2_3
 (27 8)  (369 360)  (369 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 360)  (370 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 360)  (371 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 360)  (372 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 360)  (374 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 360)  (375 360)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 360)  (376 360)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 360)  (379 360)  LC_4 Logic Functioning bit
 (39 8)  (381 360)  (381 360)  LC_4 Logic Functioning bit
 (40 8)  (382 360)  (382 360)  LC_4 Logic Functioning bit
 (41 8)  (383 360)  (383 360)  LC_4 Logic Functioning bit
 (42 8)  (384 360)  (384 360)  LC_4 Logic Functioning bit
 (15 9)  (357 361)  (357 361)  routing T_7_22.tnr_op_0 <X> T_7_22.lc_trk_g2_0
 (17 9)  (359 361)  (359 361)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (363 361)  (363 361)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g2_3
 (22 9)  (364 361)  (364 361)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (366 361)  (366 361)  routing T_7_22.tnl_op_2 <X> T_7_22.lc_trk_g2_2
 (25 9)  (367 361)  (367 361)  routing T_7_22.tnl_op_2 <X> T_7_22.lc_trk_g2_2
 (27 9)  (369 361)  (369 361)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 361)  (370 361)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 361)  (371 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 361)  (374 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (375 361)  (375 361)  routing T_7_22.lc_trk_g2_0 <X> T_7_22.input_2_4
 (38 9)  (380 361)  (380 361)  LC_4 Logic Functioning bit
 (40 9)  (382 361)  (382 361)  LC_4 Logic Functioning bit
 (41 9)  (383 361)  (383 361)  LC_4 Logic Functioning bit
 (42 9)  (384 361)  (384 361)  LC_4 Logic Functioning bit
 (27 10)  (369 362)  (369 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 362)  (370 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 362)  (371 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 362)  (372 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 362)  (376 362)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 362)  (379 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (43 10)  (385 362)  (385 362)  LC_5 Logic Functioning bit
 (50 10)  (392 362)  (392 362)  Cascade bit: LH_LC05_inmux02_5

 (31 11)  (373 363)  (373 363)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (379 363)  (379 363)  LC_5 Logic Functioning bit
 (42 11)  (384 363)  (384 363)  LC_5 Logic Functioning bit
 (43 11)  (385 363)  (385 363)  LC_5 Logic Functioning bit
 (46 11)  (388 363)  (388 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (356 364)  (356 364)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g3_0
 (17 12)  (359 364)  (359 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (369 364)  (369 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 364)  (370 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 364)  (372 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 364)  (373 364)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (380 364)  (380 364)  LC_6 Logic Functioning bit
 (53 12)  (395 364)  (395 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (350 365)  (350 365)  routing T_7_22.sp4_h_l_47 <X> T_7_22.sp4_v_b_10
 (9 13)  (351 365)  (351 365)  routing T_7_22.sp4_h_l_47 <X> T_7_22.sp4_v_b_10
 (15 13)  (357 365)  (357 365)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g3_0
 (16 13)  (358 365)  (358 365)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g3_0
 (17 13)  (359 365)  (359 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (360 365)  (360 365)  routing T_7_22.sp4_r_v_b_41 <X> T_7_22.lc_trk_g3_1
 (31 13)  (373 365)  (373 365)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 365)  (374 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (377 365)  (377 365)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.input_2_6
 (38 13)  (380 365)  (380 365)  LC_6 Logic Functioning bit
 (48 13)  (390 365)  (390 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (359 366)  (359 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (363 366)  (363 366)  routing T_7_22.sp4_v_t_18 <X> T_7_22.lc_trk_g3_7
 (22 14)  (364 366)  (364 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (365 366)  (365 366)  routing T_7_22.sp4_v_t_18 <X> T_7_22.lc_trk_g3_7
 (32 14)  (374 366)  (374 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (377 366)  (377 366)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_7
 (42 14)  (384 366)  (384 366)  LC_7 Logic Functioning bit
 (43 14)  (385 366)  (385 366)  LC_7 Logic Functioning bit
 (47 14)  (389 366)  (389 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (393 366)  (393 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (394 366)  (394 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (356 367)  (356 367)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g3_4
 (15 15)  (357 367)  (357 367)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g3_4
 (16 15)  (358 367)  (358 367)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g3_4
 (17 15)  (359 367)  (359 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (31 15)  (373 367)  (373 367)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 367)  (374 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (375 367)  (375 367)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_7
 (34 15)  (376 367)  (376 367)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_7
 (42 15)  (384 367)  (384 367)  LC_7 Logic Functioning bit
 (43 15)  (385 367)  (385 367)  LC_7 Logic Functioning bit
 (48 15)  (390 367)  (390 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_22

 (11 0)  (407 352)  (407 352)  routing T_8_22.sp4_v_t_43 <X> T_8_22.sp4_v_b_2
 (13 0)  (409 352)  (409 352)  routing T_8_22.sp4_v_t_43 <X> T_8_22.sp4_v_b_2
 (15 0)  (411 352)  (411 352)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (16 0)  (412 352)  (412 352)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (17 0)  (413 352)  (413 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (28 0)  (424 352)  (424 352)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_bram/ram/WDATA_7
 (29 0)  (425 352)  (425 352)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_3 wire_bram/ram/WDATA_7
 (13 1)  (409 353)  (409 353)  routing T_8_22.sp4_v_t_44 <X> T_8_22.sp4_h_r_2
 (18 1)  (414 353)  (414 353)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (30 1)  (426 353)  (426 353)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_bram/ram/WDATA_7
 (39 1)  (435 353)  (435 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_7 sp4_v_b_16
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_5 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (28 2)  (424 354)  (424 354)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WDATA_6
 (29 2)  (425 354)  (425 354)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_6
 (30 2)  (426 354)  (426 354)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WDATA_6
 (40 2)  (436 354)  (436 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_19
 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_5 <X> T_8_22.wire_bram/ram/WCLK
 (8 3)  (404 355)  (404 355)  routing T_8_22.sp4_h_r_1 <X> T_8_22.sp4_v_t_36
 (9 3)  (405 355)  (405 355)  routing T_8_22.sp4_h_r_1 <X> T_8_22.sp4_v_t_36
 (37 3)  (433 355)  (433 355)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (22 4)  (418 356)  (418 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (419 356)  (419 356)  routing T_8_22.sp4_v_b_19 <X> T_8_22.lc_trk_g1_3
 (24 4)  (420 356)  (420 356)  routing T_8_22.sp4_v_b_19 <X> T_8_22.lc_trk_g1_3
 (28 4)  (424 356)  (424 356)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.wire_bram/ram/WDATA_5
 (29 4)  (425 356)  (425 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_5
 (0 5)  (396 357)  (396 357)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_bram/ram/WCLKE
 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (41 5)  (437 357)  (437 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_5
 (4 6)  (400 358)  (400 358)  routing T_8_22.sp4_v_b_3 <X> T_8_22.sp4_v_t_38
 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (17 6)  (413 358)  (413 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (424 358)  (424 358)  routing T_8_22.lc_trk_g2_0 <X> T_8_22.wire_bram/ram/WDATA_4
 (29 6)  (425 358)  (425 358)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_0 wire_bram/ram/WDATA_4
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (18 7)  (414 359)  (414 359)  routing T_8_22.sp4_r_v_b_29 <X> T_8_22.lc_trk_g1_5
 (41 7)  (437 359)  (437 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_7
 (4 8)  (400 360)  (400 360)  routing T_8_22.sp4_v_t_47 <X> T_8_22.sp4_v_b_6
 (6 8)  (402 360)  (402 360)  routing T_8_22.sp4_v_t_47 <X> T_8_22.sp4_v_b_6
 (12 8)  (408 360)  (408 360)  routing T_8_22.sp4_v_b_8 <X> T_8_22.sp4_h_r_8
 (15 8)  (411 360)  (411 360)  routing T_8_22.tnl_op_1 <X> T_8_22.lc_trk_g2_1
 (17 8)  (413 360)  (413 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (418 360)  (418 360)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (420 360)  (420 360)  routing T_8_22.tnl_op_3 <X> T_8_22.lc_trk_g2_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (9 9)  (405 361)  (405 361)  routing T_8_22.sp4_v_t_46 <X> T_8_22.sp4_v_b_7
 (10 9)  (406 361)  (406 361)  routing T_8_22.sp4_v_t_46 <X> T_8_22.sp4_v_b_7
 (11 9)  (407 361)  (407 361)  routing T_8_22.sp4_v_b_8 <X> T_8_22.sp4_h_r_8
 (14 9)  (410 361)  (410 361)  routing T_8_22.tnl_op_0 <X> T_8_22.lc_trk_g2_0
 (15 9)  (411 361)  (411 361)  routing T_8_22.tnl_op_0 <X> T_8_22.lc_trk_g2_0
 (17 9)  (413 361)  (413 361)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (414 361)  (414 361)  routing T_8_22.tnl_op_1 <X> T_8_22.lc_trk_g2_1
 (21 9)  (417 361)  (417 361)  routing T_8_22.tnl_op_3 <X> T_8_22.lc_trk_g2_3
 (14 10)  (410 362)  (410 362)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g2_4
 (19 10)  (415 362)  (415 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (27 10)  (423 362)  (423 362)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WDATA_2
 (28 10)  (424 362)  (424 362)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WDATA_2
 (29 10)  (425 362)  (425 362)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_5 wire_bram/ram/WDATA_2
 (30 10)  (426 362)  (426 362)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WDATA_2
 (36 10)  (432 362)  (432 362)  Enable bit of Mux _out_links/OutMux8_5 => wire_bram/ram/RDATA_2 sp4_h_r_42
 (8 11)  (404 363)  (404 363)  routing T_8_22.sp4_h_r_7 <X> T_8_22.sp4_v_t_42
 (9 11)  (405 363)  (405 363)  routing T_8_22.sp4_h_r_7 <X> T_8_22.sp4_v_t_42
 (14 11)  (410 363)  (410 363)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g2_4
 (16 11)  (412 363)  (412 363)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g2_4
 (17 11)  (413 363)  (413 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (10 12)  (406 364)  (406 364)  routing T_8_22.sp4_v_t_40 <X> T_8_22.sp4_h_r_10
 (22 12)  (418 364)  (418 364)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (420 364)  (420 364)  routing T_8_22.tnr_op_3 <X> T_8_22.lc_trk_g3_3
 (27 12)  (423 364)  (423 364)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_bram/ram/WDATA_1
 (28 12)  (424 364)  (424 364)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_bram/ram/WDATA_1
 (29 12)  (425 364)  (425 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_1
 (30 12)  (426 364)  (426 364)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_bram/ram/WDATA_1
 (41 12)  (437 364)  (437 364)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (15 14)  (411 366)  (411 366)  routing T_8_22.sp4_v_b_45 <X> T_8_22.lc_trk_g3_5
 (16 14)  (412 366)  (412 366)  routing T_8_22.sp4_v_b_45 <X> T_8_22.lc_trk_g3_5
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (27 14)  (423 366)  (423 366)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WDATA_0
 (28 14)  (424 366)  (424 366)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WDATA_0
 (29 14)  (425 366)  (425 366)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_0
 (41 14)  (437 366)  (437 366)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_47
 (0 15)  (396 367)  (396 367)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.wire_bram/ram/WE
 (15 15)  (411 367)  (411 367)  routing T_8_22.tnr_op_4 <X> T_8_22.lc_trk_g3_4
 (17 15)  (413 367)  (413 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (426 367)  (426 367)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WDATA_0


LogicTile_9_22

 (17 0)  (455 352)  (455 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 352)  (456 352)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g0_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 352)  (469 352)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (8 1)  (446 353)  (446 353)  routing T_9_22.sp4_v_t_47 <X> T_9_22.sp4_v_b_1
 (10 1)  (448 353)  (448 353)  routing T_9_22.sp4_v_t_47 <X> T_9_22.sp4_v_b_1
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g1_1 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (40 1)  (478 353)  (478 353)  LC_0 Logic Functioning bit
 (42 1)  (480 353)  (480 353)  LC_0 Logic Functioning bit
 (48 1)  (486 353)  (486 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (489 353)  (489 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (4 2)  (442 354)  (442 354)  routing T_9_22.sp4_v_b_0 <X> T_9_22.sp4_v_t_37
 (15 2)  (453 354)  (453 354)  routing T_9_22.sp4_h_r_21 <X> T_9_22.lc_trk_g0_5
 (16 2)  (454 354)  (454 354)  routing T_9_22.sp4_h_r_21 <X> T_9_22.lc_trk_g0_5
 (17 2)  (455 354)  (455 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 354)  (456 354)  routing T_9_22.sp4_h_r_21 <X> T_9_22.lc_trk_g0_5
 (22 2)  (460 354)  (460 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (461 354)  (461 354)  routing T_9_22.sp12_h_l_12 <X> T_9_22.lc_trk_g0_7
 (28 2)  (466 354)  (466 354)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 354)  (469 354)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (478 354)  (478 354)  LC_1 Logic Functioning bit
 (46 2)  (484 354)  (484 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (486 354)  (486 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (490 354)  (490 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (16 3)  (454 355)  (454 355)  routing T_9_22.sp12_h_r_12 <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (456 355)  (456 355)  routing T_9_22.sp4_h_r_21 <X> T_9_22.lc_trk_g0_5
 (22 3)  (460 355)  (460 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 355)  (461 355)  routing T_9_22.sp4_v_b_22 <X> T_9_22.lc_trk_g0_6
 (24 3)  (462 355)  (462 355)  routing T_9_22.sp4_v_b_22 <X> T_9_22.lc_trk_g0_6
 (26 3)  (464 355)  (464 355)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 355)  (465 355)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 355)  (468 355)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 355)  (470 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 355)  (471 355)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.input_2_1
 (40 3)  (478 355)  (478 355)  LC_1 Logic Functioning bit
 (42 3)  (480 355)  (480 355)  LC_1 Logic Functioning bit
 (46 3)  (484 355)  (484 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (9 4)  (447 356)  (447 356)  routing T_9_22.sp4_v_t_41 <X> T_9_22.sp4_h_r_4
 (15 4)  (453 356)  (453 356)  routing T_9_22.sp4_h_r_9 <X> T_9_22.lc_trk_g1_1
 (16 4)  (454 356)  (454 356)  routing T_9_22.sp4_h_r_9 <X> T_9_22.lc_trk_g1_1
 (17 4)  (455 356)  (455 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 356)  (456 356)  routing T_9_22.sp4_h_r_9 <X> T_9_22.lc_trk_g1_1
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 356)  (461 356)  routing T_9_22.sp4_h_r_3 <X> T_9_22.lc_trk_g1_3
 (24 4)  (462 356)  (462 356)  routing T_9_22.sp4_h_r_3 <X> T_9_22.lc_trk_g1_3
 (25 4)  (463 356)  (463 356)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g1_2
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 356)  (468 356)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 356)  (469 356)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (479 356)  (479 356)  LC_2 Logic Functioning bit
 (48 4)  (486 356)  (486 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (488 356)  (488 356)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (442 357)  (442 357)  routing T_9_22.sp4_v_t_47 <X> T_9_22.sp4_h_r_3
 (17 5)  (455 357)  (455 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (459 357)  (459 357)  routing T_9_22.sp4_h_r_3 <X> T_9_22.lc_trk_g1_3
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (461 357)  (461 357)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g1_2
 (25 5)  (463 357)  (463 357)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g1_2
 (30 5)  (468 357)  (468 357)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (51 5)  (489 357)  (489 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (446 358)  (446 358)  routing T_9_22.sp4_v_t_47 <X> T_9_22.sp4_h_l_41
 (9 6)  (447 358)  (447 358)  routing T_9_22.sp4_v_t_47 <X> T_9_22.sp4_h_l_41
 (10 6)  (448 358)  (448 358)  routing T_9_22.sp4_v_t_47 <X> T_9_22.sp4_h_l_41
 (14 6)  (452 358)  (452 358)  routing T_9_22.lft_op_4 <X> T_9_22.lc_trk_g1_4
 (15 6)  (453 358)  (453 358)  routing T_9_22.sp4_h_r_5 <X> T_9_22.lc_trk_g1_5
 (16 6)  (454 358)  (454 358)  routing T_9_22.sp4_h_r_5 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (459 358)  (459 358)  routing T_9_22.wire_logic_cluster/lc_7/out <X> T_9_22.lc_trk_g1_7
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 358)  (464 358)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 358)  (466 358)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 358)  (468 358)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 358)  (469 358)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 358)  (472 358)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 358)  (475 358)  LC_3 Logic Functioning bit
 (39 6)  (477 358)  (477 358)  LC_3 Logic Functioning bit
 (46 6)  (484 358)  (484 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (442 359)  (442 359)  routing T_9_22.sp4_h_r_7 <X> T_9_22.sp4_h_l_38
 (6 7)  (444 359)  (444 359)  routing T_9_22.sp4_h_r_7 <X> T_9_22.sp4_h_l_38
 (15 7)  (453 359)  (453 359)  routing T_9_22.lft_op_4 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (456 359)  (456 359)  routing T_9_22.sp4_h_r_5 <X> T_9_22.lc_trk_g1_5
 (27 7)  (465 359)  (465 359)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 359)  (466 359)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 359)  (468 359)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 359)  (469 359)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 359)  (474 359)  LC_3 Logic Functioning bit
 (37 7)  (475 359)  (475 359)  LC_3 Logic Functioning bit
 (38 7)  (476 359)  (476 359)  LC_3 Logic Functioning bit
 (39 7)  (477 359)  (477 359)  LC_3 Logic Functioning bit
 (14 8)  (452 360)  (452 360)  routing T_9_22.sp4_v_b_24 <X> T_9_22.lc_trk_g2_0
 (15 8)  (453 360)  (453 360)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g2_1
 (16 8)  (454 360)  (454 360)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g2_1
 (17 8)  (455 360)  (455 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 360)  (456 360)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g2_1
 (26 8)  (464 360)  (464 360)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (51 8)  (489 360)  (489 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (454 361)  (454 361)  routing T_9_22.sp4_v_b_24 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (456 361)  (456 361)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g2_1
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 361)  (463 361)  routing T_9_22.sp4_r_v_b_34 <X> T_9_22.lc_trk_g2_2
 (27 9)  (465 361)  (465 361)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (40 9)  (478 361)  (478 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (48 9)  (486 361)  (486 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (450 362)  (450 362)  routing T_9_22.sp4_v_t_45 <X> T_9_22.sp4_h_l_45
 (25 10)  (463 362)  (463 362)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g2_6
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (51 10)  (489 362)  (489 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (446 363)  (446 363)  routing T_9_22.sp4_h_l_42 <X> T_9_22.sp4_v_t_42
 (11 11)  (449 363)  (449 363)  routing T_9_22.sp4_v_t_45 <X> T_9_22.sp4_h_l_45
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 363)  (461 363)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g2_6
 (24 11)  (462 363)  (462 363)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g2_6
 (25 11)  (463 363)  (463 363)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g2_6
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 363)  (470 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (13 12)  (451 364)  (451 364)  routing T_9_22.sp4_v_t_46 <X> T_9_22.sp4_v_b_11
 (15 12)  (453 364)  (453 364)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g3_1
 (16 12)  (454 364)  (454 364)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g3_1
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 364)  (469 364)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (18 13)  (456 365)  (456 365)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g3_1
 (27 13)  (465 365)  (465 365)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 365)  (466 365)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (478 365)  (478 365)  LC_6 Logic Functioning bit
 (42 13)  (480 365)  (480 365)  LC_6 Logic Functioning bit
 (48 13)  (486 365)  (486 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (9 14)  (447 366)  (447 366)  routing T_9_22.sp4_v_b_10 <X> T_9_22.sp4_h_l_47
 (14 14)  (452 366)  (452 366)  routing T_9_22.sp4_v_t_17 <X> T_9_22.lc_trk_g3_4
 (27 14)  (465 366)  (465 366)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 366)  (467 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 366)  (471 366)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 366)  (473 366)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_7
 (37 14)  (475 366)  (475 366)  LC_7 Logic Functioning bit
 (39 14)  (477 366)  (477 366)  LC_7 Logic Functioning bit
 (40 14)  (478 366)  (478 366)  LC_7 Logic Functioning bit
 (41 14)  (479 366)  (479 366)  LC_7 Logic Functioning bit
 (42 14)  (480 366)  (480 366)  LC_7 Logic Functioning bit
 (16 15)  (454 367)  (454 367)  routing T_9_22.sp4_v_t_17 <X> T_9_22.lc_trk_g3_4
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (465 367)  (465 367)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 367)  (467 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 367)  (468 367)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 367)  (470 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (472 367)  (472 367)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_7
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit
 (40 15)  (478 367)  (478 367)  LC_7 Logic Functioning bit
 (41 15)  (479 367)  (479 367)  LC_7 Logic Functioning bit
 (42 15)  (480 367)  (480 367)  LC_7 Logic Functioning bit


LogicTile_10_22

 (12 0)  (504 352)  (504 352)  routing T_10_22.sp4_h_l_46 <X> T_10_22.sp4_h_r_2
 (13 0)  (505 352)  (505 352)  routing T_10_22.sp4_v_t_39 <X> T_10_22.sp4_v_b_2
 (15 0)  (507 352)  (507 352)  routing T_10_22.sp4_h_r_1 <X> T_10_22.lc_trk_g0_1
 (16 0)  (508 352)  (508 352)  routing T_10_22.sp4_h_r_1 <X> T_10_22.lc_trk_g0_1
 (17 0)  (509 352)  (509 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (513 352)  (513 352)  routing T_10_22.lft_op_3 <X> T_10_22.lc_trk_g0_3
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 352)  (516 352)  routing T_10_22.lft_op_3 <X> T_10_22.lc_trk_g0_3
 (25 0)  (517 352)  (517 352)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g0_2
 (28 0)  (520 352)  (520 352)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 352)  (523 352)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (39 0)  (531 352)  (531 352)  LC_0 Logic Functioning bit
 (45 0)  (537 352)  (537 352)  LC_0 Logic Functioning bit
 (47 0)  (539 352)  (539 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0
 (8 1)  (500 353)  (500 353)  routing T_10_22.sp4_v_t_47 <X> T_10_22.sp4_v_b_1
 (10 1)  (502 353)  (502 353)  routing T_10_22.sp4_v_t_47 <X> T_10_22.sp4_v_b_1
 (13 1)  (505 353)  (505 353)  routing T_10_22.sp4_h_l_46 <X> T_10_22.sp4_h_r_2
 (18 1)  (510 353)  (510 353)  routing T_10_22.sp4_h_r_1 <X> T_10_22.lc_trk_g0_1
 (22 1)  (514 353)  (514 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 353)  (515 353)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g0_2
 (25 1)  (517 353)  (517 353)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g0_2
 (27 1)  (519 353)  (519 353)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 353)  (520 353)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 353)  (521 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 353)  (522 353)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 353)  (524 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 353)  (527 353)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.input_2_0
 (37 1)  (529 353)  (529 353)  LC_0 Logic Functioning bit
 (39 1)  (531 353)  (531 353)  LC_0 Logic Functioning bit
 (42 1)  (534 353)  (534 353)  LC_0 Logic Functioning bit
 (45 1)  (537 353)  (537 353)  LC_0 Logic Functioning bit
 (46 1)  (538 353)  (538 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (540 353)  (540 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_5 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (506 354)  (506 354)  routing T_10_22.wire_logic_cluster/lc_4/out <X> T_10_22.lc_trk_g0_4
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 354)  (510 354)  routing T_10_22.wire_logic_cluster/lc_5/out <X> T_10_22.lc_trk_g0_5
 (22 2)  (514 354)  (514 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 354)  (515 354)  routing T_10_22.sp4_h_r_7 <X> T_10_22.lc_trk_g0_7
 (24 2)  (516 354)  (516 354)  routing T_10_22.sp4_h_r_7 <X> T_10_22.lc_trk_g0_7
 (26 2)  (518 354)  (518 354)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 354)  (523 354)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 354)  (529 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (40 2)  (532 354)  (532 354)  LC_1 Logic Functioning bit
 (42 2)  (534 354)  (534 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (0 3)  (492 355)  (492 355)  routing T_10_22.glb_netwk_5 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (8 3)  (500 355)  (500 355)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_v_t_36
 (10 3)  (502 355)  (502 355)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_v_t_36
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (513 355)  (513 355)  routing T_10_22.sp4_h_r_7 <X> T_10_22.lc_trk_g0_7
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 355)  (516 355)  routing T_10_22.bot_op_6 <X> T_10_22.lc_trk_g0_6
 (26 3)  (518 355)  (518 355)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 355)  (524 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (43 3)  (535 355)  (535 355)  LC_1 Logic Functioning bit
 (0 4)  (492 356)  (492 356)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (1 4)  (493 356)  (493 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (25 4)  (517 356)  (517 356)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g1_2
 (26 4)  (518 356)  (518 356)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 356)  (520 356)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 356)  (526 356)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (42 4)  (534 356)  (534 356)  LC_2 Logic Functioning bit
 (45 4)  (537 356)  (537 356)  LC_2 Logic Functioning bit
 (50 4)  (542 356)  (542 356)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (492 357)  (492 357)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (515 357)  (515 357)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g1_2
 (25 5)  (517 357)  (517 357)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g1_2
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 357)  (522 357)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 357)  (523 357)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 357)  (529 357)  LC_2 Logic Functioning bit
 (39 5)  (531 357)  (531 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (45 5)  (537 357)  (537 357)  LC_2 Logic Functioning bit
 (46 5)  (538 357)  (538 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (539 357)  (539 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (543 357)  (543 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (513 358)  (513 358)  routing T_10_22.wire_logic_cluster/lc_7/out <X> T_10_22.lc_trk_g1_7
 (22 6)  (514 358)  (514 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (520 358)  (520 358)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 358)  (523 358)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 358)  (527 358)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.input_2_3
 (39 6)  (531 358)  (531 358)  LC_3 Logic Functioning bit
 (40 6)  (532 358)  (532 358)  LC_3 Logic Functioning bit
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (43 6)  (535 358)  (535 358)  LC_3 Logic Functioning bit
 (10 7)  (502 359)  (502 359)  routing T_10_22.sp4_h_l_46 <X> T_10_22.sp4_v_t_41
 (28 7)  (520 359)  (520 359)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 359)  (523 359)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 359)  (524 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (527 359)  (527 359)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.input_2_3
 (39 7)  (531 359)  (531 359)  LC_3 Logic Functioning bit
 (40 7)  (532 359)  (532 359)  LC_3 Logic Functioning bit
 (11 8)  (503 360)  (503 360)  routing T_10_22.sp4_v_t_37 <X> T_10_22.sp4_v_b_8
 (13 8)  (505 360)  (505 360)  routing T_10_22.sp4_v_t_37 <X> T_10_22.sp4_v_b_8
 (14 8)  (506 360)  (506 360)  routing T_10_22.sp4_h_l_21 <X> T_10_22.lc_trk_g2_0
 (15 8)  (507 360)  (507 360)  routing T_10_22.sp4_h_r_33 <X> T_10_22.lc_trk_g2_1
 (16 8)  (508 360)  (508 360)  routing T_10_22.sp4_h_r_33 <X> T_10_22.lc_trk_g2_1
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (510 360)  (510 360)  routing T_10_22.sp4_h_r_33 <X> T_10_22.lc_trk_g2_1
 (21 8)  (513 360)  (513 360)  routing T_10_22.sp4_v_t_22 <X> T_10_22.lc_trk_g2_3
 (22 8)  (514 360)  (514 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (515 360)  (515 360)  routing T_10_22.sp4_v_t_22 <X> T_10_22.lc_trk_g2_3
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 360)  (525 360)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (42 8)  (534 360)  (534 360)  LC_4 Logic Functioning bit
 (45 8)  (537 360)  (537 360)  LC_4 Logic Functioning bit
 (50 8)  (542 360)  (542 360)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (545 360)  (545 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (500 361)  (500 361)  routing T_10_22.sp4_h_l_36 <X> T_10_22.sp4_v_b_7
 (9 9)  (501 361)  (501 361)  routing T_10_22.sp4_h_l_36 <X> T_10_22.sp4_v_b_7
 (10 9)  (502 361)  (502 361)  routing T_10_22.sp4_h_l_36 <X> T_10_22.sp4_v_b_7
 (15 9)  (507 361)  (507 361)  routing T_10_22.sp4_h_l_21 <X> T_10_22.lc_trk_g2_0
 (16 9)  (508 361)  (508 361)  routing T_10_22.sp4_h_l_21 <X> T_10_22.lc_trk_g2_0
 (17 9)  (509 361)  (509 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (513 361)  (513 361)  routing T_10_22.sp4_v_t_22 <X> T_10_22.lc_trk_g2_3
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 361)  (522 361)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 361)  (523 361)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (45 9)  (537 361)  (537 361)  LC_4 Logic Functioning bit
 (46 9)  (538 361)  (538 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (545 361)  (545 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (6 10)  (498 362)  (498 362)  routing T_10_22.sp4_h_l_36 <X> T_10_22.sp4_v_t_43
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (513 362)  (513 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (22 10)  (514 362)  (514 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 362)  (515 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (24 10)  (516 362)  (516 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 362)  (529 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (40 10)  (532 362)  (532 362)  LC_5 Logic Functioning bit
 (42 10)  (534 362)  (534 362)  LC_5 Logic Functioning bit
 (43 10)  (535 362)  (535 362)  LC_5 Logic Functioning bit
 (21 11)  (513 363)  (513 363)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (26 11)  (518 363)  (518 363)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 363)  (521 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 363)  (523 363)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 363)  (524 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 363)  (525 363)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.input_2_5
 (34 11)  (526 363)  (526 363)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.input_2_5
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (4 12)  (496 364)  (496 364)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_v_b_9
 (8 12)  (500 364)  (500 364)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_h_r_10
 (9 12)  (501 364)  (501 364)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_h_r_10
 (15 12)  (507 364)  (507 364)  routing T_10_22.sp12_v_b_1 <X> T_10_22.lc_trk_g3_1
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.sp12_v_b_1 <X> T_10_22.lc_trk_g3_1
 (22 12)  (514 364)  (514 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (523 364)  (523 364)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 364)  (525 364)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 364)  (526 364)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (530 364)  (530 364)  LC_6 Logic Functioning bit
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (42 12)  (534 364)  (534 364)  LC_6 Logic Functioning bit
 (43 12)  (535 364)  (535 364)  LC_6 Logic Functioning bit
 (50 12)  (542 364)  (542 364)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (507 365)  (507 365)  routing T_10_22.sp4_v_t_29 <X> T_10_22.lc_trk_g3_0
 (16 13)  (508 365)  (508 365)  routing T_10_22.sp4_v_t_29 <X> T_10_22.lc_trk_g3_0
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (510 365)  (510 365)  routing T_10_22.sp12_v_b_1 <X> T_10_22.lc_trk_g3_1
 (21 13)  (513 365)  (513 365)  routing T_10_22.sp4_r_v_b_43 <X> T_10_22.lc_trk_g3_3
 (22 13)  (514 365)  (514 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 365)  (517 365)  routing T_10_22.sp4_r_v_b_42 <X> T_10_22.lc_trk_g3_2
 (38 13)  (530 365)  (530 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (42 13)  (534 365)  (534 365)  LC_6 Logic Functioning bit
 (43 13)  (535 365)  (535 365)  LC_6 Logic Functioning bit
 (0 14)  (492 366)  (492 366)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 366)  (493 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 366)  (506 366)  routing T_10_22.rgt_op_4 <X> T_10_22.lc_trk_g3_4
 (26 14)  (518 366)  (518 366)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 366)  (519 366)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 366)  (520 366)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 366)  (523 366)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 366)  (526 366)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 366)  (528 366)  LC_7 Logic Functioning bit
 (37 14)  (529 366)  (529 366)  LC_7 Logic Functioning bit
 (39 14)  (531 366)  (531 366)  LC_7 Logic Functioning bit
 (43 14)  (535 366)  (535 366)  LC_7 Logic Functioning bit
 (50 14)  (542 366)  (542 366)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (492 367)  (492 367)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (15 15)  (507 367)  (507 367)  routing T_10_22.rgt_op_4 <X> T_10_22.lc_trk_g3_4
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (520 367)  (520 367)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 367)  (521 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 367)  (522 367)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 367)  (523 367)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 367)  (528 367)  LC_7 Logic Functioning bit
 (37 15)  (529 367)  (529 367)  LC_7 Logic Functioning bit
 (38 15)  (530 367)  (530 367)  LC_7 Logic Functioning bit
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (14 0)  (560 352)  (560 352)  routing T_11_22.sp4_h_r_8 <X> T_11_22.lc_trk_g0_0
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 352)  (574 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 352)  (576 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (37 0)  (583 352)  (583 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (39 0)  (585 352)  (585 352)  LC_0 Logic Functioning bit
 (41 0)  (587 352)  (587 352)  LC_0 Logic Functioning bit
 (43 0)  (589 352)  (589 352)  LC_0 Logic Functioning bit
 (45 0)  (591 352)  (591 352)  LC_0 Logic Functioning bit
 (10 1)  (556 353)  (556 353)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_v_b_1
 (11 1)  (557 353)  (557 353)  routing T_11_22.sp4_h_l_39 <X> T_11_22.sp4_h_r_2
 (15 1)  (561 353)  (561 353)  routing T_11_22.sp4_h_r_8 <X> T_11_22.lc_trk_g0_0
 (16 1)  (562 353)  (562 353)  routing T_11_22.sp4_h_r_8 <X> T_11_22.lc_trk_g0_0
 (17 1)  (563 353)  (563 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (572 353)  (572 353)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 353)  (574 353)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (37 1)  (583 353)  (583 353)  LC_0 Logic Functioning bit
 (38 1)  (584 353)  (584 353)  LC_0 Logic Functioning bit
 (39 1)  (585 353)  (585 353)  LC_0 Logic Functioning bit
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_5 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (557 354)  (557 354)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_v_t_39
 (13 2)  (559 354)  (559 354)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_v_t_39
 (21 2)  (567 354)  (567 354)  routing T_11_22.lft_op_7 <X> T_11_22.lc_trk_g0_7
 (22 2)  (568 354)  (568 354)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 354)  (570 354)  routing T_11_22.lft_op_7 <X> T_11_22.lc_trk_g0_7
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 354)  (579 354)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (37 2)  (583 354)  (583 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_5 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (12 3)  (558 355)  (558 355)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_v_t_39
 (19 3)  (565 355)  (565 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (37 3)  (583 355)  (583 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (39 3)  (585 355)  (585 355)  LC_1 Logic Functioning bit
 (51 3)  (597 355)  (597 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (551 356)  (551 356)  routing T_11_22.sp4_v_t_38 <X> T_11_22.sp4_h_r_3
 (12 4)  (558 356)  (558 356)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_h_r_5
 (13 4)  (559 356)  (559 356)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_5
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (569 356)  (569 356)  routing T_11_22.sp12_h_r_11 <X> T_11_22.lc_trk_g1_3
 (27 4)  (573 356)  (573 356)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 356)  (574 356)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (48 4)  (594 356)  (594 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (572 357)  (572 357)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 357)  (573 357)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 357)  (576 357)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 357)  (586 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (47 5)  (593 357)  (593 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (560 358)  (560 358)  routing T_11_22.wire_logic_cluster/lc_4/out <X> T_11_22.lc_trk_g1_4
 (15 6)  (561 358)  (561 358)  routing T_11_22.lft_op_5 <X> T_11_22.lc_trk_g1_5
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.lft_op_5 <X> T_11_22.lc_trk_g1_5
 (26 6)  (572 358)  (572 358)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (31 6)  (577 358)  (577 358)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 358)  (583 358)  LC_3 Logic Functioning bit
 (39 6)  (585 358)  (585 358)  LC_3 Logic Functioning bit
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (43 6)  (589 358)  (589 358)  LC_3 Logic Functioning bit
 (4 7)  (550 359)  (550 359)  routing T_11_22.sp4_h_r_7 <X> T_11_22.sp4_h_l_38
 (6 7)  (552 359)  (552 359)  routing T_11_22.sp4_h_r_7 <X> T_11_22.sp4_h_l_38
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 359)  (572 359)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (38 7)  (584 359)  (584 359)  LC_3 Logic Functioning bit
 (40 7)  (586 359)  (586 359)  LC_3 Logic Functioning bit
 (42 7)  (588 359)  (588 359)  LC_3 Logic Functioning bit
 (5 8)  (551 360)  (551 360)  routing T_11_22.sp4_v_t_43 <X> T_11_22.sp4_h_r_6
 (14 8)  (560 360)  (560 360)  routing T_11_22.wire_logic_cluster/lc_0/out <X> T_11_22.lc_trk_g2_0
 (16 8)  (562 360)  (562 360)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g2_1
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g2_1
 (21 8)  (567 360)  (567 360)  routing T_11_22.bnl_op_3 <X> T_11_22.lc_trk_g2_3
 (22 8)  (568 360)  (568 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (571 360)  (571 360)  routing T_11_22.sp12_v_t_1 <X> T_11_22.lc_trk_g2_2
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 360)  (580 360)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 360)  (582 360)  LC_4 Logic Functioning bit
 (37 8)  (583 360)  (583 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (50 8)  (596 360)  (596 360)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (554 361)  (554 361)  routing T_11_22.sp4_h_l_42 <X> T_11_22.sp4_v_b_7
 (9 9)  (555 361)  (555 361)  routing T_11_22.sp4_h_l_42 <X> T_11_22.sp4_v_b_7
 (12 9)  (558 361)  (558 361)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_v_b_8
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (564 361)  (564 361)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g2_1
 (21 9)  (567 361)  (567 361)  routing T_11_22.bnl_op_3 <X> T_11_22.lc_trk_g2_3
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (570 361)  (570 361)  routing T_11_22.sp12_v_t_1 <X> T_11_22.lc_trk_g2_2
 (25 9)  (571 361)  (571 361)  routing T_11_22.sp12_v_t_1 <X> T_11_22.lc_trk_g2_2
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 361)  (576 361)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 361)  (582 361)  LC_4 Logic Functioning bit
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (11 10)  (557 362)  (557 362)  routing T_11_22.sp4_v_b_0 <X> T_11_22.sp4_v_t_45
 (13 10)  (559 362)  (559 362)  routing T_11_22.sp4_v_b_0 <X> T_11_22.sp4_v_t_45
 (15 10)  (561 362)  (561 362)  routing T_11_22.sp4_h_r_45 <X> T_11_22.lc_trk_g2_5
 (16 10)  (562 362)  (562 362)  routing T_11_22.sp4_h_r_45 <X> T_11_22.lc_trk_g2_5
 (17 10)  (563 362)  (563 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 362)  (564 362)  routing T_11_22.sp4_h_r_45 <X> T_11_22.lc_trk_g2_5
 (21 10)  (567 362)  (567 362)  routing T_11_22.wire_logic_cluster/lc_7/out <X> T_11_22.lc_trk_g2_7
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 362)  (572 362)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (38 10)  (584 362)  (584 362)  LC_5 Logic Functioning bit
 (41 10)  (587 362)  (587 362)  LC_5 Logic Functioning bit
 (42 10)  (588 362)  (588 362)  LC_5 Logic Functioning bit
 (50 10)  (596 362)  (596 362)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (564 363)  (564 363)  routing T_11_22.sp4_h_r_45 <X> T_11_22.lc_trk_g2_5
 (26 11)  (572 363)  (572 363)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 363)  (582 363)  LC_5 Logic Functioning bit
 (39 11)  (585 363)  (585 363)  LC_5 Logic Functioning bit
 (40 11)  (586 363)  (586 363)  LC_5 Logic Functioning bit
 (43 11)  (589 363)  (589 363)  LC_5 Logic Functioning bit
 (46 11)  (592 363)  (592 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (594 363)  (594 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (597 363)  (597 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (571 364)  (571 364)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g3_2
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 364)  (574 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 364)  (576 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 364)  (579 364)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 364)  (586 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (22 13)  (568 365)  (568 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 365)  (569 365)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g3_2
 (24 13)  (570 365)  (570 365)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g3_2
 (25 13)  (571 365)  (571 365)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g3_2
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (586 365)  (586 365)  LC_6 Logic Functioning bit
 (42 13)  (588 365)  (588 365)  LC_6 Logic Functioning bit
 (51 13)  (597 365)  (597 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (560 366)  (560 366)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (571 366)  (571 366)  routing T_11_22.sp12_v_b_6 <X> T_11_22.lc_trk_g3_6
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 366)  (579 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 366)  (581 366)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.input_2_7
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (37 14)  (583 366)  (583 366)  LC_7 Logic Functioning bit
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (42 14)  (588 366)  (588 366)  LC_7 Logic Functioning bit
 (51 14)  (597 366)  (597 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (560 367)  (560 367)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (16 15)  (562 367)  (562 367)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (570 367)  (570 367)  routing T_11_22.sp12_v_b_6 <X> T_11_22.lc_trk_g3_6
 (25 15)  (571 367)  (571 367)  routing T_11_22.sp12_v_b_6 <X> T_11_22.lc_trk_g3_6
 (26 15)  (572 367)  (572 367)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 367)  (577 367)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 367)  (578 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 367)  (579 367)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.input_2_7
 (35 15)  (581 367)  (581 367)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.input_2_7
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (42 15)  (588 367)  (588 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (12 0)  (612 352)  (612 352)  routing T_12_22.sp4_h_l_46 <X> T_12_22.sp4_h_r_2
 (14 0)  (614 352)  (614 352)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (17 0)  (617 352)  (617 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 352)  (633 352)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (37 0)  (637 352)  (637 352)  LC_0 Logic Functioning bit
 (38 0)  (638 352)  (638 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (43 0)  (643 352)  (643 352)  LC_0 Logic Functioning bit
 (4 1)  (604 353)  (604 353)  routing T_12_22.sp4_v_t_42 <X> T_12_22.sp4_h_r_0
 (13 1)  (613 353)  (613 353)  routing T_12_22.sp4_h_l_46 <X> T_12_22.sp4_h_r_2
 (15 1)  (615 353)  (615 353)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (16 1)  (616 353)  (616 353)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (618 353)  (618 353)  routing T_12_22.sp4_r_v_b_34 <X> T_12_22.lc_trk_g0_1
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 353)  (631 353)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 353)  (633 353)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.input_2_0
 (34 1)  (634 353)  (634 353)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.input_2_0
 (35 1)  (635 353)  (635 353)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.input_2_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_5 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (621 354)  (621 354)  routing T_12_22.sp4_h_l_2 <X> T_12_22.lc_trk_g0_7
 (22 2)  (622 354)  (622 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 354)  (623 354)  routing T_12_22.sp4_h_l_2 <X> T_12_22.lc_trk_g0_7
 (24 2)  (624 354)  (624 354)  routing T_12_22.sp4_h_l_2 <X> T_12_22.lc_trk_g0_7
 (25 2)  (625 354)  (625 354)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 354)  (631 354)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (38 2)  (638 354)  (638 354)  LC_1 Logic Functioning bit
 (39 2)  (639 354)  (639 354)  LC_1 Logic Functioning bit
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (42 2)  (642 354)  (642 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (46 2)  (646 354)  (646 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 354)  (650 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 355)  (600 355)  routing T_12_22.glb_netwk_5 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 355)  (623 355)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (25 3)  (625 355)  (625 355)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 355)  (630 355)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (39 3)  (639 355)  (639 355)  LC_1 Logic Functioning bit
 (42 3)  (642 355)  (642 355)  LC_1 Logic Functioning bit
 (43 3)  (643 355)  (643 355)  LC_1 Logic Functioning bit
 (45 3)  (645 355)  (645 355)  LC_1 Logic Functioning bit
 (52 3)  (652 355)  (652 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (600 356)  (600 356)  routing T_12_22.glb_netwk_7 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 4)  (601 356)  (601 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (3 4)  (603 356)  (603 356)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_r_0
 (5 4)  (605 356)  (605 356)  routing T_12_22.sp4_v_b_9 <X> T_12_22.sp4_h_r_3
 (12 4)  (612 356)  (612 356)  routing T_12_22.sp4_h_l_39 <X> T_12_22.sp4_h_r_5
 (14 4)  (614 356)  (614 356)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g1_0
 (21 4)  (621 356)  (621 356)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g1_3
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 356)  (623 356)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g1_3
 (24 4)  (624 356)  (624 356)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g1_3
 (0 5)  (600 357)  (600 357)  routing T_12_22.glb_netwk_7 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_r_0
 (4 5)  (604 357)  (604 357)  routing T_12_22.sp4_v_b_9 <X> T_12_22.sp4_h_r_3
 (6 5)  (606 357)  (606 357)  routing T_12_22.sp4_v_b_9 <X> T_12_22.sp4_h_r_3
 (13 5)  (613 357)  (613 357)  routing T_12_22.sp4_h_l_39 <X> T_12_22.sp4_h_r_5
 (14 5)  (614 357)  (614 357)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g1_0
 (15 5)  (615 357)  (615 357)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g1_0
 (16 5)  (616 357)  (616 357)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (621 357)  (621 357)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g1_3
 (6 6)  (606 358)  (606 358)  routing T_12_22.sp4_h_l_47 <X> T_12_22.sp4_v_t_38
 (22 6)  (622 358)  (622 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (625 358)  (625 358)  routing T_12_22.sp4_h_r_14 <X> T_12_22.lc_trk_g1_6
 (26 6)  (626 358)  (626 358)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 358)  (631 358)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 358)  (633 358)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 358)  (637 358)  LC_3 Logic Functioning bit
 (39 6)  (639 358)  (639 358)  LC_3 Logic Functioning bit
 (40 6)  (640 358)  (640 358)  LC_3 Logic Functioning bit
 (42 6)  (642 358)  (642 358)  LC_3 Logic Functioning bit
 (43 6)  (643 358)  (643 358)  LC_3 Logic Functioning bit
 (21 7)  (621 359)  (621 359)  routing T_12_22.sp4_r_v_b_31 <X> T_12_22.lc_trk_g1_7
 (22 7)  (622 359)  (622 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 359)  (623 359)  routing T_12_22.sp4_h_r_14 <X> T_12_22.lc_trk_g1_6
 (24 7)  (624 359)  (624 359)  routing T_12_22.sp4_h_r_14 <X> T_12_22.lc_trk_g1_6
 (26 7)  (626 359)  (626 359)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 359)  (632 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 359)  (633 359)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.input_2_3
 (35 7)  (635 359)  (635 359)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.input_2_3
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (8 8)  (608 360)  (608 360)  routing T_12_22.sp4_h_l_42 <X> T_12_22.sp4_h_r_7
 (14 8)  (614 360)  (614 360)  routing T_12_22.sp4_v_t_21 <X> T_12_22.lc_trk_g2_0
 (16 8)  (616 360)  (616 360)  routing T_12_22.sp12_v_t_14 <X> T_12_22.lc_trk_g2_1
 (17 8)  (617 360)  (617 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (621 360)  (621 360)  routing T_12_22.rgt_op_3 <X> T_12_22.lc_trk_g2_3
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 360)  (624 360)  routing T_12_22.rgt_op_3 <X> T_12_22.lc_trk_g2_3
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 360)  (628 360)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 360)  (630 360)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 360)  (633 360)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (42 8)  (642 360)  (642 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (50 8)  (650 360)  (650 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 360)  (651 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (604 361)  (604 361)  routing T_12_22.sp4_h_l_47 <X> T_12_22.sp4_h_r_6
 (6 9)  (606 361)  (606 361)  routing T_12_22.sp4_h_l_47 <X> T_12_22.sp4_h_r_6
 (11 9)  (611 361)  (611 361)  routing T_12_22.sp4_h_l_45 <X> T_12_22.sp4_h_r_8
 (14 9)  (614 361)  (614 361)  routing T_12_22.sp4_v_t_21 <X> T_12_22.lc_trk_g2_0
 (16 9)  (616 361)  (616 361)  routing T_12_22.sp4_v_t_21 <X> T_12_22.lc_trk_g2_0
 (17 9)  (617 361)  (617 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (618 361)  (618 361)  routing T_12_22.sp12_v_t_14 <X> T_12_22.lc_trk_g2_1
 (28 9)  (628 361)  (628 361)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 361)  (630 361)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (43 9)  (643 361)  (643 361)  LC_4 Logic Functioning bit
 (45 9)  (645 361)  (645 361)  LC_4 Logic Functioning bit
 (47 9)  (647 361)  (647 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (12 11)  (612 363)  (612 363)  routing T_12_22.sp4_h_l_45 <X> T_12_22.sp4_v_t_45
 (14 11)  (614 363)  (614 363)  routing T_12_22.sp4_r_v_b_36 <X> T_12_22.lc_trk_g2_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (9 12)  (609 364)  (609 364)  routing T_12_22.sp4_v_t_47 <X> T_12_22.sp4_h_r_10
 (16 12)  (616 364)  (616 364)  routing T_12_22.sp12_v_t_14 <X> T_12_22.lc_trk_g3_1
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (621 364)  (621 364)  routing T_12_22.sp4_v_t_14 <X> T_12_22.lc_trk_g3_3
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 364)  (623 364)  routing T_12_22.sp4_v_t_14 <X> T_12_22.lc_trk_g3_3
 (25 12)  (625 364)  (625 364)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g3_2
 (27 12)  (627 364)  (627 364)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 364)  (630 364)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 364)  (631 364)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 364)  (633 364)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 364)  (634 364)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (45 12)  (645 364)  (645 364)  LC_6 Logic Functioning bit
 (48 12)  (648 364)  (648 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (618 365)  (618 365)  routing T_12_22.sp12_v_t_14 <X> T_12_22.lc_trk_g3_1
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (623 365)  (623 365)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g3_2
 (25 13)  (625 365)  (625 365)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g3_2
 (28 13)  (628 365)  (628 365)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 365)  (630 365)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 365)  (632 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 365)  (633 365)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.input_2_6
 (34 13)  (634 365)  (634 365)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.input_2_6
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (43 13)  (643 365)  (643 365)  LC_6 Logic Functioning bit
 (45 13)  (645 365)  (645 365)  LC_6 Logic Functioning bit
 (46 13)  (646 365)  (646 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (600 366)  (600 366)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 366)  (604 366)  routing T_12_22.sp4_h_r_9 <X> T_12_22.sp4_v_t_44
 (25 14)  (625 366)  (625 366)  routing T_12_22.wire_logic_cluster/lc_6/out <X> T_12_22.lc_trk_g3_6
 (0 15)  (600 367)  (600 367)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 367)  (605 367)  routing T_12_22.sp4_h_r_9 <X> T_12_22.sp4_v_t_44
 (6 15)  (606 367)  (606 367)  routing T_12_22.sp4_h_r_9 <X> T_12_22.sp4_h_l_44
 (15 15)  (615 367)  (615 367)  routing T_12_22.tnr_op_4 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_22

 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 352)  (695 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (53 0)  (707 352)  (707 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 353)  (682 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 353)  (685 353)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (40 1)  (694 353)  (694 353)  LC_0 Logic Functioning bit
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (45 1)  (699 353)  (699 353)  LC_0 Logic Functioning bit
 (52 1)  (706 353)  (706 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 354)  (668 354)  routing T_13_22.lft_op_4 <X> T_13_22.lc_trk_g0_4
 (15 2)  (669 354)  (669 354)  routing T_13_22.sp4_h_r_5 <X> T_13_22.lc_trk_g0_5
 (16 2)  (670 354)  (670 354)  routing T_13_22.sp4_h_r_5 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 354)  (688 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (52 2)  (706 354)  (706 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (654 355)  (654 355)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (3 3)  (657 355)  (657 355)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_h_l_23
 (12 3)  (666 355)  (666 355)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_v_t_39
 (15 3)  (669 355)  (669 355)  routing T_13_22.lft_op_4 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (672 355)  (672 355)  routing T_13_22.sp4_h_r_5 <X> T_13_22.lc_trk_g0_5
 (26 3)  (680 355)  (680 355)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 355)  (681 355)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (45 3)  (699 355)  (699 355)  LC_1 Logic Functioning bit
 (48 3)  (702 355)  (702 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (659 356)  (659 356)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_r_3
 (8 4)  (662 356)  (662 356)  routing T_13_22.sp4_h_l_41 <X> T_13_22.sp4_h_r_4
 (15 4)  (669 356)  (669 356)  routing T_13_22.sp4_h_r_1 <X> T_13_22.lc_trk_g1_1
 (16 4)  (670 356)  (670 356)  routing T_13_22.sp4_h_r_1 <X> T_13_22.lc_trk_g1_1
 (17 4)  (671 356)  (671 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 356)  (677 356)  routing T_13_22.sp4_v_b_19 <X> T_13_22.lc_trk_g1_3
 (24 4)  (678 356)  (678 356)  routing T_13_22.sp4_v_b_19 <X> T_13_22.lc_trk_g1_3
 (25 4)  (679 356)  (679 356)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (46 4)  (700 356)  (700 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (654 357)  (654 357)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (6 5)  (660 357)  (660 357)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_r_3
 (11 5)  (665 357)  (665 357)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_h_r_5
 (13 5)  (667 357)  (667 357)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_h_r_5
 (18 5)  (672 357)  (672 357)  routing T_13_22.sp4_h_r_1 <X> T_13_22.lc_trk_g1_1
 (22 5)  (676 357)  (676 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 357)  (677 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (24 5)  (678 357)  (678 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (25 5)  (679 357)  (679 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (45 5)  (699 357)  (699 357)  LC_2 Logic Functioning bit
 (13 6)  (667 358)  (667 358)  routing T_13_22.sp4_v_b_5 <X> T_13_22.sp4_v_t_40
 (25 6)  (679 358)  (679 358)  routing T_13_22.lft_op_6 <X> T_13_22.lc_trk_g1_6
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (45 6)  (699 358)  (699 358)  LC_3 Logic Functioning bit
 (46 6)  (700 358)  (700 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (701 358)  (701 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 359)  (678 359)  routing T_13_22.lft_op_6 <X> T_13_22.lc_trk_g1_6
 (26 7)  (680 359)  (680 359)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (45 7)  (699 359)  (699 359)  LC_3 Logic Functioning bit
 (5 8)  (659 360)  (659 360)  routing T_13_22.sp4_h_l_38 <X> T_13_22.sp4_h_r_6
 (11 8)  (665 360)  (665 360)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_v_b_8
 (13 8)  (667 360)  (667 360)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_v_b_8
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (695 360)  (695 360)  LC_4 Logic Functioning bit
 (43 8)  (697 360)  (697 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (53 8)  (707 360)  (707 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (658 361)  (658 361)  routing T_13_22.sp4_h_l_38 <X> T_13_22.sp4_h_r_6
 (12 9)  (666 361)  (666 361)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_v_b_8
 (30 9)  (684 361)  (684 361)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (45 9)  (699 361)  (699 361)  LC_4 Logic Functioning bit
 (10 10)  (664 362)  (664 362)  routing T_13_22.sp4_v_b_2 <X> T_13_22.sp4_h_l_42
 (15 10)  (669 362)  (669 362)  routing T_13_22.sp4_h_r_45 <X> T_13_22.lc_trk_g2_5
 (16 10)  (670 362)  (670 362)  routing T_13_22.sp4_h_r_45 <X> T_13_22.lc_trk_g2_5
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 362)  (672 362)  routing T_13_22.sp4_h_r_45 <X> T_13_22.lc_trk_g2_5
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (39 10)  (693 362)  (693 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (52 10)  (706 362)  (706 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (672 363)  (672 363)  routing T_13_22.sp4_h_r_45 <X> T_13_22.lc_trk_g2_5
 (26 11)  (680 363)  (680 363)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 363)  (690 363)  LC_5 Logic Functioning bit
 (38 11)  (692 363)  (692 363)  LC_5 Logic Functioning bit
 (45 11)  (699 363)  (699 363)  LC_5 Logic Functioning bit
 (51 11)  (705 363)  (705 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (658 364)  (658 364)  routing T_13_22.sp4_h_l_38 <X> T_13_22.sp4_v_b_9
 (6 12)  (660 364)  (660 364)  routing T_13_22.sp4_h_l_38 <X> T_13_22.sp4_v_b_9
 (8 12)  (662 364)  (662 364)  routing T_13_22.sp4_v_b_10 <X> T_13_22.sp4_h_r_10
 (9 12)  (663 364)  (663 364)  routing T_13_22.sp4_v_b_10 <X> T_13_22.sp4_h_r_10
 (15 12)  (669 364)  (669 364)  routing T_13_22.sp4_h_r_41 <X> T_13_22.lc_trk_g3_1
 (16 12)  (670 364)  (670 364)  routing T_13_22.sp4_h_r_41 <X> T_13_22.lc_trk_g3_1
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 364)  (672 364)  routing T_13_22.sp4_h_r_41 <X> T_13_22.lc_trk_g3_1
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 364)  (684 364)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 364)  (695 364)  LC_6 Logic Functioning bit
 (43 12)  (697 364)  (697 364)  LC_6 Logic Functioning bit
 (45 12)  (699 364)  (699 364)  LC_6 Logic Functioning bit
 (5 13)  (659 365)  (659 365)  routing T_13_22.sp4_h_l_38 <X> T_13_22.sp4_v_b_9
 (18 13)  (672 365)  (672 365)  routing T_13_22.sp4_h_r_41 <X> T_13_22.lc_trk_g3_1
 (31 13)  (685 365)  (685 365)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (41 13)  (695 365)  (695 365)  LC_6 Logic Functioning bit
 (43 13)  (697 365)  (697 365)  LC_6 Logic Functioning bit
 (45 13)  (699 365)  (699 365)  LC_6 Logic Functioning bit
 (51 13)  (705 365)  (705 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (654 366)  (654 366)  routing T_13_22.glb_netwk_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 366)  (659 366)  routing T_13_22.sp4_v_t_44 <X> T_13_22.sp4_h_l_44
 (21 14)  (675 366)  (675 366)  routing T_13_22.bnl_op_7 <X> T_13_22.lc_trk_g3_7
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 366)  (688 366)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 366)  (691 366)  LC_7 Logic Functioning bit
 (39 14)  (693 366)  (693 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (6 15)  (660 367)  (660 367)  routing T_13_22.sp4_v_t_44 <X> T_13_22.sp4_h_l_44
 (9 15)  (663 367)  (663 367)  routing T_13_22.sp4_v_b_10 <X> T_13_22.sp4_v_t_47
 (21 15)  (675 367)  (675 367)  routing T_13_22.bnl_op_7 <X> T_13_22.lc_trk_g3_7
 (26 15)  (680 367)  (680 367)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 367)  (681 367)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (45 15)  (699 367)  (699 367)  LC_7 Logic Functioning bit
 (48 15)  (702 367)  (702 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (705 367)  (705 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_22

 (13 0)  (721 352)  (721 352)  routing T_14_22.sp4_h_l_39 <X> T_14_22.sp4_v_b_2
 (28 0)  (736 352)  (736 352)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (752 352)  (752 352)  LC_0 Logic Functioning bit
 (12 1)  (720 353)  (720 353)  routing T_14_22.sp4_h_l_39 <X> T_14_22.sp4_v_b_2
 (50 1)  (758 353)  (758 353)  Carry_In_Mux bit 

 (9 2)  (717 354)  (717 354)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_h_l_36
 (14 2)  (722 354)  (722 354)  routing T_14_22.sp12_h_l_3 <X> T_14_22.lc_trk_g0_4
 (28 2)  (736 354)  (736 354)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 354)  (738 354)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (44 2)  (752 354)  (752 354)  LC_1 Logic Functioning bit
 (5 3)  (713 355)  (713 355)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_v_t_37
 (14 3)  (722 355)  (722 355)  routing T_14_22.sp12_h_l_3 <X> T_14_22.lc_trk_g0_4
 (15 3)  (723 355)  (723 355)  routing T_14_22.sp12_h_l_3 <X> T_14_22.lc_trk_g0_4
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (30 3)  (738 355)  (738 355)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 355)  (741 355)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.input_2_1
 (34 3)  (742 355)  (742 355)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.input_2_1
 (15 4)  (723 356)  (723 356)  routing T_14_22.top_op_1 <X> T_14_22.lc_trk_g1_1
 (17 4)  (725 356)  (725 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (735 356)  (735 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 356)  (736 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 356)  (738 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (44 4)  (752 356)  (752 356)  LC_2 Logic Functioning bit
 (18 5)  (726 357)  (726 357)  routing T_14_22.top_op_1 <X> T_14_22.lc_trk_g1_1
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 357)  (742 357)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.input_2_2
 (6 6)  (714 358)  (714 358)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_v_t_38
 (28 6)  (736 358)  (736 358)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 358)  (738 358)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (35 6)  (743 358)  (743 358)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.input_2_3
 (44 6)  (752 358)  (752 358)  LC_3 Logic Functioning bit
 (17 7)  (725 359)  (725 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 359)  (732 359)  routing T_14_22.top_op_6 <X> T_14_22.lc_trk_g1_6
 (25 7)  (733 359)  (733 359)  routing T_14_22.top_op_6 <X> T_14_22.lc_trk_g1_6
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 359)  (740 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 359)  (742 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.input_2_3
 (35 7)  (743 359)  (743 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.input_2_3
 (15 8)  (723 360)  (723 360)  routing T_14_22.tnl_op_1 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 360)  (736 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (35 8)  (743 360)  (743 360)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_4
 (44 8)  (752 360)  (752 360)  LC_4 Logic Functioning bit
 (18 9)  (726 361)  (726 361)  routing T_14_22.tnl_op_1 <X> T_14_22.lc_trk_g2_1
 (32 9)  (740 361)  (740 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 361)  (741 361)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_4
 (35 9)  (743 361)  (743 361)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_4
 (8 10)  (716 362)  (716 362)  routing T_14_22.sp4_h_r_11 <X> T_14_22.sp4_h_l_42
 (10 10)  (718 362)  (718 362)  routing T_14_22.sp4_h_r_11 <X> T_14_22.sp4_h_l_42
 (27 10)  (735 362)  (735 362)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 362)  (736 362)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (35 10)  (743 362)  (743 362)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_5
 (44 10)  (752 362)  (752 362)  LC_5 Logic Functioning bit
 (10 11)  (718 363)  (718 363)  routing T_14_22.sp4_h_l_39 <X> T_14_22.sp4_v_t_42
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (731 363)  (731 363)  routing T_14_22.sp12_v_b_14 <X> T_14_22.lc_trk_g2_6
 (30 11)  (738 363)  (738 363)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 363)  (740 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (741 363)  (741 363)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_5
 (34 11)  (742 363)  (742 363)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_5
 (35 11)  (743 363)  (743 363)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_5
 (6 12)  (714 364)  (714 364)  routing T_14_22.sp4_v_t_43 <X> T_14_22.sp4_v_b_9
 (12 12)  (720 364)  (720 364)  routing T_14_22.sp4_v_t_46 <X> T_14_22.sp4_h_r_11
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 364)  (731 364)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g3_3
 (24 12)  (732 364)  (732 364)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g3_3
 (27 12)  (735 364)  (735 364)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 364)  (738 364)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (35 12)  (743 364)  (743 364)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_6
 (44 12)  (752 364)  (752 364)  LC_6 Logic Functioning bit
 (5 13)  (713 365)  (713 365)  routing T_14_22.sp4_v_t_43 <X> T_14_22.sp4_v_b_9
 (14 13)  (722 365)  (722 365)  routing T_14_22.tnl_op_0 <X> T_14_22.lc_trk_g3_0
 (15 13)  (723 365)  (723 365)  routing T_14_22.tnl_op_0 <X> T_14_22.lc_trk_g3_0
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (729 365)  (729 365)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g3_3
 (32 13)  (740 365)  (740 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 365)  (741 365)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_6
 (35 13)  (743 365)  (743 365)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_6
 (14 14)  (722 366)  (722 366)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g3_4
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (35 14)  (743 366)  (743 366)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_7
 (44 14)  (752 366)  (752 366)  LC_7 Logic Functioning bit
 (8 15)  (716 367)  (716 367)  routing T_14_22.sp4_h_r_4 <X> T_14_22.sp4_v_t_47
 (9 15)  (717 367)  (717 367)  routing T_14_22.sp4_h_r_4 <X> T_14_22.sp4_v_t_47
 (10 15)  (718 367)  (718 367)  routing T_14_22.sp4_h_r_4 <X> T_14_22.sp4_v_t_47
 (14 15)  (722 367)  (722 367)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g3_4
 (16 15)  (724 367)  (724 367)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (731 367)  (731 367)  routing T_14_22.sp12_v_b_14 <X> T_14_22.lc_trk_g3_6
 (32 15)  (740 367)  (740 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 367)  (741 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_7
 (34 15)  (742 367)  (742 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_7
 (35 15)  (743 367)  (743 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_7


LogicTile_15_22

 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 352)  (786 352)  routing T_15_22.top_op_3 <X> T_15_22.lc_trk_g0_3
 (21 1)  (783 353)  (783 353)  routing T_15_22.top_op_3 <X> T_15_22.lc_trk_g0_3
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_5 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 354)  (793 354)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_5 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (8 3)  (770 355)  (770 355)  routing T_15_22.sp4_h_l_36 <X> T_15_22.sp4_v_t_36
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (785 355)  (785 355)  routing T_15_22.sp12_h_l_21 <X> T_15_22.lc_trk_g0_6
 (25 3)  (787 355)  (787 355)  routing T_15_22.sp12_h_l_21 <X> T_15_22.lc_trk_g0_6
 (30 3)  (792 355)  (792 355)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 355)  (793 355)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (0 4)  (762 356)  (762 356)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (788 356)  (788 356)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 356)  (790 356)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (42 4)  (804 356)  (804 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (50 4)  (812 356)  (812 356)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (814 356)  (814 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (763 357)  (763 357)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 357)  (789 357)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (38 5)  (800 357)  (800 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (45 5)  (807 357)  (807 357)  LC_2 Logic Functioning bit
 (28 6)  (790 358)  (790 358)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (31 7)  (793 359)  (793 359)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 359)  (798 359)  LC_3 Logic Functioning bit
 (38 7)  (800 359)  (800 359)  LC_3 Logic Functioning bit
 (14 8)  (776 360)  (776 360)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (15 8)  (777 360)  (777 360)  routing T_15_22.sp4_v_t_28 <X> T_15_22.lc_trk_g2_1
 (16 8)  (778 360)  (778 360)  routing T_15_22.sp4_v_t_28 <X> T_15_22.lc_trk_g2_1
 (17 8)  (779 360)  (779 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (787 360)  (787 360)  routing T_15_22.sp4_h_r_34 <X> T_15_22.lc_trk_g2_2
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 360)  (789 360)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 360)  (792 360)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (37 8)  (799 360)  (799 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (42 8)  (804 360)  (804 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (50 8)  (812 360)  (812 360)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (815 360)  (815 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (776 361)  (776 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (15 9)  (777 361)  (777 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (16 9)  (778 361)  (778 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp4_h_r_34 <X> T_15_22.lc_trk_g2_2
 (24 9)  (786 361)  (786 361)  routing T_15_22.sp4_h_r_34 <X> T_15_22.lc_trk_g2_2
 (28 9)  (790 361)  (790 361)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (45 9)  (807 361)  (807 361)  LC_4 Logic Functioning bit
 (12 10)  (774 362)  (774 362)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_h_l_45
 (15 10)  (777 362)  (777 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (16 10)  (778 362)  (778 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 362)  (780 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (26 10)  (788 362)  (788 362)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 362)  (790 362)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 362)  (792 362)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 362)  (795 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 362)  (796 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 362)  (803 362)  LC_5 Logic Functioning bit
 (43 10)  (805 362)  (805 362)  LC_5 Logic Functioning bit
 (11 11)  (773 363)  (773 363)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_h_l_45
 (14 11)  (776 363)  (776 363)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g2_4
 (15 11)  (777 363)  (777 363)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g2_4
 (16 11)  (778 363)  (778 363)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g2_4
 (17 11)  (779 363)  (779 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 363)  (785 363)  routing T_15_22.sp4_h_r_30 <X> T_15_22.lc_trk_g2_6
 (24 11)  (786 363)  (786 363)  routing T_15_22.sp4_h_r_30 <X> T_15_22.lc_trk_g2_6
 (25 11)  (787 363)  (787 363)  routing T_15_22.sp4_h_r_30 <X> T_15_22.lc_trk_g2_6
 (27 11)  (789 363)  (789 363)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 363)  (790 363)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 363)  (792 363)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 364)  (783 364)  routing T_15_22.sp4_h_r_43 <X> T_15_22.lc_trk_g3_3
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 364)  (785 364)  routing T_15_22.sp4_h_r_43 <X> T_15_22.lc_trk_g3_3
 (24 12)  (786 364)  (786 364)  routing T_15_22.sp4_h_r_43 <X> T_15_22.lc_trk_g3_3
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 364)  (798 364)  LC_6 Logic Functioning bit
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (41 12)  (803 364)  (803 364)  LC_6 Logic Functioning bit
 (42 12)  (804 364)  (804 364)  LC_6 Logic Functioning bit
 (43 12)  (805 364)  (805 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (48 12)  (810 364)  (810 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (812 364)  (812 364)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (783 365)  (783 365)  routing T_15_22.sp4_h_r_43 <X> T_15_22.lc_trk_g3_3
 (27 13)  (789 365)  (789 365)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 365)  (790 365)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 365)  (798 365)  LC_6 Logic Functioning bit
 (37 13)  (799 365)  (799 365)  LC_6 Logic Functioning bit
 (38 13)  (800 365)  (800 365)  LC_6 Logic Functioning bit
 (39 13)  (801 365)  (801 365)  LC_6 Logic Functioning bit
 (41 13)  (803 365)  (803 365)  LC_6 Logic Functioning bit
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (45 13)  (807 365)  (807 365)  LC_6 Logic Functioning bit
 (0 14)  (762 366)  (762 366)  routing T_15_22.glb_netwk_4 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 366)  (777 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 366)  (780 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (21 14)  (783 366)  (783 366)  routing T_15_22.sp4_h_l_34 <X> T_15_22.lc_trk_g3_7
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 366)  (785 366)  routing T_15_22.sp4_h_l_34 <X> T_15_22.lc_trk_g3_7
 (24 14)  (786 366)  (786 366)  routing T_15_22.sp4_h_l_34 <X> T_15_22.lc_trk_g3_7
 (25 14)  (787 366)  (787 366)  routing T_15_22.sp12_v_b_6 <X> T_15_22.lc_trk_g3_6
 (8 15)  (770 367)  (770 367)  routing T_15_22.sp4_h_l_47 <X> T_15_22.sp4_v_t_47
 (15 15)  (777 367)  (777 367)  routing T_15_22.sp4_v_t_33 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_v_t_33 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (780 367)  (780 367)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (21 15)  (783 367)  (783 367)  routing T_15_22.sp4_h_l_34 <X> T_15_22.lc_trk_g3_7
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (786 367)  (786 367)  routing T_15_22.sp12_v_b_6 <X> T_15_22.lc_trk_g3_6
 (25 15)  (787 367)  (787 367)  routing T_15_22.sp12_v_b_6 <X> T_15_22.lc_trk_g3_6


LogicTile_16_22

 (21 0)  (837 352)  (837 352)  routing T_16_22.bnr_op_3 <X> T_16_22.lc_trk_g0_3
 (22 0)  (838 352)  (838 352)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (841 352)  (841 352)  routing T_16_22.bnr_op_2 <X> T_16_22.lc_trk_g0_2
 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (44 0)  (860 352)  (860 352)  LC_0 Logic Functioning bit
 (11 1)  (827 353)  (827 353)  routing T_16_22.sp4_h_l_39 <X> T_16_22.sp4_h_r_2
 (21 1)  (837 353)  (837 353)  routing T_16_22.bnr_op_3 <X> T_16_22.lc_trk_g0_3
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (841 353)  (841 353)  routing T_16_22.bnr_op_2 <X> T_16_22.lc_trk_g0_2
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (50 1)  (866 353)  (866 353)  Carry_In_Mux bit 

 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_5 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (831 354)  (831 354)  routing T_16_22.bot_op_5 <X> T_16_22.lc_trk_g0_5
 (17 2)  (833 354)  (833 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (44 2)  (860 354)  (860 354)  LC_1 Logic Functioning bit
 (0 3)  (816 355)  (816 355)  routing T_16_22.glb_netwk_5 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (30 3)  (846 355)  (846 355)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (22 4)  (838 356)  (838 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 356)  (839 356)  routing T_16_22.sp4_v_b_19 <X> T_16_22.lc_trk_g1_3
 (24 4)  (840 356)  (840 356)  routing T_16_22.sp4_v_b_19 <X> T_16_22.lc_trk_g1_3
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 356)  (846 356)  routing T_16_22.lc_trk_g0_5 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (44 4)  (860 356)  (860 356)  LC_2 Logic Functioning bit
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (39 5)  (855 357)  (855 357)  LC_2 Logic Functioning bit
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 358)  (840 358)  routing T_16_22.bot_op_7 <X> T_16_22.lc_trk_g1_7
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 358)  (846 358)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (39 6)  (855 358)  (855 358)  LC_3 Logic Functioning bit
 (44 6)  (860 358)  (860 358)  LC_3 Logic Functioning bit
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.bot_op_6 <X> T_16_22.lc_trk_g1_6
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (39 7)  (855 359)  (855 359)  LC_3 Logic Functioning bit
 (13 8)  (829 360)  (829 360)  routing T_16_22.sp4_h_l_45 <X> T_16_22.sp4_v_b_8
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (44 8)  (860 360)  (860 360)  LC_4 Logic Functioning bit
 (11 9)  (827 361)  (827 361)  routing T_16_22.sp4_h_l_45 <X> T_16_22.sp4_h_r_8
 (12 9)  (828 361)  (828 361)  routing T_16_22.sp4_h_l_45 <X> T_16_22.sp4_v_b_8
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 361)  (839 361)  routing T_16_22.sp4_v_b_42 <X> T_16_22.lc_trk_g2_2
 (24 9)  (840 361)  (840 361)  routing T_16_22.sp4_v_b_42 <X> T_16_22.lc_trk_g2_2
 (30 9)  (846 361)  (846 361)  routing T_16_22.lc_trk_g0_3 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (37 9)  (853 361)  (853 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (39 9)  (855 361)  (855 361)  LC_4 Logic Functioning bit
 (25 10)  (841 362)  (841 362)  routing T_16_22.wire_logic_cluster/lc_6/out <X> T_16_22.lc_trk_g2_6
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (37 10)  (853 362)  (853 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (44 10)  (860 362)  (860 362)  LC_5 Logic Functioning bit
 (8 11)  (824 363)  (824 363)  routing T_16_22.sp4_h_l_42 <X> T_16_22.sp4_v_t_42
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (846 363)  (846 363)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (53 11)  (869 363)  (869 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (820 364)  (820 364)  routing T_16_22.sp4_h_l_44 <X> T_16_22.sp4_v_b_9
 (13 12)  (829 364)  (829 364)  routing T_16_22.sp4_h_l_46 <X> T_16_22.sp4_v_b_11
 (25 12)  (841 364)  (841 364)  routing T_16_22.bnl_op_2 <X> T_16_22.lc_trk_g3_2
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (851 364)  (851 364)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_6
 (37 12)  (853 364)  (853 364)  LC_6 Logic Functioning bit
 (42 12)  (858 364)  (858 364)  LC_6 Logic Functioning bit
 (45 12)  (861 364)  (861 364)  LC_6 Logic Functioning bit
 (46 12)  (862 364)  (862 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (821 365)  (821 365)  routing T_16_22.sp4_h_l_44 <X> T_16_22.sp4_v_b_9
 (12 13)  (828 365)  (828 365)  routing T_16_22.sp4_h_l_46 <X> T_16_22.sp4_v_b_11
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 365)  (841 365)  routing T_16_22.bnl_op_2 <X> T_16_22.lc_trk_g3_2
 (26 13)  (842 365)  (842 365)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 365)  (843 365)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 365)  (846 365)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 365)  (849 365)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_6
 (35 13)  (851 365)  (851 365)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_6
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (39 13)  (855 365)  (855 365)  LC_6 Logic Functioning bit
 (42 13)  (858 365)  (858 365)  LC_6 Logic Functioning bit
 (43 13)  (859 365)  (859 365)  LC_6 Logic Functioning bit
 (45 13)  (861 365)  (861 365)  LC_6 Logic Functioning bit
 (48 13)  (864 365)  (864 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 366)  (816 366)  routing T_16_22.glb_netwk_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_22

 (25 0)  (899 352)  (899 352)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g0_5 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 352)  (909 352)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.input_2_0
 (37 0)  (911 352)  (911 352)  LC_0 Logic Functioning bit
 (40 0)  (914 352)  (914 352)  LC_0 Logic Functioning bit
 (42 0)  (916 352)  (916 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (47 0)  (921 352)  (921 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (24 1)  (898 353)  (898 353)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (27 1)  (901 353)  (901 353)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 353)  (907 353)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.input_2_0
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (40 1)  (914 353)  (914 353)  LC_0 Logic Functioning bit
 (42 1)  (916 353)  (916 353)  LC_0 Logic Functioning bit
 (45 1)  (919 353)  (919 353)  LC_0 Logic Functioning bit
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_5 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (882 354)  (882 354)  routing T_17_22.sp4_v_t_36 <X> T_17_22.sp4_h_l_36
 (9 2)  (883 354)  (883 354)  routing T_17_22.sp4_v_t_36 <X> T_17_22.sp4_h_l_36
 (15 2)  (889 354)  (889 354)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g0_5
 (16 2)  (890 354)  (890 354)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g0_5
 (17 2)  (891 354)  (891 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 354)  (892 354)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g0_5
 (21 2)  (895 354)  (895 354)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g0_7
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 354)  (897 354)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g0_7
 (24 2)  (898 354)  (898 354)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g0_7
 (0 3)  (874 355)  (874 355)  routing T_17_22.glb_netwk_5 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (18 3)  (892 355)  (892 355)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g0_5
 (1 4)  (875 356)  (875 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 357)  (875 357)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (5 7)  (879 359)  (879 359)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_v_t_38
 (14 11)  (888 363)  (888 363)  routing T_17_22.sp4_r_v_b_36 <X> T_17_22.lc_trk_g2_4
 (17 11)  (891 363)  (891 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (8 12)  (882 364)  (882 364)  routing T_17_22.sp4_h_l_47 <X> T_17_22.sp4_h_r_10
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (874 366)  (874 366)  routing T_17_22.glb_netwk_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_22

 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_5 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (31 2)  (1013 354)  (1013 354)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 354)  (1015 354)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (45 2)  (1027 354)  (1027 354)  LC_1 Logic Functioning bit
 (48 2)  (1030 354)  (1030 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (982 355)  (982 355)  routing T_19_22.glb_netwk_5 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (36 3)  (1018 355)  (1018 355)  LC_1 Logic Functioning bit
 (37 3)  (1019 355)  (1019 355)  LC_1 Logic Functioning bit
 (38 3)  (1020 355)  (1020 355)  LC_1 Logic Functioning bit
 (39 3)  (1021 355)  (1021 355)  LC_1 Logic Functioning bit
 (14 11)  (996 363)  (996 363)  routing T_19_22.sp4_r_v_b_36 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4


RAM_Tile_25_22

 (3 7)  (1309 359)  (1309 359)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_v_t_23


LogicTile_1_21

 (3 8)  (21 344)  (21 344)  routing T_1_21.sp12_h_r_1 <X> T_1_21.sp12_v_b_1
 (3 9)  (21 345)  (21 345)  routing T_1_21.sp12_h_r_1 <X> T_1_21.sp12_v_b_1


LogicTile_2_21

 (22 0)  (94 336)  (94 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (95 336)  (95 336)  routing T_2_21.sp4_v_b_19 <X> T_2_21.lc_trk_g0_3
 (24 0)  (96 336)  (96 336)  routing T_2_21.sp4_v_b_19 <X> T_2_21.lc_trk_g0_3
 (26 0)  (98 336)  (98 336)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 336)  (101 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 336)  (103 336)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 336)  (104 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 336)  (105 336)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 336)  (109 336)  LC_0 Logic Functioning bit
 (39 0)  (111 336)  (111 336)  LC_0 Logic Functioning bit
 (27 1)  (99 337)  (99 337)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 337)  (100 337)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 337)  (101 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 337)  (102 337)  routing T_2_21.lc_trk_g0_3 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 337)  (103 337)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (14 2)  (86 338)  (86 338)  routing T_2_21.sp4_h_l_9 <X> T_2_21.lc_trk_g0_4
 (15 2)  (87 338)  (87 338)  routing T_2_21.bot_op_5 <X> T_2_21.lc_trk_g0_5
 (17 2)  (89 338)  (89 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (98 338)  (98 338)  routing T_2_21.lc_trk_g0_5 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 338)  (101 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 338)  (102 338)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 338)  (103 338)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 338)  (104 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 338)  (106 338)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (48 2)  (120 338)  (120 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (122 338)  (122 338)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (86 339)  (86 339)  routing T_2_21.sp4_h_l_9 <X> T_2_21.lc_trk_g0_4
 (15 3)  (87 339)  (87 339)  routing T_2_21.sp4_h_l_9 <X> T_2_21.lc_trk_g0_4
 (16 3)  (88 339)  (88 339)  routing T_2_21.sp4_h_l_9 <X> T_2_21.lc_trk_g0_4
 (17 3)  (89 339)  (89 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (101 339)  (101 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (42 3)  (114 339)  (114 339)  LC_1 Logic Functioning bit
 (53 3)  (125 339)  (125 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (87 340)  (87 340)  routing T_2_21.bot_op_1 <X> T_2_21.lc_trk_g1_1
 (17 4)  (89 340)  (89 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (93 340)  (93 340)  routing T_2_21.sp4_v_b_3 <X> T_2_21.lc_trk_g1_3
 (22 4)  (94 340)  (94 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (95 340)  (95 340)  routing T_2_21.sp4_v_b_3 <X> T_2_21.lc_trk_g1_3
 (15 6)  (87 342)  (87 342)  routing T_2_21.sp12_h_r_5 <X> T_2_21.lc_trk_g1_5
 (17 6)  (89 342)  (89 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (90 342)  (90 342)  routing T_2_21.sp12_h_r_5 <X> T_2_21.lc_trk_g1_5
 (26 6)  (98 342)  (98 342)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 342)  (99 342)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 342)  (101 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 342)  (103 342)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 342)  (104 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 342)  (105 342)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (113 342)  (113 342)  LC_3 Logic Functioning bit
 (43 6)  (115 342)  (115 342)  LC_3 Logic Functioning bit
 (15 7)  (87 343)  (87 343)  routing T_2_21.bot_op_4 <X> T_2_21.lc_trk_g1_4
 (17 7)  (89 343)  (89 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (90 343)  (90 343)  routing T_2_21.sp12_h_r_5 <X> T_2_21.lc_trk_g1_5
 (27 7)  (99 343)  (99 343)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 343)  (101 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 343)  (103 343)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (14 8)  (86 344)  (86 344)  routing T_2_21.sp4_v_t_21 <X> T_2_21.lc_trk_g2_0
 (14 9)  (86 345)  (86 345)  routing T_2_21.sp4_v_t_21 <X> T_2_21.lc_trk_g2_0
 (16 9)  (88 345)  (88 345)  routing T_2_21.sp4_v_t_21 <X> T_2_21.lc_trk_g2_0
 (17 9)  (89 345)  (89 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 10)  (94 346)  (94 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (100 346)  (100 346)  routing T_2_21.lc_trk_g2_4 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 346)  (101 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 346)  (102 346)  routing T_2_21.lc_trk_g2_4 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 346)  (104 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 346)  (105 346)  routing T_2_21.lc_trk_g2_0 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 346)  (109 346)  LC_5 Logic Functioning bit
 (39 10)  (111 346)  (111 346)  LC_5 Logic Functioning bit
 (40 10)  (112 346)  (112 346)  LC_5 Logic Functioning bit
 (41 10)  (113 346)  (113 346)  LC_5 Logic Functioning bit
 (42 10)  (114 346)  (114 346)  LC_5 Logic Functioning bit
 (43 10)  (115 346)  (115 346)  LC_5 Logic Functioning bit
 (14 11)  (86 347)  (86 347)  routing T_2_21.sp4_r_v_b_36 <X> T_2_21.lc_trk_g2_4
 (17 11)  (89 347)  (89 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (93 347)  (93 347)  routing T_2_21.sp4_r_v_b_39 <X> T_2_21.lc_trk_g2_7
 (22 11)  (94 347)  (94 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 347)  (95 347)  routing T_2_21.sp4_h_r_30 <X> T_2_21.lc_trk_g2_6
 (24 11)  (96 347)  (96 347)  routing T_2_21.sp4_h_r_30 <X> T_2_21.lc_trk_g2_6
 (25 11)  (97 347)  (97 347)  routing T_2_21.sp4_h_r_30 <X> T_2_21.lc_trk_g2_6
 (37 11)  (109 347)  (109 347)  LC_5 Logic Functioning bit
 (39 11)  (111 347)  (111 347)  LC_5 Logic Functioning bit
 (40 11)  (112 347)  (112 347)  LC_5 Logic Functioning bit
 (41 11)  (113 347)  (113 347)  LC_5 Logic Functioning bit
 (42 11)  (114 347)  (114 347)  LC_5 Logic Functioning bit
 (43 11)  (115 347)  (115 347)  LC_5 Logic Functioning bit
 (51 11)  (123 347)  (123 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (35 12)  (107 348)  (107 348)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.input_2_6
 (39 12)  (111 348)  (111 348)  LC_6 Logic Functioning bit
 (40 12)  (112 348)  (112 348)  LC_6 Logic Functioning bit
 (51 12)  (123 348)  (123 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (98 349)  (98 349)  routing T_2_21.lc_trk_g1_3 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 349)  (99 349)  routing T_2_21.lc_trk_g1_3 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 349)  (101 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 349)  (104 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (105 349)  (105 349)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.input_2_6
 (34 13)  (106 349)  (106 349)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.input_2_6
 (35 13)  (107 349)  (107 349)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.input_2_6
 (38 13)  (110 349)  (110 349)  LC_6 Logic Functioning bit
 (41 13)  (113 349)  (113 349)  LC_6 Logic Functioning bit
 (17 14)  (89 350)  (89 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (94 350)  (94 350)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (96 350)  (96 350)  routing T_2_21.tnl_op_7 <X> T_2_21.lc_trk_g3_7
 (21 15)  (93 351)  (93 351)  routing T_2_21.tnl_op_7 <X> T_2_21.lc_trk_g3_7


LogicTile_3_21

 (3 0)  (129 336)  (129 336)  routing T_3_21.sp12_h_r_0 <X> T_3_21.sp12_v_b_0
 (8 0)  (134 336)  (134 336)  routing T_3_21.sp4_v_b_7 <X> T_3_21.sp4_h_r_1
 (9 0)  (135 336)  (135 336)  routing T_3_21.sp4_v_b_7 <X> T_3_21.sp4_h_r_1
 (10 0)  (136 336)  (136 336)  routing T_3_21.sp4_v_b_7 <X> T_3_21.sp4_h_r_1
 (14 0)  (140 336)  (140 336)  routing T_3_21.bnr_op_0 <X> T_3_21.lc_trk_g0_0
 (17 0)  (143 336)  (143 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (144 336)  (144 336)  routing T_3_21.wire_logic_cluster/lc_1/out <X> T_3_21.lc_trk_g0_1
 (26 0)  (152 336)  (152 336)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 336)  (155 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 336)  (157 336)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 336)  (158 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 336)  (160 336)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (163 336)  (163 336)  LC_0 Logic Functioning bit
 (42 0)  (168 336)  (168 336)  LC_0 Logic Functioning bit
 (45 0)  (171 336)  (171 336)  LC_0 Logic Functioning bit
 (48 0)  (174 336)  (174 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (129 337)  (129 337)  routing T_3_21.sp12_h_r_0 <X> T_3_21.sp12_v_b_0
 (14 1)  (140 337)  (140 337)  routing T_3_21.bnr_op_0 <X> T_3_21.lc_trk_g0_0
 (17 1)  (143 337)  (143 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (152 337)  (152 337)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 337)  (153 337)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 337)  (154 337)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 337)  (155 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 337)  (157 337)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 337)  (158 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (162 337)  (162 337)  LC_0 Logic Functioning bit
 (40 1)  (166 337)  (166 337)  LC_0 Logic Functioning bit
 (42 1)  (168 337)  (168 337)  LC_0 Logic Functioning bit
 (43 1)  (169 337)  (169 337)  LC_0 Logic Functioning bit
 (45 1)  (171 337)  (171 337)  LC_0 Logic Functioning bit
 (47 1)  (173 337)  (173 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (127 338)  (127 338)  routing T_3_21.glb_netwk_5 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (2 2)  (128 338)  (128 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (141 338)  (141 338)  routing T_3_21.sp4_v_b_21 <X> T_3_21.lc_trk_g0_5
 (16 2)  (142 338)  (142 338)  routing T_3_21.sp4_v_b_21 <X> T_3_21.lc_trk_g0_5
 (17 2)  (143 338)  (143 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (32 2)  (158 338)  (158 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 338)  (159 338)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (166 338)  (166 338)  LC_1 Logic Functioning bit
 (42 2)  (168 338)  (168 338)  LC_1 Logic Functioning bit
 (0 3)  (126 339)  (126 339)  routing T_3_21.glb_netwk_5 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (26 3)  (152 339)  (152 339)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 339)  (154 339)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 339)  (155 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (167 339)  (167 339)  LC_1 Logic Functioning bit
 (43 3)  (169 339)  (169 339)  LC_1 Logic Functioning bit
 (0 4)  (126 340)  (126 340)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_7/cen
 (1 4)  (127 340)  (127 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (138 340)  (138 340)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (21 4)  (147 340)  (147 340)  routing T_3_21.lft_op_3 <X> T_3_21.lc_trk_g1_3
 (22 4)  (148 340)  (148 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (150 340)  (150 340)  routing T_3_21.lft_op_3 <X> T_3_21.lc_trk_g1_3
 (26 4)  (152 340)  (152 340)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 340)  (153 340)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 340)  (154 340)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 340)  (155 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 340)  (156 340)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 340)  (157 340)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 340)  (158 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (161 340)  (161 340)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.input_2_2
 (36 4)  (162 340)  (162 340)  LC_2 Logic Functioning bit
 (38 4)  (164 340)  (164 340)  LC_2 Logic Functioning bit
 (39 4)  (165 340)  (165 340)  LC_2 Logic Functioning bit
 (41 4)  (167 340)  (167 340)  LC_2 Logic Functioning bit
 (43 4)  (169 340)  (169 340)  LC_2 Logic Functioning bit
 (0 5)  (126 341)  (126 341)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_7/cen
 (1 5)  (127 341)  (127 341)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_7/cen
 (11 5)  (137 341)  (137 341)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (13 5)  (139 341)  (139 341)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (27 5)  (153 341)  (153 341)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 341)  (154 341)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 341)  (155 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 341)  (158 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (160 341)  (160 341)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.input_2_2
 (36 5)  (162 341)  (162 341)  LC_2 Logic Functioning bit
 (38 5)  (164 341)  (164 341)  LC_2 Logic Functioning bit
 (41 5)  (167 341)  (167 341)  LC_2 Logic Functioning bit
 (43 5)  (169 341)  (169 341)  LC_2 Logic Functioning bit
 (14 6)  (140 342)  (140 342)  routing T_3_21.sp4_v_b_4 <X> T_3_21.lc_trk_g1_4
 (16 6)  (142 342)  (142 342)  routing T_3_21.sp4_v_b_13 <X> T_3_21.lc_trk_g1_5
 (17 6)  (143 342)  (143 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (144 342)  (144 342)  routing T_3_21.sp4_v_b_13 <X> T_3_21.lc_trk_g1_5
 (27 6)  (153 342)  (153 342)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 342)  (155 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 342)  (158 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 342)  (159 342)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 342)  (162 342)  LC_3 Logic Functioning bit
 (37 6)  (163 342)  (163 342)  LC_3 Logic Functioning bit
 (38 6)  (164 342)  (164 342)  LC_3 Logic Functioning bit
 (42 6)  (168 342)  (168 342)  LC_3 Logic Functioning bit
 (43 6)  (169 342)  (169 342)  LC_3 Logic Functioning bit
 (50 6)  (176 342)  (176 342)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (142 343)  (142 343)  routing T_3_21.sp4_v_b_4 <X> T_3_21.lc_trk_g1_4
 (17 7)  (143 343)  (143 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (144 343)  (144 343)  routing T_3_21.sp4_v_b_13 <X> T_3_21.lc_trk_g1_5
 (22 7)  (148 343)  (148 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (150 343)  (150 343)  routing T_3_21.top_op_6 <X> T_3_21.lc_trk_g1_6
 (25 7)  (151 343)  (151 343)  routing T_3_21.top_op_6 <X> T_3_21.lc_trk_g1_6
 (27 7)  (153 343)  (153 343)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 343)  (154 343)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 343)  (155 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 343)  (156 343)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 343)  (157 343)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 343)  (162 343)  LC_3 Logic Functioning bit
 (37 7)  (163 343)  (163 343)  LC_3 Logic Functioning bit
 (38 7)  (164 343)  (164 343)  LC_3 Logic Functioning bit
 (41 7)  (167 343)  (167 343)  LC_3 Logic Functioning bit
 (42 7)  (168 343)  (168 343)  LC_3 Logic Functioning bit
 (43 7)  (169 343)  (169 343)  LC_3 Logic Functioning bit
 (48 7)  (174 343)  (174 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (131 344)  (131 344)  routing T_3_21.sp4_v_b_6 <X> T_3_21.sp4_h_r_6
 (14 8)  (140 344)  (140 344)  routing T_3_21.sp4_v_t_21 <X> T_3_21.lc_trk_g2_0
 (17 8)  (143 344)  (143 344)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (144 344)  (144 344)  routing T_3_21.bnl_op_1 <X> T_3_21.lc_trk_g2_1
 (22 8)  (148 344)  (148 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (149 344)  (149 344)  routing T_3_21.sp12_v_b_11 <X> T_3_21.lc_trk_g2_3
 (28 8)  (154 344)  (154 344)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 344)  (155 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 344)  (157 344)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 344)  (158 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 344)  (160 344)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 344)  (161 344)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.input_2_4
 (51 8)  (177 344)  (177 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (132 345)  (132 345)  routing T_3_21.sp4_v_b_6 <X> T_3_21.sp4_h_r_6
 (14 9)  (140 345)  (140 345)  routing T_3_21.sp4_v_t_21 <X> T_3_21.lc_trk_g2_0
 (16 9)  (142 345)  (142 345)  routing T_3_21.sp4_v_t_21 <X> T_3_21.lc_trk_g2_0
 (17 9)  (143 345)  (143 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (144 345)  (144 345)  routing T_3_21.bnl_op_1 <X> T_3_21.lc_trk_g2_1
 (22 9)  (148 345)  (148 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (152 345)  (152 345)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 345)  (154 345)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 345)  (155 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (158 345)  (158 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (159 345)  (159 345)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.input_2_4
 (36 9)  (162 345)  (162 345)  LC_4 Logic Functioning bit
 (13 10)  (139 346)  (139 346)  routing T_3_21.sp4_v_b_8 <X> T_3_21.sp4_v_t_45
 (14 10)  (140 346)  (140 346)  routing T_3_21.bnl_op_4 <X> T_3_21.lc_trk_g2_4
 (14 11)  (140 347)  (140 347)  routing T_3_21.bnl_op_4 <X> T_3_21.lc_trk_g2_4
 (17 11)  (143 347)  (143 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 12)  (148 348)  (148 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (143 349)  (143 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (147 349)  (147 349)  routing T_3_21.sp4_r_v_b_43 <X> T_3_21.lc_trk_g3_3
 (0 14)  (126 350)  (126 350)  routing T_3_21.glb_netwk_6 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 350)  (127 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_v_b_6 <X> T_3_21.sp4_v_t_44
 (13 14)  (139 350)  (139 350)  routing T_3_21.sp4_h_r_11 <X> T_3_21.sp4_v_t_46
 (14 14)  (140 350)  (140 350)  routing T_3_21.sp4_v_t_17 <X> T_3_21.lc_trk_g3_4
 (16 14)  (142 350)  (142 350)  routing T_3_21.sp4_v_b_37 <X> T_3_21.lc_trk_g3_5
 (17 14)  (143 350)  (143 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (144 350)  (144 350)  routing T_3_21.sp4_v_b_37 <X> T_3_21.lc_trk_g3_5
 (22 14)  (148 350)  (148 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (126 351)  (126 351)  routing T_3_21.glb_netwk_6 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_v_b_6 <X> T_3_21.sp4_v_t_44
 (8 15)  (134 351)  (134 351)  routing T_3_21.sp4_h_r_4 <X> T_3_21.sp4_v_t_47
 (9 15)  (135 351)  (135 351)  routing T_3_21.sp4_h_r_4 <X> T_3_21.sp4_v_t_47
 (10 15)  (136 351)  (136 351)  routing T_3_21.sp4_h_r_4 <X> T_3_21.sp4_v_t_47
 (12 15)  (138 351)  (138 351)  routing T_3_21.sp4_h_r_11 <X> T_3_21.sp4_v_t_46
 (16 15)  (142 351)  (142 351)  routing T_3_21.sp4_v_t_17 <X> T_3_21.lc_trk_g3_4
 (17 15)  (143 351)  (143 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (144 351)  (144 351)  routing T_3_21.sp4_v_b_37 <X> T_3_21.lc_trk_g3_5


LogicTile_4_21

 (6 0)  (186 336)  (186 336)  routing T_4_21.sp4_h_r_7 <X> T_4_21.sp4_v_b_0
 (21 0)  (201 336)  (201 336)  routing T_4_21.sp4_h_r_19 <X> T_4_21.lc_trk_g0_3
 (22 0)  (202 336)  (202 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (203 336)  (203 336)  routing T_4_21.sp4_h_r_19 <X> T_4_21.lc_trk_g0_3
 (24 0)  (204 336)  (204 336)  routing T_4_21.sp4_h_r_19 <X> T_4_21.lc_trk_g0_3
 (27 0)  (207 336)  (207 336)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 336)  (209 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 336)  (210 336)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 336)  (211 336)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 336)  (212 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 336)  (214 336)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 336)  (216 336)  LC_0 Logic Functioning bit
 (15 1)  (195 337)  (195 337)  routing T_4_21.sp4_v_t_5 <X> T_4_21.lc_trk_g0_0
 (16 1)  (196 337)  (196 337)  routing T_4_21.sp4_v_t_5 <X> T_4_21.lc_trk_g0_0
 (17 1)  (197 337)  (197 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (201 337)  (201 337)  routing T_4_21.sp4_h_r_19 <X> T_4_21.lc_trk_g0_3
 (22 1)  (202 337)  (202 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (203 337)  (203 337)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g0_2
 (24 1)  (204 337)  (204 337)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g0_2
 (25 1)  (205 337)  (205 337)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g0_2
 (26 1)  (206 337)  (206 337)  routing T_4_21.lc_trk_g0_2 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 337)  (209 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 337)  (211 337)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 337)  (212 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (1 2)  (181 338)  (181 338)  routing T_4_21.glb_netwk_5 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (182 338)  (182 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (194 338)  (194 338)  routing T_4_21.wire_logic_cluster/lc_4/out <X> T_4_21.lc_trk_g0_4
 (28 2)  (208 338)  (208 338)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 338)  (209 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 338)  (210 338)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 338)  (211 338)  routing T_4_21.lc_trk_g0_4 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 338)  (212 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (216 338)  (216 338)  LC_1 Logic Functioning bit
 (50 2)  (230 338)  (230 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 339)  (180 339)  routing T_4_21.glb_netwk_5 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (17 3)  (197 339)  (197 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (19 3)  (199 339)  (199 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (206 339)  (206 339)  routing T_4_21.lc_trk_g2_3 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 339)  (208 339)  routing T_4_21.lc_trk_g2_3 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 339)  (209 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (0 4)  (180 340)  (180 340)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/cen
 (1 4)  (181 340)  (181 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (186 340)  (186 340)  routing T_4_21.sp4_v_t_37 <X> T_4_21.sp4_v_b_3
 (15 4)  (195 340)  (195 340)  routing T_4_21.bot_op_1 <X> T_4_21.lc_trk_g1_1
 (17 4)  (197 340)  (197 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (206 340)  (206 340)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 340)  (207 340)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 340)  (216 340)  LC_2 Logic Functioning bit
 (38 4)  (218 340)  (218 340)  LC_2 Logic Functioning bit
 (43 4)  (223 340)  (223 340)  LC_2 Logic Functioning bit
 (50 4)  (230 340)  (230 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (180 341)  (180 341)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/cen
 (1 5)  (181 341)  (181 341)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/cen
 (4 5)  (184 341)  (184 341)  routing T_4_21.sp4_h_l_42 <X> T_4_21.sp4_h_r_3
 (5 5)  (185 341)  (185 341)  routing T_4_21.sp4_v_t_37 <X> T_4_21.sp4_v_b_3
 (6 5)  (186 341)  (186 341)  routing T_4_21.sp4_h_l_42 <X> T_4_21.sp4_h_r_3
 (14 5)  (194 341)  (194 341)  routing T_4_21.top_op_0 <X> T_4_21.lc_trk_g1_0
 (15 5)  (195 341)  (195 341)  routing T_4_21.top_op_0 <X> T_4_21.lc_trk_g1_0
 (17 5)  (197 341)  (197 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (208 341)  (208 341)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 341)  (211 341)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 341)  (216 341)  LC_2 Logic Functioning bit
 (37 5)  (217 341)  (217 341)  LC_2 Logic Functioning bit
 (39 5)  (219 341)  (219 341)  LC_2 Logic Functioning bit
 (43 5)  (223 341)  (223 341)  LC_2 Logic Functioning bit
 (47 5)  (227 341)  (227 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (195 342)  (195 342)  routing T_4_21.sp4_h_r_21 <X> T_4_21.lc_trk_g1_5
 (16 6)  (196 342)  (196 342)  routing T_4_21.sp4_h_r_21 <X> T_4_21.lc_trk_g1_5
 (17 6)  (197 342)  (197 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (198 342)  (198 342)  routing T_4_21.sp4_h_r_21 <X> T_4_21.lc_trk_g1_5
 (22 6)  (202 342)  (202 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (203 342)  (203 342)  routing T_4_21.sp4_v_b_23 <X> T_4_21.lc_trk_g1_7
 (24 6)  (204 342)  (204 342)  routing T_4_21.sp4_v_b_23 <X> T_4_21.lc_trk_g1_7
 (26 6)  (206 342)  (206 342)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 342)  (207 342)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 342)  (208 342)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 342)  (209 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 342)  (210 342)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 342)  (211 342)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 342)  (212 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 342)  (214 342)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 342)  (216 342)  LC_3 Logic Functioning bit
 (38 6)  (218 342)  (218 342)  LC_3 Logic Functioning bit
 (46 6)  (226 342)  (226 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (194 343)  (194 343)  routing T_4_21.sp4_h_r_4 <X> T_4_21.lc_trk_g1_4
 (15 7)  (195 343)  (195 343)  routing T_4_21.sp4_h_r_4 <X> T_4_21.lc_trk_g1_4
 (16 7)  (196 343)  (196 343)  routing T_4_21.sp4_h_r_4 <X> T_4_21.lc_trk_g1_4
 (17 7)  (197 343)  (197 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (198 343)  (198 343)  routing T_4_21.sp4_h_r_21 <X> T_4_21.lc_trk_g1_5
 (22 7)  (202 343)  (202 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (203 343)  (203 343)  routing T_4_21.sp4_h_r_6 <X> T_4_21.lc_trk_g1_6
 (24 7)  (204 343)  (204 343)  routing T_4_21.sp4_h_r_6 <X> T_4_21.lc_trk_g1_6
 (25 7)  (205 343)  (205 343)  routing T_4_21.sp4_h_r_6 <X> T_4_21.lc_trk_g1_6
 (28 7)  (208 343)  (208 343)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 343)  (209 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 343)  (210 343)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (51 7)  (231 343)  (231 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (201 344)  (201 344)  routing T_4_21.wire_logic_cluster/lc_3/out <X> T_4_21.lc_trk_g2_3
 (22 8)  (202 344)  (202 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (208 344)  (208 344)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 344)  (209 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 344)  (210 344)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 344)  (211 344)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 344)  (213 344)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 344)  (214 344)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 344)  (215 344)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.input_2_4
 (37 8)  (217 344)  (217 344)  LC_4 Logic Functioning bit
 (38 8)  (218 344)  (218 344)  LC_4 Logic Functioning bit
 (41 8)  (221 344)  (221 344)  LC_4 Logic Functioning bit
 (45 8)  (225 344)  (225 344)  LC_4 Logic Functioning bit
 (51 8)  (231 344)  (231 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (10 9)  (190 345)  (190 345)  routing T_4_21.sp4_h_r_2 <X> T_4_21.sp4_v_b_7
 (22 9)  (202 345)  (202 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (203 345)  (203 345)  routing T_4_21.sp12_v_t_9 <X> T_4_21.lc_trk_g2_2
 (26 9)  (206 345)  (206 345)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 345)  (208 345)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 345)  (209 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 345)  (210 345)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 345)  (212 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (214 345)  (214 345)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.input_2_4
 (35 9)  (215 345)  (215 345)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.input_2_4
 (37 9)  (217 345)  (217 345)  LC_4 Logic Functioning bit
 (39 9)  (219 345)  (219 345)  LC_4 Logic Functioning bit
 (40 9)  (220 345)  (220 345)  LC_4 Logic Functioning bit
 (45 9)  (225 345)  (225 345)  LC_4 Logic Functioning bit
 (47 9)  (227 345)  (227 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (228 345)  (228 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_v_b_2 <X> T_4_21.sp4_h_l_42
 (17 10)  (197 346)  (197 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 346)  (198 346)  routing T_4_21.wire_logic_cluster/lc_5/out <X> T_4_21.lc_trk_g2_5
 (21 10)  (201 346)  (201 346)  routing T_4_21.sp4_v_t_18 <X> T_4_21.lc_trk_g2_7
 (22 10)  (202 346)  (202 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (203 346)  (203 346)  routing T_4_21.sp4_v_t_18 <X> T_4_21.lc_trk_g2_7
 (26 10)  (206 346)  (206 346)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 346)  (207 346)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 346)  (209 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 346)  (211 346)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 346)  (212 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 346)  (214 346)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (217 346)  (217 346)  LC_5 Logic Functioning bit
 (41 10)  (221 346)  (221 346)  LC_5 Logic Functioning bit
 (43 10)  (223 346)  (223 346)  LC_5 Logic Functioning bit
 (45 10)  (225 346)  (225 346)  LC_5 Logic Functioning bit
 (46 10)  (226 346)  (226 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (184 347)  (184 347)  routing T_4_21.sp4_v_b_1 <X> T_4_21.sp4_h_l_43
 (17 11)  (197 347)  (197 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (206 347)  (206 347)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 347)  (208 347)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 347)  (209 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 347)  (211 347)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 347)  (212 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (213 347)  (213 347)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_5
 (34 11)  (214 347)  (214 347)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_5
 (35 11)  (215 347)  (215 347)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_5
 (36 11)  (216 347)  (216 347)  LC_5 Logic Functioning bit
 (41 11)  (221 347)  (221 347)  LC_5 Logic Functioning bit
 (43 11)  (223 347)  (223 347)  LC_5 Logic Functioning bit
 (45 11)  (225 347)  (225 347)  LC_5 Logic Functioning bit
 (46 11)  (226 347)  (226 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (6 12)  (186 348)  (186 348)  routing T_4_21.sp4_h_r_4 <X> T_4_21.sp4_v_b_9
 (11 12)  (191 348)  (191 348)  routing T_4_21.sp4_h_r_6 <X> T_4_21.sp4_v_b_11
 (22 12)  (202 348)  (202 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (203 348)  (203 348)  routing T_4_21.sp4_v_t_30 <X> T_4_21.lc_trk_g3_3
 (24 12)  (204 348)  (204 348)  routing T_4_21.sp4_v_t_30 <X> T_4_21.lc_trk_g3_3
 (22 13)  (202 349)  (202 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (205 349)  (205 349)  routing T_4_21.sp4_r_v_b_42 <X> T_4_21.lc_trk_g3_2
 (0 14)  (180 350)  (180 350)  routing T_4_21.glb_netwk_6 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 350)  (181 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (202 350)  (202 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (203 350)  (203 350)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g3_7
 (24 14)  (204 350)  (204 350)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g3_7
 (0 15)  (180 351)  (180 351)  routing T_4_21.glb_netwk_6 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (194 351)  (194 351)  routing T_4_21.sp4_h_l_17 <X> T_4_21.lc_trk_g3_4
 (15 15)  (195 351)  (195 351)  routing T_4_21.sp4_h_l_17 <X> T_4_21.lc_trk_g3_4
 (16 15)  (196 351)  (196 351)  routing T_4_21.sp4_h_l_17 <X> T_4_21.lc_trk_g3_4
 (17 15)  (197 351)  (197 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (201 351)  (201 351)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g3_7


LogicTile_5_21

 (8 0)  (242 336)  (242 336)  routing T_5_21.sp4_h_l_40 <X> T_5_21.sp4_h_r_1
 (10 0)  (244 336)  (244 336)  routing T_5_21.sp4_h_l_40 <X> T_5_21.sp4_h_r_1
 (25 0)  (259 336)  (259 336)  routing T_5_21.wire_logic_cluster/lc_2/out <X> T_5_21.lc_trk_g0_2
 (8 1)  (242 337)  (242 337)  routing T_5_21.sp4_h_l_36 <X> T_5_21.sp4_v_b_1
 (9 1)  (243 337)  (243 337)  routing T_5_21.sp4_h_l_36 <X> T_5_21.sp4_v_b_1
 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (235 338)  (235 338)  routing T_5_21.glb_netwk_5 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (247 338)  (247 338)  routing T_5_21.sp4_h_r_2 <X> T_5_21.sp4_v_t_39
 (27 2)  (261 338)  (261 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 338)  (262 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 338)  (264 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 338)  (267 338)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 338)  (268 338)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (39 2)  (273 338)  (273 338)  LC_1 Logic Functioning bit
 (45 2)  (279 338)  (279 338)  LC_1 Logic Functioning bit
 (47 2)  (281 338)  (281 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (282 338)  (282 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (234 339)  (234 339)  routing T_5_21.glb_netwk_5 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (12 3)  (246 339)  (246 339)  routing T_5_21.sp4_h_r_2 <X> T_5_21.sp4_v_t_39
 (22 3)  (256 339)  (256 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (257 339)  (257 339)  routing T_5_21.sp4_v_b_22 <X> T_5_21.lc_trk_g0_6
 (24 3)  (258 339)  (258 339)  routing T_5_21.sp4_v_b_22 <X> T_5_21.lc_trk_g0_6
 (26 3)  (260 339)  (260 339)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 339)  (261 339)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (267 339)  (267 339)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.input_2_1
 (37 3)  (271 339)  (271 339)  LC_1 Logic Functioning bit
 (39 3)  (273 339)  (273 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (45 3)  (279 339)  (279 339)  LC_1 Logic Functioning bit
 (53 3)  (287 339)  (287 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (28 4)  (262 340)  (262 340)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 340)  (263 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 340)  (267 340)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 340)  (270 340)  LC_2 Logic Functioning bit
 (37 4)  (271 340)  (271 340)  LC_2 Logic Functioning bit
 (38 4)  (272 340)  (272 340)  LC_2 Logic Functioning bit
 (39 4)  (273 340)  (273 340)  LC_2 Logic Functioning bit
 (41 4)  (275 340)  (275 340)  LC_2 Logic Functioning bit
 (43 4)  (277 340)  (277 340)  LC_2 Logic Functioning bit
 (47 4)  (281 340)  (281 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (256 341)  (256 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (257 341)  (257 341)  routing T_5_21.sp4_h_r_2 <X> T_5_21.lc_trk_g1_2
 (24 5)  (258 341)  (258 341)  routing T_5_21.sp4_h_r_2 <X> T_5_21.lc_trk_g1_2
 (25 5)  (259 341)  (259 341)  routing T_5_21.sp4_h_r_2 <X> T_5_21.lc_trk_g1_2
 (30 5)  (264 341)  (264 341)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 341)  (270 341)  LC_2 Logic Functioning bit
 (37 5)  (271 341)  (271 341)  LC_2 Logic Functioning bit
 (38 5)  (272 341)  (272 341)  LC_2 Logic Functioning bit
 (39 5)  (273 341)  (273 341)  LC_2 Logic Functioning bit
 (41 5)  (275 341)  (275 341)  LC_2 Logic Functioning bit
 (43 5)  (277 341)  (277 341)  LC_2 Logic Functioning bit
 (48 5)  (282 341)  (282 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (287 341)  (287 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (27 6)  (261 342)  (261 342)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 342)  (262 342)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 342)  (264 342)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 342)  (265 342)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (271 342)  (271 342)  LC_3 Logic Functioning bit
 (39 6)  (273 342)  (273 342)  LC_3 Logic Functioning bit
 (45 6)  (279 342)  (279 342)  LC_3 Logic Functioning bit
 (26 7)  (260 343)  (260 343)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 343)  (261 343)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 343)  (263 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 343)  (264 343)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 343)  (265 343)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 343)  (266 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (267 343)  (267 343)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.input_2_3
 (35 7)  (269 343)  (269 343)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.input_2_3
 (37 7)  (271 343)  (271 343)  LC_3 Logic Functioning bit
 (39 7)  (273 343)  (273 343)  LC_3 Logic Functioning bit
 (42 7)  (276 343)  (276 343)  LC_3 Logic Functioning bit
 (45 7)  (279 343)  (279 343)  LC_3 Logic Functioning bit
 (52 7)  (286 343)  (286 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (13 8)  (247 344)  (247 344)  routing T_5_21.sp4_h_l_45 <X> T_5_21.sp4_v_b_8
 (17 8)  (251 344)  (251 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 344)  (252 344)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g2_1
 (21 8)  (255 344)  (255 344)  routing T_5_21.wire_logic_cluster/lc_3/out <X> T_5_21.lc_trk_g2_3
 (22 8)  (256 344)  (256 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (260 344)  (260 344)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 344)  (262 344)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 344)  (267 344)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 344)  (271 344)  LC_4 Logic Functioning bit
 (40 8)  (274 344)  (274 344)  LC_4 Logic Functioning bit
 (42 8)  (276 344)  (276 344)  LC_4 Logic Functioning bit
 (11 9)  (245 345)  (245 345)  routing T_5_21.sp4_h_l_45 <X> T_5_21.sp4_h_r_8
 (12 9)  (246 345)  (246 345)  routing T_5_21.sp4_h_l_45 <X> T_5_21.sp4_v_b_8
 (22 9)  (256 345)  (256 345)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (258 345)  (258 345)  routing T_5_21.tnl_op_2 <X> T_5_21.lc_trk_g2_2
 (25 9)  (259 345)  (259 345)  routing T_5_21.tnl_op_2 <X> T_5_21.lc_trk_g2_2
 (26 9)  (260 345)  (260 345)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 345)  (262 345)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 345)  (264 345)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 345)  (266 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (267 345)  (267 345)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.input_2_4
 (35 9)  (269 345)  (269 345)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.input_2_4
 (25 10)  (259 346)  (259 346)  routing T_5_21.wire_logic_cluster/lc_6/out <X> T_5_21.lc_trk_g2_6
 (27 10)  (261 346)  (261 346)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 346)  (262 346)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 346)  (264 346)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (37 10)  (271 346)  (271 346)  LC_5 Logic Functioning bit
 (38 10)  (272 346)  (272 346)  LC_5 Logic Functioning bit
 (41 10)  (275 346)  (275 346)  LC_5 Logic Functioning bit
 (42 10)  (276 346)  (276 346)  LC_5 Logic Functioning bit
 (43 10)  (277 346)  (277 346)  LC_5 Logic Functioning bit
 (50 10)  (284 346)  (284 346)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (261 347)  (261 347)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 347)  (262 347)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 347)  (264 347)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 347)  (265 347)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 347)  (270 347)  LC_5 Logic Functioning bit
 (37 11)  (271 347)  (271 347)  LC_5 Logic Functioning bit
 (38 11)  (272 347)  (272 347)  LC_5 Logic Functioning bit
 (40 11)  (274 347)  (274 347)  LC_5 Logic Functioning bit
 (41 11)  (275 347)  (275 347)  LC_5 Logic Functioning bit
 (42 11)  (276 347)  (276 347)  LC_5 Logic Functioning bit
 (43 11)  (277 347)  (277 347)  LC_5 Logic Functioning bit
 (13 12)  (247 348)  (247 348)  routing T_5_21.sp4_v_t_46 <X> T_5_21.sp4_v_b_11
 (26 12)  (260 348)  (260 348)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 348)  (268 348)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (272 348)  (272 348)  LC_6 Logic Functioning bit
 (40 12)  (274 348)  (274 348)  LC_6 Logic Functioning bit
 (41 12)  (275 348)  (275 348)  LC_6 Logic Functioning bit
 (45 12)  (279 348)  (279 348)  LC_6 Logic Functioning bit
 (47 12)  (281 348)  (281 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (284 348)  (284 348)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (286 348)  (286 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (239 349)  (239 349)  routing T_5_21.sp4_h_r_9 <X> T_5_21.sp4_v_b_9
 (14 13)  (248 349)  (248 349)  routing T_5_21.sp4_h_r_24 <X> T_5_21.lc_trk_g3_0
 (15 13)  (249 349)  (249 349)  routing T_5_21.sp4_h_r_24 <X> T_5_21.lc_trk_g3_0
 (16 13)  (250 349)  (250 349)  routing T_5_21.sp4_h_r_24 <X> T_5_21.lc_trk_g3_0
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (260 349)  (260 349)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 349)  (262 349)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 349)  (265 349)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (39 13)  (273 349)  (273 349)  LC_6 Logic Functioning bit
 (40 13)  (274 349)  (274 349)  LC_6 Logic Functioning bit
 (41 13)  (275 349)  (275 349)  LC_6 Logic Functioning bit
 (45 13)  (279 349)  (279 349)  LC_6 Logic Functioning bit
 (0 14)  (234 350)  (234 350)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 350)  (235 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (239 350)  (239 350)  routing T_5_21.sp4_v_t_44 <X> T_5_21.sp4_h_l_44
 (17 14)  (251 350)  (251 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (255 350)  (255 350)  routing T_5_21.sp12_v_b_7 <X> T_5_21.lc_trk_g3_7
 (22 14)  (256 350)  (256 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (258 350)  (258 350)  routing T_5_21.sp12_v_b_7 <X> T_5_21.lc_trk_g3_7
 (0 15)  (234 351)  (234 351)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (6 15)  (240 351)  (240 351)  routing T_5_21.sp4_v_t_44 <X> T_5_21.sp4_h_l_44
 (21 15)  (255 351)  (255 351)  routing T_5_21.sp12_v_b_7 <X> T_5_21.lc_trk_g3_7


LogicTile_6_21

 (11 0)  (299 336)  (299 336)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_b_2
 (16 0)  (304 336)  (304 336)  routing T_6_21.sp4_v_b_9 <X> T_6_21.lc_trk_g0_1
 (17 0)  (305 336)  (305 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (306 336)  (306 336)  routing T_6_21.sp4_v_b_9 <X> T_6_21.lc_trk_g0_1
 (21 0)  (309 336)  (309 336)  routing T_6_21.wire_logic_cluster/lc_3/out <X> T_6_21.lc_trk_g0_3
 (22 0)  (310 336)  (310 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 336)  (314 336)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 336)  (315 336)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 336)  (319 336)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 336)  (322 336)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (38 0)  (326 336)  (326 336)  LC_0 Logic Functioning bit
 (18 1)  (306 337)  (306 337)  routing T_6_21.sp4_v_b_9 <X> T_6_21.lc_trk_g0_1
 (26 1)  (314 337)  (314 337)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 337)  (319 337)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (48 1)  (336 337)  (336 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (289 338)  (289 338)  routing T_6_21.glb_netwk_5 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (302 338)  (302 338)  routing T_6_21.sp4_v_t_1 <X> T_6_21.lc_trk_g0_4
 (16 2)  (304 338)  (304 338)  routing T_6_21.sp4_v_b_5 <X> T_6_21.lc_trk_g0_5
 (17 2)  (305 338)  (305 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (306 338)  (306 338)  routing T_6_21.sp4_v_b_5 <X> T_6_21.lc_trk_g0_5
 (26 2)  (314 338)  (314 338)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (31 2)  (319 338)  (319 338)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 338)  (322 338)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (328 338)  (328 338)  LC_1 Logic Functioning bit
 (42 2)  (330 338)  (330 338)  LC_1 Logic Functioning bit
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_5 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (12 3)  (300 339)  (300 339)  routing T_6_21.sp4_h_l_39 <X> T_6_21.sp4_v_t_39
 (14 3)  (302 339)  (302 339)  routing T_6_21.sp4_v_t_1 <X> T_6_21.lc_trk_g0_4
 (16 3)  (304 339)  (304 339)  routing T_6_21.sp4_v_t_1 <X> T_6_21.lc_trk_g0_4
 (17 3)  (305 339)  (305 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (310 339)  (310 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (311 339)  (311 339)  routing T_6_21.sp4_v_b_22 <X> T_6_21.lc_trk_g0_6
 (24 3)  (312 339)  (312 339)  routing T_6_21.sp4_v_b_22 <X> T_6_21.lc_trk_g0_6
 (27 3)  (315 339)  (315 339)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 339)  (316 339)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (329 339)  (329 339)  LC_1 Logic Functioning bit
 (43 3)  (331 339)  (331 339)  LC_1 Logic Functioning bit
 (0 4)  (288 340)  (288 340)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (1 4)  (289 340)  (289 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (302 340)  (302 340)  routing T_6_21.sp12_h_r_0 <X> T_6_21.lc_trk_g1_0
 (26 4)  (314 340)  (314 340)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 340)  (315 340)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 340)  (316 340)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (50 4)  (338 340)  (338 340)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (339 340)  (339 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (289 341)  (289 341)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (14 5)  (302 341)  (302 341)  routing T_6_21.sp12_h_r_0 <X> T_6_21.lc_trk_g1_0
 (15 5)  (303 341)  (303 341)  routing T_6_21.sp12_h_r_0 <X> T_6_21.lc_trk_g1_0
 (17 5)  (305 341)  (305 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (27 5)  (315 341)  (315 341)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 341)  (316 341)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 341)  (319 341)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (43 5)  (331 341)  (331 341)  LC_2 Logic Functioning bit
 (4 6)  (292 342)  (292 342)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_t_38
 (6 6)  (294 342)  (294 342)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_t_38
 (10 6)  (298 342)  (298 342)  routing T_6_21.sp4_v_b_11 <X> T_6_21.sp4_h_l_41
 (14 6)  (302 342)  (302 342)  routing T_6_21.sp4_h_l_1 <X> T_6_21.lc_trk_g1_4
 (15 6)  (303 342)  (303 342)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g1_5
 (16 6)  (304 342)  (304 342)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g1_5
 (17 6)  (305 342)  (305 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (306 342)  (306 342)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g1_5
 (21 6)  (309 342)  (309 342)  routing T_6_21.wire_logic_cluster/lc_7/out <X> T_6_21.lc_trk_g1_7
 (22 6)  (310 342)  (310 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 342)  (313 342)  routing T_6_21.sp4_v_t_3 <X> T_6_21.lc_trk_g1_6
 (26 6)  (314 342)  (314 342)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 342)  (316 342)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 342)  (317 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 342)  (318 342)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 342)  (319 342)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 342)  (322 342)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 342)  (323 342)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.input_2_3
 (36 6)  (324 342)  (324 342)  LC_3 Logic Functioning bit
 (37 6)  (325 342)  (325 342)  LC_3 Logic Functioning bit
 (38 6)  (326 342)  (326 342)  LC_3 Logic Functioning bit
 (39 6)  (327 342)  (327 342)  LC_3 Logic Functioning bit
 (41 6)  (329 342)  (329 342)  LC_3 Logic Functioning bit
 (42 6)  (330 342)  (330 342)  LC_3 Logic Functioning bit
 (43 6)  (331 342)  (331 342)  LC_3 Logic Functioning bit
 (48 6)  (336 342)  (336 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (293 343)  (293 343)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_t_38
 (15 7)  (303 343)  (303 343)  routing T_6_21.sp4_h_l_1 <X> T_6_21.lc_trk_g1_4
 (16 7)  (304 343)  (304 343)  routing T_6_21.sp4_h_l_1 <X> T_6_21.lc_trk_g1_4
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (306 343)  (306 343)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g1_5
 (22 7)  (310 343)  (310 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (311 343)  (311 343)  routing T_6_21.sp4_v_t_3 <X> T_6_21.lc_trk_g1_6
 (25 7)  (313 343)  (313 343)  routing T_6_21.sp4_v_t_3 <X> T_6_21.lc_trk_g1_6
 (28 7)  (316 343)  (316 343)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 343)  (318 343)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 343)  (319 343)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 343)  (320 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (322 343)  (322 343)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.input_2_3
 (36 7)  (324 343)  (324 343)  LC_3 Logic Functioning bit
 (37 7)  (325 343)  (325 343)  LC_3 Logic Functioning bit
 (38 7)  (326 343)  (326 343)  LC_3 Logic Functioning bit
 (39 7)  (327 343)  (327 343)  LC_3 Logic Functioning bit
 (40 7)  (328 343)  (328 343)  LC_3 Logic Functioning bit
 (41 7)  (329 343)  (329 343)  LC_3 Logic Functioning bit
 (42 7)  (330 343)  (330 343)  LC_3 Logic Functioning bit
 (43 7)  (331 343)  (331 343)  LC_3 Logic Functioning bit
 (14 8)  (302 344)  (302 344)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g2_0
 (16 8)  (304 344)  (304 344)  routing T_6_21.sp4_v_b_33 <X> T_6_21.lc_trk_g2_1
 (17 8)  (305 344)  (305 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 344)  (306 344)  routing T_6_21.sp4_v_b_33 <X> T_6_21.lc_trk_g2_1
 (22 8)  (310 344)  (310 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (311 344)  (311 344)  routing T_6_21.sp4_h_r_27 <X> T_6_21.lc_trk_g2_3
 (24 8)  (312 344)  (312 344)  routing T_6_21.sp4_h_r_27 <X> T_6_21.lc_trk_g2_3
 (25 8)  (313 344)  (313 344)  routing T_6_21.sp4_v_t_23 <X> T_6_21.lc_trk_g2_2
 (31 8)  (319 344)  (319 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 344)  (321 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 344)  (322 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 344)  (324 344)  LC_4 Logic Functioning bit
 (37 8)  (325 344)  (325 344)  LC_4 Logic Functioning bit
 (38 8)  (326 344)  (326 344)  LC_4 Logic Functioning bit
 (39 8)  (327 344)  (327 344)  LC_4 Logic Functioning bit
 (42 8)  (330 344)  (330 344)  LC_4 Logic Functioning bit
 (43 8)  (331 344)  (331 344)  LC_4 Logic Functioning bit
 (50 8)  (338 344)  (338 344)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (340 344)  (340 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (302 345)  (302 345)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g2_0
 (16 9)  (304 345)  (304 345)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g2_0
 (17 9)  (305 345)  (305 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (306 345)  (306 345)  routing T_6_21.sp4_v_b_33 <X> T_6_21.lc_trk_g2_1
 (21 9)  (309 345)  (309 345)  routing T_6_21.sp4_h_r_27 <X> T_6_21.lc_trk_g2_3
 (22 9)  (310 345)  (310 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (311 345)  (311 345)  routing T_6_21.sp4_v_t_23 <X> T_6_21.lc_trk_g2_2
 (25 9)  (313 345)  (313 345)  routing T_6_21.sp4_v_t_23 <X> T_6_21.lc_trk_g2_2
 (36 9)  (324 345)  (324 345)  LC_4 Logic Functioning bit
 (37 9)  (325 345)  (325 345)  LC_4 Logic Functioning bit
 (38 9)  (326 345)  (326 345)  LC_4 Logic Functioning bit
 (39 9)  (327 345)  (327 345)  LC_4 Logic Functioning bit
 (42 9)  (330 345)  (330 345)  LC_4 Logic Functioning bit
 (43 9)  (331 345)  (331 345)  LC_4 Logic Functioning bit
 (53 9)  (341 345)  (341 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (296 346)  (296 346)  routing T_6_21.sp4_v_t_42 <X> T_6_21.sp4_h_l_42
 (9 10)  (297 346)  (297 346)  routing T_6_21.sp4_v_t_42 <X> T_6_21.sp4_h_l_42
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 346)  (306 346)  routing T_6_21.wire_logic_cluster/lc_5/out <X> T_6_21.lc_trk_g2_5
 (22 10)  (310 346)  (310 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (313 346)  (313 346)  routing T_6_21.wire_logic_cluster/lc_6/out <X> T_6_21.lc_trk_g2_6
 (26 10)  (314 346)  (314 346)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 346)  (316 346)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 346)  (317 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 346)  (319 346)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 346)  (323 346)  routing T_6_21.lc_trk_g0_5 <X> T_6_21.input_2_5
 (43 10)  (331 346)  (331 346)  LC_5 Logic Functioning bit
 (45 10)  (333 346)  (333 346)  LC_5 Logic Functioning bit
 (46 10)  (334 346)  (334 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (310 347)  (310 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (314 347)  (314 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 347)  (315 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 347)  (316 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 347)  (320 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (325 347)  (325 347)  LC_5 Logic Functioning bit
 (39 11)  (327 347)  (327 347)  LC_5 Logic Functioning bit
 (40 11)  (328 347)  (328 347)  LC_5 Logic Functioning bit
 (42 11)  (330 347)  (330 347)  LC_5 Logic Functioning bit
 (43 11)  (331 347)  (331 347)  LC_5 Logic Functioning bit
 (45 11)  (333 347)  (333 347)  LC_5 Logic Functioning bit
 (51 11)  (339 347)  (339 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (302 348)  (302 348)  routing T_6_21.wire_logic_cluster/lc_0/out <X> T_6_21.lc_trk_g3_0
 (26 12)  (314 348)  (314 348)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 348)  (316 348)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 348)  (318 348)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 348)  (321 348)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (39 12)  (327 348)  (327 348)  LC_6 Logic Functioning bit
 (45 12)  (333 348)  (333 348)  LC_6 Logic Functioning bit
 (46 12)  (334 348)  (334 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 349)  (318 349)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 349)  (319 349)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 349)  (320 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (321 349)  (321 349)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.input_2_6
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (38 13)  (326 349)  (326 349)  LC_6 Logic Functioning bit
 (39 13)  (327 349)  (327 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (45 13)  (333 349)  (333 349)  LC_6 Logic Functioning bit
 (0 14)  (288 350)  (288 350)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 350)  (289 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 350)  (292 350)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_t_44
 (14 14)  (302 350)  (302 350)  routing T_6_21.sp4_h_r_36 <X> T_6_21.lc_trk_g3_4
 (15 14)  (303 350)  (303 350)  routing T_6_21.rgt_op_5 <X> T_6_21.lc_trk_g3_5
 (17 14)  (305 350)  (305 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (306 350)  (306 350)  routing T_6_21.rgt_op_5 <X> T_6_21.lc_trk_g3_5
 (25 14)  (313 350)  (313 350)  routing T_6_21.sp4_v_b_30 <X> T_6_21.lc_trk_g3_6
 (29 14)  (317 350)  (317 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 350)  (318 350)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 350)  (321 350)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (325 350)  (325 350)  LC_7 Logic Functioning bit
 (41 14)  (329 350)  (329 350)  LC_7 Logic Functioning bit
 (43 14)  (331 350)  (331 350)  LC_7 Logic Functioning bit
 (45 14)  (333 350)  (333 350)  LC_7 Logic Functioning bit
 (46 14)  (334 350)  (334 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (288 351)  (288 351)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (293 351)  (293 351)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_t_44
 (15 15)  (303 351)  (303 351)  routing T_6_21.sp4_h_r_36 <X> T_6_21.lc_trk_g3_4
 (16 15)  (304 351)  (304 351)  routing T_6_21.sp4_h_r_36 <X> T_6_21.lc_trk_g3_4
 (17 15)  (305 351)  (305 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (310 351)  (310 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (311 351)  (311 351)  routing T_6_21.sp4_v_b_30 <X> T_6_21.lc_trk_g3_6
 (28 15)  (316 351)  (316 351)  routing T_6_21.lc_trk_g2_1 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 351)  (317 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 351)  (320 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (325 351)  (325 351)  LC_7 Logic Functioning bit
 (40 15)  (328 351)  (328 351)  LC_7 Logic Functioning bit
 (42 15)  (330 351)  (330 351)  LC_7 Logic Functioning bit
 (45 15)  (333 351)  (333 351)  LC_7 Logic Functioning bit


LogicTile_7_21

 (8 0)  (350 336)  (350 336)  routing T_7_21.sp4_h_l_40 <X> T_7_21.sp4_h_r_1
 (10 0)  (352 336)  (352 336)  routing T_7_21.sp4_h_l_40 <X> T_7_21.sp4_h_r_1
 (21 0)  (363 336)  (363 336)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g0_3
 (22 0)  (364 336)  (364 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (368 336)  (368 336)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 336)  (369 336)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 336)  (372 336)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (382 336)  (382 336)  LC_0 Logic Functioning bit
 (15 1)  (357 337)  (357 337)  routing T_7_21.sp4_v_t_5 <X> T_7_21.lc_trk_g0_0
 (16 1)  (358 337)  (358 337)  routing T_7_21.sp4_v_t_5 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (368 337)  (368 337)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 337)  (374 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 337)  (375 337)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.input_2_0
 (34 1)  (376 337)  (376 337)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.input_2_0
 (51 1)  (393 337)  (393 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (13 2)  (355 338)  (355 338)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_39
 (15 2)  (357 338)  (357 338)  routing T_7_21.lft_op_5 <X> T_7_21.lc_trk_g0_5
 (17 2)  (359 338)  (359 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (360 338)  (360 338)  routing T_7_21.lft_op_5 <X> T_7_21.lc_trk_g0_5
 (21 2)  (363 338)  (363 338)  routing T_7_21.lft_op_7 <X> T_7_21.lc_trk_g0_7
 (22 2)  (364 338)  (364 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 338)  (366 338)  routing T_7_21.lft_op_7 <X> T_7_21.lc_trk_g0_7
 (27 2)  (369 338)  (369 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 338)  (372 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 338)  (375 338)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 338)  (376 338)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (50 2)  (392 338)  (392 338)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (346 339)  (346 339)  routing T_7_21.sp4_v_b_7 <X> T_7_21.sp4_h_l_37
 (12 3)  (354 339)  (354 339)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_39
 (15 3)  (357 339)  (357 339)  routing T_7_21.sp4_v_t_9 <X> T_7_21.lc_trk_g0_4
 (16 3)  (358 339)  (358 339)  routing T_7_21.sp4_v_t_9 <X> T_7_21.lc_trk_g0_4
 (17 3)  (359 339)  (359 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 3)  (373 339)  (373 339)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 339)  (378 339)  LC_1 Logic Functioning bit
 (51 3)  (393 339)  (393 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (395 339)  (395 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (350 340)  (350 340)  routing T_7_21.sp4_v_b_10 <X> T_7_21.sp4_h_r_4
 (9 4)  (351 340)  (351 340)  routing T_7_21.sp4_v_b_10 <X> T_7_21.sp4_h_r_4
 (10 4)  (352 340)  (352 340)  routing T_7_21.sp4_v_b_10 <X> T_7_21.sp4_h_r_4
 (14 4)  (356 340)  (356 340)  routing T_7_21.wire_logic_cluster/lc_0/out <X> T_7_21.lc_trk_g1_0
 (27 4)  (369 340)  (369 340)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 340)  (370 340)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 340)  (372 340)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 340)  (376 340)  routing T_7_21.lc_trk_g1_0 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 340)  (378 340)  LC_2 Logic Functioning bit
 (37 4)  (379 340)  (379 340)  LC_2 Logic Functioning bit
 (42 4)  (384 340)  (384 340)  LC_2 Logic Functioning bit
 (43 4)  (385 340)  (385 340)  LC_2 Logic Functioning bit
 (46 4)  (388 340)  (388 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (389 340)  (389 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (390 340)  (390 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (392 340)  (392 340)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (394 340)  (394 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (395 340)  (395 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (359 341)  (359 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 341)  (364 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 341)  (365 341)  routing T_7_21.sp4_v_b_18 <X> T_7_21.lc_trk_g1_2
 (24 5)  (366 341)  (366 341)  routing T_7_21.sp4_v_b_18 <X> T_7_21.lc_trk_g1_2
 (26 5)  (368 341)  (368 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 341)  (369 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 341)  (370 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 341)  (372 341)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 341)  (378 341)  LC_2 Logic Functioning bit
 (37 5)  (379 341)  (379 341)  LC_2 Logic Functioning bit
 (38 5)  (380 341)  (380 341)  LC_2 Logic Functioning bit
 (42 5)  (384 341)  (384 341)  LC_2 Logic Functioning bit
 (43 5)  (385 341)  (385 341)  LC_2 Logic Functioning bit
 (8 6)  (350 342)  (350 342)  routing T_7_21.sp4_h_r_8 <X> T_7_21.sp4_h_l_41
 (10 6)  (352 342)  (352 342)  routing T_7_21.sp4_h_r_8 <X> T_7_21.sp4_h_l_41
 (14 6)  (356 342)  (356 342)  routing T_7_21.wire_logic_cluster/lc_4/out <X> T_7_21.lc_trk_g1_4
 (21 6)  (363 342)  (363 342)  routing T_7_21.wire_logic_cluster/lc_7/out <X> T_7_21.lc_trk_g1_7
 (22 6)  (364 342)  (364 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 342)  (367 342)  routing T_7_21.lft_op_6 <X> T_7_21.lc_trk_g1_6
 (26 6)  (368 342)  (368 342)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 342)  (372 342)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 342)  (375 342)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 342)  (376 342)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 342)  (378 342)  LC_3 Logic Functioning bit
 (38 6)  (380 342)  (380 342)  LC_3 Logic Functioning bit
 (41 6)  (383 342)  (383 342)  LC_3 Logic Functioning bit
 (43 6)  (385 342)  (385 342)  LC_3 Logic Functioning bit
 (46 6)  (388 342)  (388 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (359 343)  (359 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (366 343)  (366 343)  routing T_7_21.lft_op_6 <X> T_7_21.lc_trk_g1_6
 (26 7)  (368 343)  (368 343)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 343)  (373 343)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 343)  (378 343)  LC_3 Logic Functioning bit
 (38 7)  (380 343)  (380 343)  LC_3 Logic Functioning bit
 (40 7)  (382 343)  (382 343)  LC_3 Logic Functioning bit
 (42 7)  (384 343)  (384 343)  LC_3 Logic Functioning bit
 (15 8)  (357 344)  (357 344)  routing T_7_21.sp4_h_r_25 <X> T_7_21.lc_trk_g2_1
 (16 8)  (358 344)  (358 344)  routing T_7_21.sp4_h_r_25 <X> T_7_21.lc_trk_g2_1
 (17 8)  (359 344)  (359 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (369 344)  (369 344)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 344)  (371 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 344)  (372 344)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 344)  (376 344)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 344)  (378 344)  LC_4 Logic Functioning bit
 (38 8)  (380 344)  (380 344)  LC_4 Logic Functioning bit
 (46 8)  (388 344)  (388 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (393 344)  (393 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (356 345)  (356 345)  routing T_7_21.tnl_op_0 <X> T_7_21.lc_trk_g2_0
 (15 9)  (357 345)  (357 345)  routing T_7_21.tnl_op_0 <X> T_7_21.lc_trk_g2_0
 (17 9)  (359 345)  (359 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (360 345)  (360 345)  routing T_7_21.sp4_h_r_25 <X> T_7_21.lc_trk_g2_1
 (26 9)  (368 345)  (368 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 345)  (369 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 345)  (370 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 345)  (372 345)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 345)  (373 345)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 345)  (378 345)  LC_4 Logic Functioning bit
 (37 9)  (379 345)  (379 345)  LC_4 Logic Functioning bit
 (38 9)  (380 345)  (380 345)  LC_4 Logic Functioning bit
 (39 9)  (381 345)  (381 345)  LC_4 Logic Functioning bit
 (41 9)  (383 345)  (383 345)  LC_4 Logic Functioning bit
 (43 9)  (385 345)  (385 345)  LC_4 Logic Functioning bit
 (12 10)  (354 346)  (354 346)  routing T_7_21.sp4_v_t_45 <X> T_7_21.sp4_h_l_45
 (15 10)  (357 346)  (357 346)  routing T_7_21.tnl_op_5 <X> T_7_21.lc_trk_g2_5
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (363 346)  (363 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 346)  (365 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (24 10)  (366 346)  (366 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (26 10)  (368 346)  (368 346)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 346)  (370 346)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 346)  (372 346)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 346)  (375 346)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 346)  (377 346)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_5
 (36 10)  (378 346)  (378 346)  LC_5 Logic Functioning bit
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (38 10)  (380 346)  (380 346)  LC_5 Logic Functioning bit
 (39 10)  (381 346)  (381 346)  LC_5 Logic Functioning bit
 (41 10)  (383 346)  (383 346)  LC_5 Logic Functioning bit
 (42 10)  (384 346)  (384 346)  LC_5 Logic Functioning bit
 (43 10)  (385 346)  (385 346)  LC_5 Logic Functioning bit
 (52 10)  (394 346)  (394 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (350 347)  (350 347)  routing T_7_21.sp4_h_r_7 <X> T_7_21.sp4_v_t_42
 (9 11)  (351 347)  (351 347)  routing T_7_21.sp4_h_r_7 <X> T_7_21.sp4_v_t_42
 (11 11)  (353 347)  (353 347)  routing T_7_21.sp4_v_t_45 <X> T_7_21.sp4_h_l_45
 (18 11)  (360 347)  (360 347)  routing T_7_21.tnl_op_5 <X> T_7_21.lc_trk_g2_5
 (21 11)  (363 347)  (363 347)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (22 11)  (364 347)  (364 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (366 347)  (366 347)  routing T_7_21.tnl_op_6 <X> T_7_21.lc_trk_g2_6
 (25 11)  (367 347)  (367 347)  routing T_7_21.tnl_op_6 <X> T_7_21.lc_trk_g2_6
 (28 11)  (370 347)  (370 347)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 347)  (372 347)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 347)  (374 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (375 347)  (375 347)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_5
 (35 11)  (377 347)  (377 347)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_5
 (36 11)  (378 347)  (378 347)  LC_5 Logic Functioning bit
 (37 11)  (379 347)  (379 347)  LC_5 Logic Functioning bit
 (38 11)  (380 347)  (380 347)  LC_5 Logic Functioning bit
 (39 11)  (381 347)  (381 347)  LC_5 Logic Functioning bit
 (40 11)  (382 347)  (382 347)  LC_5 Logic Functioning bit
 (41 11)  (383 347)  (383 347)  LC_5 Logic Functioning bit
 (42 11)  (384 347)  (384 347)  LC_5 Logic Functioning bit
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (47 11)  (389 347)  (389 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (393 347)  (393 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (354 348)  (354 348)  routing T_7_21.sp4_v_b_11 <X> T_7_21.sp4_h_r_11
 (14 12)  (356 348)  (356 348)  routing T_7_21.sp4_h_l_21 <X> T_7_21.lc_trk_g3_0
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (360 348)  (360 348)  routing T_7_21.bnl_op_1 <X> T_7_21.lc_trk_g3_1
 (21 12)  (363 348)  (363 348)  routing T_7_21.bnl_op_3 <X> T_7_21.lc_trk_g3_3
 (22 12)  (364 348)  (364 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (369 348)  (369 348)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 348)  (370 348)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (382 348)  (382 348)  LC_6 Logic Functioning bit
 (50 12)  (392 348)  (392 348)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (393 348)  (393 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (353 349)  (353 349)  routing T_7_21.sp4_v_b_11 <X> T_7_21.sp4_h_r_11
 (15 13)  (357 349)  (357 349)  routing T_7_21.sp4_h_l_21 <X> T_7_21.lc_trk_g3_0
 (16 13)  (358 349)  (358 349)  routing T_7_21.sp4_h_l_21 <X> T_7_21.lc_trk_g3_0
 (17 13)  (359 349)  (359 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (360 349)  (360 349)  routing T_7_21.bnl_op_1 <X> T_7_21.lc_trk_g3_1
 (21 13)  (363 349)  (363 349)  routing T_7_21.bnl_op_3 <X> T_7_21.lc_trk_g3_3
 (40 13)  (382 349)  (382 349)  LC_6 Logic Functioning bit
 (16 14)  (358 350)  (358 350)  routing T_7_21.sp12_v_t_10 <X> T_7_21.lc_trk_g3_5
 (17 14)  (359 350)  (359 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (367 350)  (367 350)  routing T_7_21.wire_logic_cluster/lc_6/out <X> T_7_21.lc_trk_g3_6
 (26 14)  (368 350)  (368 350)  routing T_7_21.lc_trk_g0_5 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 350)  (371 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 350)  (374 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 350)  (375 350)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 350)  (376 350)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 350)  (378 350)  LC_7 Logic Functioning bit
 (38 14)  (380 350)  (380 350)  LC_7 Logic Functioning bit
 (41 14)  (383 350)  (383 350)  LC_7 Logic Functioning bit
 (43 14)  (385 350)  (385 350)  LC_7 Logic Functioning bit
 (22 15)  (364 351)  (364 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (371 351)  (371 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 351)  (373 351)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 351)  (378 351)  LC_7 Logic Functioning bit
 (38 15)  (380 351)  (380 351)  LC_7 Logic Functioning bit
 (40 15)  (382 351)  (382 351)  LC_7 Logic Functioning bit
 (42 15)  (384 351)  (384 351)  LC_7 Logic Functioning bit
 (48 15)  (390 351)  (390 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (393 351)  (393 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_21

 (6 0)  (402 336)  (402 336)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_v_b_0
 (11 0)  (407 336)  (407 336)  routing T_8_21.sp4_v_t_46 <X> T_8_21.sp4_v_b_2
 (12 0)  (408 336)  (408 336)  routing T_8_21.sp4_v_t_39 <X> T_8_21.sp4_h_r_2
 (16 0)  (412 336)  (412 336)  routing T_8_21.sp12_h_r_9 <X> T_8_21.lc_trk_g0_1
 (17 0)  (413 336)  (413 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (418 336)  (418 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (419 336)  (419 336)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g0_3
 (24 0)  (420 336)  (420 336)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g0_3
 (29 0)  (425 336)  (425 336)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_1 wire_bram/ram/WDATA_15
 (4 1)  (400 337)  (400 337)  routing T_8_21.sp4_v_t_42 <X> T_8_21.sp4_h_r_0
 (5 1)  (401 337)  (401 337)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_v_b_0
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 337)  (408 337)  routing T_8_21.sp4_v_t_46 <X> T_8_21.sp4_v_b_2
 (21 1)  (417 337)  (417 337)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g0_3
 (37 1)  (433 337)  (433 337)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_15 sp4_h_r_16
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_5 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (15 2)  (411 338)  (411 338)  routing T_8_21.sp12_h_l_2 <X> T_8_21.lc_trk_g0_5
 (17 2)  (413 338)  (413 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_2 lc_trk_g0_5
 (18 2)  (414 338)  (414 338)  routing T_8_21.sp12_h_l_2 <X> T_8_21.lc_trk_g0_5
 (27 2)  (423 338)  (423 338)  routing T_8_21.lc_trk_g1_7 <X> T_8_21.wire_bram/ram/WDATA_14
 (29 2)  (425 338)  (425 338)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_7 wire_bram/ram/WDATA_14
 (30 2)  (426 338)  (426 338)  routing T_8_21.lc_trk_g1_7 <X> T_8_21.wire_bram/ram/WDATA_14
 (0 3)  (396 339)  (396 339)  routing T_8_21.glb_netwk_5 <X> T_8_21.wire_bram/ram/RCLK
 (14 3)  (410 339)  (410 339)  routing T_8_21.sp4_r_v_b_28 <X> T_8_21.lc_trk_g0_4
 (17 3)  (413 339)  (413 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (414 339)  (414 339)  routing T_8_21.sp12_h_l_2 <X> T_8_21.lc_trk_g0_5
 (30 3)  (426 339)  (426 339)  routing T_8_21.lc_trk_g1_7 <X> T_8_21.wire_bram/ram/WDATA_14
 (37 3)  (433 339)  (433 339)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_14 sp4_h_r_18
 (4 4)  (400 340)  (400 340)  routing T_8_21.sp4_v_t_38 <X> T_8_21.sp4_v_b_3
 (5 4)  (401 340)  (401 340)  routing T_8_21.sp4_v_t_38 <X> T_8_21.sp4_h_r_3
 (29 4)  (425 340)  (425 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (426 340)  (426 340)  routing T_8_21.lc_trk_g0_5 <X> T_8_21.wire_bram/ram/WDATA_13
 (38 4)  (434 340)  (434 340)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (9 5)  (405 341)  (405 341)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_v_b_4
 (10 5)  (406 341)  (406 341)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_v_b_4
 (21 6)  (417 342)  (417 342)  routing T_8_21.sp12_h_r_7 <X> T_8_21.lc_trk_g1_7
 (22 6)  (418 342)  (418 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (420 342)  (420 342)  routing T_8_21.sp12_h_r_7 <X> T_8_21.lc_trk_g1_7
 (28 6)  (424 342)  (424 342)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_bram/ram/WDATA_12
 (29 6)  (425 342)  (425 342)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_12
 (30 6)  (426 342)  (426 342)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_bram/ram/WDATA_12
 (41 6)  (437 342)  (437 342)  Enable bit of Mux _out_links/OutMuxb_3 => wire_bram/ram/RDATA_12 sp4_r_v_b_39
 (9 7)  (405 343)  (405 343)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_41
 (10 7)  (406 343)  (406 343)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_41
 (21 7)  (417 343)  (417 343)  routing T_8_21.sp12_h_r_7 <X> T_8_21.lc_trk_g1_7
 (30 7)  (426 343)  (426 343)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_bram/ram/WDATA_12
 (15 8)  (411 344)  (411 344)  routing T_8_21.sp4_h_l_28 <X> T_8_21.lc_trk_g2_1
 (16 8)  (412 344)  (412 344)  routing T_8_21.sp4_h_l_28 <X> T_8_21.lc_trk_g2_1
 (17 8)  (413 344)  (413 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (414 344)  (414 344)  routing T_8_21.sp4_h_l_28 <X> T_8_21.lc_trk_g2_1
 (28 8)  (424 344)  (424 344)  routing T_8_21.lc_trk_g2_1 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (4 9)  (400 345)  (400 345)  routing T_8_21.sp4_v_t_36 <X> T_8_21.sp4_h_r_6
 (18 9)  (414 345)  (414 345)  routing T_8_21.sp4_h_l_28 <X> T_8_21.lc_trk_g2_1
 (22 9)  (418 345)  (418 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 345)  (421 345)  routing T_8_21.sp4_r_v_b_34 <X> T_8_21.lc_trk_g2_2
 (40 9)  (436 345)  (436 345)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (28 10)  (424 346)  (424 346)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.wire_bram/ram/WDATA_10
 (29 10)  (425 346)  (425 346)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (37 10)  (433 346)  (433 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_10 sp12_h_l_1
 (22 11)  (418 347)  (418 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 347)  (421 347)  routing T_8_21.sp4_r_v_b_38 <X> T_8_21.lc_trk_g2_6
 (30 11)  (426 347)  (426 347)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.wire_bram/ram/WDATA_10
 (6 12)  (402 348)  (402 348)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_b_9
 (10 12)  (406 348)  (406 348)  routing T_8_21.sp4_v_t_40 <X> T_8_21.sp4_h_r_10
 (11 12)  (407 348)  (407 348)  routing T_8_21.sp4_h_r_6 <X> T_8_21.sp4_v_b_11
 (12 12)  (408 348)  (408 348)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_h_r_11
 (16 12)  (412 348)  (412 348)  routing T_8_21.sp4_v_t_20 <X> T_8_21.lc_trk_g3_1
 (17 12)  (413 348)  (413 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (414 348)  (414 348)  routing T_8_21.sp4_v_t_20 <X> T_8_21.lc_trk_g3_1
 (29 12)  (425 348)  (425 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (9 13)  (405 349)  (405 349)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_v_b_10
 (11 13)  (407 349)  (407 349)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_h_r_11
 (13 13)  (409 349)  (409 349)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_h_r_11
 (18 13)  (414 349)  (414 349)  routing T_8_21.sp4_v_t_20 <X> T_8_21.lc_trk_g3_1
 (30 13)  (426 349)  (426 349)  routing T_8_21.lc_trk_g0_3 <X> T_8_21.wire_bram/ram/WDATA_9
 (37 13)  (433 349)  (433 349)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (27 14)  (423 350)  (423 350)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.wire_bram/ram/WDATA_8
 (28 14)  (424 350)  (424 350)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.wire_bram/ram/WDATA_8
 (29 14)  (425 350)  (425 350)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_8
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g0_4 <X> T_8_21.wire_bram/ram/RE
 (8 15)  (404 351)  (404 351)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_t_47
 (9 15)  (405 351)  (405 351)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_t_47
 (10 15)  (406 351)  (406 351)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_t_47
 (39 15)  (435 351)  (435 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_8 sp4_v_b_14


LogicTile_9_21

 (4 0)  (442 336)  (442 336)  routing T_9_21.sp4_v_t_37 <X> T_9_21.sp4_v_b_0
 (12 0)  (450 336)  (450 336)  routing T_9_21.sp4_v_b_2 <X> T_9_21.sp4_h_r_2
 (15 0)  (453 336)  (453 336)  routing T_9_21.lft_op_1 <X> T_9_21.lc_trk_g0_1
 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (456 336)  (456 336)  routing T_9_21.lft_op_1 <X> T_9_21.lc_trk_g0_1
 (21 0)  (459 336)  (459 336)  routing T_9_21.bnr_op_3 <X> T_9_21.lc_trk_g0_3
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (11 1)  (449 337)  (449 337)  routing T_9_21.sp4_v_b_2 <X> T_9_21.sp4_h_r_2
 (21 1)  (459 337)  (459 337)  routing T_9_21.bnr_op_3 <X> T_9_21.lc_trk_g0_3
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_5 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (452 338)  (452 338)  routing T_9_21.sp4_v_t_1 <X> T_9_21.lc_trk_g0_4
 (21 2)  (459 338)  (459 338)  routing T_9_21.sp4_h_l_10 <X> T_9_21.lc_trk_g0_7
 (22 2)  (460 338)  (460 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 338)  (461 338)  routing T_9_21.sp4_h_l_10 <X> T_9_21.lc_trk_g0_7
 (24 2)  (462 338)  (462 338)  routing T_9_21.sp4_h_l_10 <X> T_9_21.lc_trk_g0_7
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 338)  (468 338)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (46 2)  (484 338)  (484 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (438 339)  (438 339)  routing T_9_21.glb_netwk_5 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (13 3)  (451 339)  (451 339)  routing T_9_21.sp4_v_b_9 <X> T_9_21.sp4_h_l_39
 (14 3)  (452 339)  (452 339)  routing T_9_21.sp4_v_t_1 <X> T_9_21.lc_trk_g0_4
 (16 3)  (454 339)  (454 339)  routing T_9_21.sp4_v_t_1 <X> T_9_21.lc_trk_g0_4
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (459 339)  (459 339)  routing T_9_21.sp4_h_l_10 <X> T_9_21.lc_trk_g0_7
 (27 3)  (465 339)  (465 339)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (1 4)  (439 340)  (439 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (452 340)  (452 340)  routing T_9_21.lft_op_0 <X> T_9_21.lc_trk_g1_0
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (461 340)  (461 340)  routing T_9_21.sp4_v_b_19 <X> T_9_21.lc_trk_g1_3
 (24 4)  (462 340)  (462 340)  routing T_9_21.sp4_v_b_19 <X> T_9_21.lc_trk_g1_3
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 340)  (468 340)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 340)  (469 340)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (41 4)  (479 340)  (479 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (50 4)  (488 340)  (488 340)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (490 340)  (490 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (438 341)  (438 341)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (1 5)  (439 341)  (439 341)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (15 5)  (453 341)  (453 341)  routing T_9_21.lft_op_0 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 341)  (465 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (37 5)  (475 341)  (475 341)  LC_2 Logic Functioning bit
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (39 5)  (477 341)  (477 341)  LC_2 Logic Functioning bit
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (45 5)  (483 341)  (483 341)  LC_2 Logic Functioning bit
 (8 6)  (446 342)  (446 342)  routing T_9_21.sp4_v_t_41 <X> T_9_21.sp4_h_l_41
 (9 6)  (447 342)  (447 342)  routing T_9_21.sp4_v_t_41 <X> T_9_21.sp4_h_l_41
 (14 6)  (452 342)  (452 342)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g1_4
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 342)  (469 342)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 342)  (479 342)  LC_3 Logic Functioning bit
 (43 6)  (481 342)  (481 342)  LC_3 Logic Functioning bit
 (52 6)  (490 342)  (490 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (453 343)  (453 343)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g1_4
 (16 7)  (454 343)  (454 343)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g1_4
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 343)  (461 343)  routing T_9_21.sp4_v_b_22 <X> T_9_21.lc_trk_g1_6
 (24 7)  (462 343)  (462 343)  routing T_9_21.sp4_v_b_22 <X> T_9_21.lc_trk_g1_6
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (4 8)  (442 344)  (442 344)  routing T_9_21.sp4_h_l_37 <X> T_9_21.sp4_v_b_6
 (6 8)  (444 344)  (444 344)  routing T_9_21.sp4_h_l_37 <X> T_9_21.sp4_v_b_6
 (10 8)  (448 344)  (448 344)  routing T_9_21.sp4_v_t_39 <X> T_9_21.sp4_h_r_7
 (16 8)  (454 344)  (454 344)  routing T_9_21.sp12_v_t_14 <X> T_9_21.lc_trk_g2_1
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (27 8)  (465 344)  (465 344)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 344)  (471 344)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (42 8)  (480 344)  (480 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (45 8)  (483 344)  (483 344)  LC_4 Logic Functioning bit
 (47 8)  (485 344)  (485 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (488 344)  (488 344)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (443 345)  (443 345)  routing T_9_21.sp4_h_l_37 <X> T_9_21.sp4_v_b_6
 (8 9)  (446 345)  (446 345)  routing T_9_21.sp4_h_l_36 <X> T_9_21.sp4_v_b_7
 (9 9)  (447 345)  (447 345)  routing T_9_21.sp4_h_l_36 <X> T_9_21.sp4_v_b_7
 (10 9)  (448 345)  (448 345)  routing T_9_21.sp4_h_l_36 <X> T_9_21.sp4_v_b_7
 (18 9)  (456 345)  (456 345)  routing T_9_21.sp12_v_t_14 <X> T_9_21.lc_trk_g2_1
 (26 9)  (464 345)  (464 345)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 345)  (465 345)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 345)  (468 345)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 345)  (474 345)  LC_4 Logic Functioning bit
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (38 9)  (476 345)  (476 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (42 9)  (480 345)  (480 345)  LC_4 Logic Functioning bit
 (43 9)  (481 345)  (481 345)  LC_4 Logic Functioning bit
 (45 9)  (483 345)  (483 345)  LC_4 Logic Functioning bit
 (4 10)  (442 346)  (442 346)  routing T_9_21.sp4_h_r_6 <X> T_9_21.sp4_v_t_43
 (14 10)  (452 346)  (452 346)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g2_4
 (15 10)  (453 346)  (453 346)  routing T_9_21.tnl_op_5 <X> T_9_21.lc_trk_g2_5
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (464 346)  (464 346)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 346)  (479 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (5 11)  (443 347)  (443 347)  routing T_9_21.sp4_h_r_6 <X> T_9_21.sp4_v_t_43
 (14 11)  (452 347)  (452 347)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g2_4
 (15 11)  (453 347)  (453 347)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g2_4
 (16 11)  (454 347)  (454 347)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (456 347)  (456 347)  routing T_9_21.tnl_op_5 <X> T_9_21.lc_trk_g2_5
 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (8 12)  (446 348)  (446 348)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_h_r_10
 (9 12)  (447 348)  (447 348)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_h_r_10
 (10 12)  (448 348)  (448 348)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_h_r_10
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (41 12)  (479 348)  (479 348)  LC_6 Logic Functioning bit
 (42 12)  (480 348)  (480 348)  LC_6 Logic Functioning bit
 (43 12)  (481 348)  (481 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (50 12)  (488 348)  (488 348)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (490 348)  (490 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (446 349)  (446 349)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_v_b_10
 (10 13)  (448 349)  (448 349)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_v_b_10
 (21 13)  (459 349)  (459 349)  routing T_9_21.sp4_r_v_b_43 <X> T_9_21.lc_trk_g3_3
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 349)  (461 349)  routing T_9_21.sp4_v_b_42 <X> T_9_21.lc_trk_g3_2
 (24 13)  (462 349)  (462 349)  routing T_9_21.sp4_v_b_42 <X> T_9_21.lc_trk_g3_2
 (26 13)  (464 349)  (464 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 349)  (465 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 349)  (468 349)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 349)  (469 349)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (38 13)  (476 349)  (476 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (42 13)  (480 349)  (480 349)  LC_6 Logic Functioning bit
 (43 13)  (481 349)  (481 349)  LC_6 Logic Functioning bit
 (45 13)  (483 349)  (483 349)  LC_6 Logic Functioning bit
 (0 14)  (438 350)  (438 350)  routing T_9_21.glb_netwk_4 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 350)  (439 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 350)  (441 350)  routing T_9_21.sp12_v_b_1 <X> T_9_21.sp12_v_t_22
 (4 14)  (442 350)  (442 350)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44
 (6 14)  (444 350)  (444 350)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44
 (11 14)  (449 350)  (449 350)  routing T_9_21.sp4_v_b_8 <X> T_9_21.sp4_v_t_46
 (25 14)  (463 350)  (463 350)  routing T_9_21.sp4_v_b_30 <X> T_9_21.lc_trk_g3_6
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 350)  (468 350)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 350)  (479 350)  LC_7 Logic Functioning bit
 (43 14)  (481 350)  (481 350)  LC_7 Logic Functioning bit
 (53 14)  (491 350)  (491 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (442 351)  (442 351)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_h_l_44
 (5 15)  (443 351)  (443 351)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44
 (6 15)  (444 351)  (444 351)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_h_l_44
 (12 15)  (450 351)  (450 351)  routing T_9_21.sp4_v_b_8 <X> T_9_21.sp4_v_t_46
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (461 351)  (461 351)  routing T_9_21.sp4_v_b_30 <X> T_9_21.lc_trk_g3_6
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0


LogicTile_10_21

 (5 0)  (497 336)  (497 336)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_h_r_0
 (12 0)  (504 336)  (504 336)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_2
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 336)  (510 336)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g0_1
 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 336)  (520 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 336)  (522 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 336)  (525 336)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (43 0)  (535 336)  (535 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (47 0)  (539 336)  (539 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (540 336)  (540 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (496 337)  (496 337)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_h_r_0
 (13 1)  (505 337)  (505 337)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_2
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 337)  (515 337)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g0_2
 (24 1)  (516 337)  (516 337)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g0_2
 (28 1)  (520 337)  (520 337)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 337)  (526 337)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.input_2_0
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (45 1)  (537 337)  (537 337)  LC_0 Logic Functioning bit
 (51 1)  (543 337)  (543 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_5 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (503 338)  (503 338)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_t_39
 (15 2)  (507 338)  (507 338)  routing T_10_21.sp4_h_r_5 <X> T_10_21.lc_trk_g0_5
 (16 2)  (508 338)  (508 338)  routing T_10_21.sp4_h_r_5 <X> T_10_21.lc_trk_g0_5
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (514 338)  (514 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (515 338)  (515 338)  routing T_10_21.sp12_h_r_23 <X> T_10_21.lc_trk_g0_7
 (28 2)  (520 338)  (520 338)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 338)  (525 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 338)  (526 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (0 3)  (492 339)  (492 339)  routing T_10_21.glb_netwk_5 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (18 3)  (510 339)  (510 339)  routing T_10_21.sp4_h_r_5 <X> T_10_21.lc_trk_g0_5
 (21 3)  (513 339)  (513 339)  routing T_10_21.sp12_h_r_23 <X> T_10_21.lc_trk_g0_7
 (27 3)  (519 339)  (519 339)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 339)  (522 339)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (38 3)  (530 339)  (530 339)  LC_1 Logic Functioning bit
 (40 3)  (532 339)  (532 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (53 3)  (545 339)  (545 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (492 340)  (492 340)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (1 4)  (493 340)  (493 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (496 340)  (496 340)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_b_3
 (6 4)  (498 340)  (498 340)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_b_3
 (14 4)  (506 340)  (506 340)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g1_0
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (515 340)  (515 340)  routing T_10_21.sp12_h_l_16 <X> T_10_21.lc_trk_g1_3
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 340)  (522 340)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (37 4)  (529 340)  (529 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (50 4)  (542 340)  (542 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (492 341)  (492 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (1 5)  (493 341)  (493 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (4 5)  (496 341)  (496 341)  routing T_10_21.sp4_v_t_47 <X> T_10_21.sp4_h_r_3
 (5 5)  (497 341)  (497 341)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_b_3
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 341)  (510 341)  routing T_10_21.sp4_r_v_b_25 <X> T_10_21.lc_trk_g1_1
 (21 5)  (513 341)  (513 341)  routing T_10_21.sp12_h_l_16 <X> T_10_21.lc_trk_g1_3
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (519 341)  (519 341)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (28 6)  (520 342)  (520 342)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 342)  (526 342)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (43 6)  (535 342)  (535 342)  LC_3 Logic Functioning bit
 (46 6)  (538 342)  (538 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 342)  (542 342)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (544 342)  (544 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (500 343)  (500 343)  routing T_10_21.sp4_h_l_41 <X> T_10_21.sp4_v_t_41
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (28 7)  (520 343)  (520 343)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 343)  (522 343)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (47 7)  (539 343)  (539 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (543 343)  (543 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (506 344)  (506 344)  routing T_10_21.sp4_v_b_24 <X> T_10_21.lc_trk_g2_0
 (16 8)  (508 344)  (508 344)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g2_1
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 344)  (510 344)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g2_1
 (25 8)  (517 344)  (517 344)  routing T_10_21.sp4_v_t_23 <X> T_10_21.lc_trk_g2_2
 (26 8)  (518 344)  (518 344)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 344)  (522 344)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (10 9)  (502 345)  (502 345)  routing T_10_21.sp4_h_r_2 <X> T_10_21.sp4_v_b_7
 (16 9)  (508 345)  (508 345)  routing T_10_21.sp4_v_b_24 <X> T_10_21.lc_trk_g2_0
 (17 9)  (509 345)  (509 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (510 345)  (510 345)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g2_1
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 345)  (515 345)  routing T_10_21.sp4_v_t_23 <X> T_10_21.lc_trk_g2_2
 (25 9)  (517 345)  (517 345)  routing T_10_21.sp4_v_t_23 <X> T_10_21.lc_trk_g2_2
 (26 9)  (518 345)  (518 345)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 345)  (520 345)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 345)  (522 345)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 345)  (527 345)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.input_2_4
 (4 10)  (496 346)  (496 346)  routing T_10_21.sp4_v_b_10 <X> T_10_21.sp4_v_t_43
 (6 10)  (498 346)  (498 346)  routing T_10_21.sp4_v_b_10 <X> T_10_21.sp4_v_t_43
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 346)  (515 346)  routing T_10_21.sp4_v_b_47 <X> T_10_21.lc_trk_g2_7
 (24 10)  (516 346)  (516 346)  routing T_10_21.sp4_v_b_47 <X> T_10_21.lc_trk_g2_7
 (25 10)  (517 346)  (517 346)  routing T_10_21.sp4_h_r_46 <X> T_10_21.lc_trk_g2_6
 (28 10)  (520 346)  (520 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 346)  (526 346)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (48 10)  (540 346)  (540 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (542 346)  (542 346)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (500 347)  (500 347)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_v_t_42
 (10 11)  (502 347)  (502 347)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_v_t_42
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 347)  (515 347)  routing T_10_21.sp4_h_r_46 <X> T_10_21.lc_trk_g2_6
 (24 11)  (516 347)  (516 347)  routing T_10_21.sp4_h_r_46 <X> T_10_21.lc_trk_g2_6
 (25 11)  (517 347)  (517 347)  routing T_10_21.sp4_h_r_46 <X> T_10_21.lc_trk_g2_6
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (12 12)  (504 348)  (504 348)  routing T_10_21.sp4_v_b_11 <X> T_10_21.sp4_h_r_11
 (15 12)  (507 348)  (507 348)  routing T_10_21.sp4_h_r_41 <X> T_10_21.lc_trk_g3_1
 (16 12)  (508 348)  (508 348)  routing T_10_21.sp4_h_r_41 <X> T_10_21.lc_trk_g3_1
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.sp4_h_r_41 <X> T_10_21.lc_trk_g3_1
 (21 12)  (513 348)  (513 348)  routing T_10_21.sp4_v_t_14 <X> T_10_21.lc_trk_g3_3
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 348)  (515 348)  routing T_10_21.sp4_v_t_14 <X> T_10_21.lc_trk_g3_3
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (40 12)  (532 348)  (532 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (50 12)  (542 348)  (542 348)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (543 348)  (543 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (544 348)  (544 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (503 349)  (503 349)  routing T_10_21.sp4_v_b_11 <X> T_10_21.sp4_h_r_11
 (18 13)  (510 349)  (510 349)  routing T_10_21.sp4_h_r_41 <X> T_10_21.lc_trk_g3_1
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (515 349)  (515 349)  routing T_10_21.sp12_v_b_18 <X> T_10_21.lc_trk_g3_2
 (25 13)  (517 349)  (517 349)  routing T_10_21.sp12_v_b_18 <X> T_10_21.lc_trk_g3_2
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (40 13)  (532 349)  (532 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (46 13)  (538 349)  (538 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (543 349)  (543 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (545 349)  (545 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (492 350)  (492 350)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (498 350)  (498 350)  routing T_10_21.sp4_h_l_41 <X> T_10_21.sp4_v_t_44
 (14 14)  (506 350)  (506 350)  routing T_10_21.sp4_h_r_36 <X> T_10_21.lc_trk_g3_4
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 350)  (515 350)  routing T_10_21.sp4_v_b_47 <X> T_10_21.lc_trk_g3_7
 (24 14)  (516 350)  (516 350)  routing T_10_21.sp4_v_b_47 <X> T_10_21.lc_trk_g3_7
 (0 15)  (492 351)  (492 351)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (15 15)  (507 351)  (507 351)  routing T_10_21.sp4_h_r_36 <X> T_10_21.lc_trk_g3_4
 (16 15)  (508 351)  (508 351)  routing T_10_21.sp4_h_r_36 <X> T_10_21.lc_trk_g3_4
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_11_21

 (8 0)  (554 336)  (554 336)  routing T_11_21.sp4_v_b_7 <X> T_11_21.sp4_h_r_1
 (9 0)  (555 336)  (555 336)  routing T_11_21.sp4_v_b_7 <X> T_11_21.sp4_h_r_1
 (10 0)  (556 336)  (556 336)  routing T_11_21.sp4_v_b_7 <X> T_11_21.sp4_h_r_1
 (12 0)  (558 336)  (558 336)  routing T_11_21.sp4_v_t_39 <X> T_11_21.sp4_h_r_2
 (14 0)  (560 336)  (560 336)  routing T_11_21.sp4_v_b_0 <X> T_11_21.lc_trk_g0_0
 (16 0)  (562 336)  (562 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.lc_trk_g0_1
 (26 0)  (572 336)  (572 336)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 336)  (574 336)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (16 1)  (562 337)  (562 337)  routing T_11_21.sp4_v_b_0 <X> T_11_21.lc_trk_g0_0
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (572 337)  (572 337)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 337)  (574 337)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (47 1)  (593 337)  (593 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_5 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (552 338)  (552 338)  routing T_11_21.sp4_v_b_9 <X> T_11_21.sp4_v_t_37
 (12 2)  (558 338)  (558 338)  routing T_11_21.sp4_v_b_2 <X> T_11_21.sp4_h_l_39
 (15 2)  (561 338)  (561 338)  routing T_11_21.sp4_h_r_13 <X> T_11_21.lc_trk_g0_5
 (16 2)  (562 338)  (562 338)  routing T_11_21.sp4_h_r_13 <X> T_11_21.lc_trk_g0_5
 (17 2)  (563 338)  (563 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 338)  (564 338)  routing T_11_21.sp4_h_r_13 <X> T_11_21.lc_trk_g0_5
 (25 2)  (571 338)  (571 338)  routing T_11_21.lft_op_6 <X> T_11_21.lc_trk_g0_6
 (26 2)  (572 338)  (572 338)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 338)  (573 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (40 2)  (586 338)  (586 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (43 2)  (589 338)  (589 338)  LC_1 Logic Functioning bit
 (50 2)  (596 338)  (596 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 339)  (546 339)  routing T_11_21.glb_netwk_5 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (5 3)  (551 339)  (551 339)  routing T_11_21.sp4_v_b_9 <X> T_11_21.sp4_v_t_37
 (10 3)  (556 339)  (556 339)  routing T_11_21.sp4_h_l_45 <X> T_11_21.sp4_v_t_36
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.lft_op_6 <X> T_11_21.lc_trk_g0_6
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (41 3)  (587 339)  (587 339)  LC_1 Logic Functioning bit
 (0 4)  (546 340)  (546 340)  routing T_11_21.glb_netwk_7 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 4)  (547 340)  (547 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (551 340)  (551 340)  routing T_11_21.sp4_v_t_38 <X> T_11_21.sp4_h_r_3
 (21 4)  (567 340)  (567 340)  routing T_11_21.wire_logic_cluster/lc_3/out <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (577 340)  (577 340)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (50 4)  (596 340)  (596 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 341)  (546 341)  routing T_11_21.glb_netwk_7 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (42 5)  (588 341)  (588 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (15 6)  (561 342)  (561 342)  routing T_11_21.sp4_v_b_21 <X> T_11_21.lc_trk_g1_5
 (16 6)  (562 342)  (562 342)  routing T_11_21.sp4_v_b_21 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (567 342)  (567 342)  routing T_11_21.wire_logic_cluster/lc_7/out <X> T_11_21.lc_trk_g1_7
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 342)  (571 342)  routing T_11_21.sp4_v_b_6 <X> T_11_21.lc_trk_g1_6
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (50 6)  (596 342)  (596 342)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (551 343)  (551 343)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_t_38
 (12 7)  (558 343)  (558 343)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_t_40
 (14 7)  (560 343)  (560 343)  routing T_11_21.sp4_r_v_b_28 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (569 343)  (569 343)  routing T_11_21.sp4_v_b_6 <X> T_11_21.lc_trk_g1_6
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (4 8)  (550 344)  (550 344)  routing T_11_21.sp4_v_t_43 <X> T_11_21.sp4_v_b_6
 (14 8)  (560 344)  (560 344)  routing T_11_21.sp4_v_b_24 <X> T_11_21.lc_trk_g2_0
 (21 8)  (567 344)  (567 344)  routing T_11_21.sp4_h_r_35 <X> T_11_21.lc_trk_g2_3
 (22 8)  (568 344)  (568 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 344)  (569 344)  routing T_11_21.sp4_h_r_35 <X> T_11_21.lc_trk_g2_3
 (24 8)  (570 344)  (570 344)  routing T_11_21.sp4_h_r_35 <X> T_11_21.lc_trk_g2_3
 (31 8)  (577 344)  (577 344)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (39 8)  (585 344)  (585 344)  LC_4 Logic Functioning bit
 (42 8)  (588 344)  (588 344)  LC_4 Logic Functioning bit
 (43 8)  (589 344)  (589 344)  LC_4 Logic Functioning bit
 (50 8)  (596 344)  (596 344)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 344)  (597 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (562 345)  (562 345)  routing T_11_21.sp4_v_b_24 <X> T_11_21.lc_trk_g2_0
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (42 9)  (588 345)  (588 345)  LC_4 Logic Functioning bit
 (43 9)  (589 345)  (589 345)  LC_4 Logic Functioning bit
 (52 9)  (598 345)  (598 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (558 346)  (558 346)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_h_l_45
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 346)  (564 346)  routing T_11_21.wire_logic_cluster/lc_5/out <X> T_11_21.lc_trk_g2_5
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 346)  (569 346)  routing T_11_21.sp4_h_r_31 <X> T_11_21.lc_trk_g2_7
 (24 10)  (570 346)  (570 346)  routing T_11_21.sp4_h_r_31 <X> T_11_21.lc_trk_g2_7
 (27 10)  (573 346)  (573 346)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 346)  (576 346)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 346)  (577 346)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 346)  (581 346)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.input_2_5
 (36 10)  (582 346)  (582 346)  LC_5 Logic Functioning bit
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (38 10)  (584 346)  (584 346)  LC_5 Logic Functioning bit
 (42 10)  (588 346)  (588 346)  LC_5 Logic Functioning bit
 (21 11)  (567 347)  (567 347)  routing T_11_21.sp4_h_r_31 <X> T_11_21.lc_trk_g2_7
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 347)  (574 347)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 347)  (577 347)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 347)  (578 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 347)  (579 347)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.input_2_5
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (42 11)  (588 347)  (588 347)  LC_5 Logic Functioning bit
 (43 11)  (589 347)  (589 347)  LC_5 Logic Functioning bit
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 348)  (564 348)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g3_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 348)  (580 348)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (41 12)  (587 348)  (587 348)  LC_6 Logic Functioning bit
 (45 12)  (591 348)  (591 348)  LC_6 Logic Functioning bit
 (52 12)  (598 348)  (598 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (573 349)  (573 349)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 349)  (574 349)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (40 13)  (586 349)  (586 349)  LC_6 Logic Functioning bit
 (45 13)  (591 349)  (591 349)  LC_6 Logic Functioning bit
 (51 13)  (597 349)  (597 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (546 350)  (546 350)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 350)  (561 350)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g3_5
 (16 14)  (562 350)  (562 350)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g3_5
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 350)  (564 350)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g3_5
 (21 14)  (567 350)  (567 350)  routing T_11_21.sp4_h_r_39 <X> T_11_21.lc_trk_g3_7
 (22 14)  (568 350)  (568 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (569 350)  (569 350)  routing T_11_21.sp4_h_r_39 <X> T_11_21.lc_trk_g3_7
 (24 14)  (570 350)  (570 350)  routing T_11_21.sp4_h_r_39 <X> T_11_21.lc_trk_g3_7
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (27 14)  (573 350)  (573 350)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (39 14)  (585 350)  (585 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (0 15)  (546 351)  (546 351)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 351)  (569 351)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (25 15)  (571 351)  (571 351)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (30 15)  (576 351)  (576 351)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 351)  (583 351)  LC_7 Logic Functioning bit
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit
 (41 15)  (587 351)  (587 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (3 0)  (603 336)  (603 336)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_b_0
 (35 0)  (635 336)  (635 336)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.input_2_0
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (42 0)  (642 336)  (642 336)  LC_0 Logic Functioning bit
 (3 1)  (603 337)  (603 337)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_b_0
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 337)  (634 337)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (40 1)  (640 337)  (640 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_5 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (606 338)  (606 338)  routing T_12_21.sp4_h_l_42 <X> T_12_21.sp4_v_t_37
 (8 2)  (608 338)  (608 338)  routing T_12_21.sp4_v_t_42 <X> T_12_21.sp4_h_l_36
 (9 2)  (609 338)  (609 338)  routing T_12_21.sp4_v_t_42 <X> T_12_21.sp4_h_l_36
 (10 2)  (610 338)  (610 338)  routing T_12_21.sp4_v_t_42 <X> T_12_21.sp4_h_l_36
 (14 2)  (614 338)  (614 338)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (15 2)  (615 338)  (615 338)  routing T_12_21.sp4_h_r_5 <X> T_12_21.lc_trk_g0_5
 (16 2)  (616 338)  (616 338)  routing T_12_21.sp4_h_r_5 <X> T_12_21.lc_trk_g0_5
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (622 338)  (622 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (626 338)  (626 338)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (50 2)  (650 338)  (650 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 339)  (600 339)  routing T_12_21.glb_netwk_5 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 3)  (601 339)  (601 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (12 3)  (612 339)  (612 339)  routing T_12_21.sp4_h_l_39 <X> T_12_21.sp4_v_t_39
 (15 3)  (615 339)  (615 339)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (16 3)  (616 339)  (616 339)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (618 339)  (618 339)  routing T_12_21.sp4_h_r_5 <X> T_12_21.lc_trk_g0_5
 (21 3)  (621 339)  (621 339)  routing T_12_21.sp4_r_v_b_31 <X> T_12_21.lc_trk_g0_7
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (0 4)  (600 340)  (600 340)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (1 4)  (601 340)  (601 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (12 4)  (612 340)  (612 340)  routing T_12_21.sp4_h_l_39 <X> T_12_21.sp4_h_r_5
 (21 4)  (621 340)  (621 340)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 340)  (631 340)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (641 340)  (641 340)  LC_2 Logic Functioning bit
 (43 4)  (643 340)  (643 340)  LC_2 Logic Functioning bit
 (0 5)  (600 341)  (600 341)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (13 5)  (613 341)  (613 341)  routing T_12_21.sp4_h_l_39 <X> T_12_21.sp4_h_r_5
 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 341)  (627 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (51 5)  (651 341)  (651 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (609 342)  (609 342)  routing T_12_21.sp4_h_r_1 <X> T_12_21.sp4_h_l_41
 (10 6)  (610 342)  (610 342)  routing T_12_21.sp4_h_r_1 <X> T_12_21.sp4_h_l_41
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g1_5
 (26 6)  (626 342)  (626 342)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 342)  (628 342)  routing T_12_21.lc_trk_g2_0 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 342)  (631 342)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 342)  (633 342)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (40 6)  (640 342)  (640 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (50 6)  (650 342)  (650 342)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (610 343)  (610 343)  routing T_12_21.sp4_h_l_46 <X> T_12_21.sp4_v_t_41
 (26 7)  (626 343)  (626 343)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (39 7)  (639 343)  (639 343)  LC_3 Logic Functioning bit
 (40 7)  (640 343)  (640 343)  LC_3 Logic Functioning bit
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 344)  (618 344)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g2_1
 (21 8)  (621 344)  (621 344)  routing T_12_21.sp4_h_r_35 <X> T_12_21.lc_trk_g2_3
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 344)  (623 344)  routing T_12_21.sp4_h_r_35 <X> T_12_21.lc_trk_g2_3
 (24 8)  (624 344)  (624 344)  routing T_12_21.sp4_h_r_35 <X> T_12_21.lc_trk_g2_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (42 8)  (642 344)  (642 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (50 8)  (650 344)  (650 344)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (614 345)  (614 345)  routing T_12_21.sp4_h_r_24 <X> T_12_21.lc_trk_g2_0
 (15 9)  (615 345)  (615 345)  routing T_12_21.sp4_h_r_24 <X> T_12_21.lc_trk_g2_0
 (16 9)  (616 345)  (616 345)  routing T_12_21.sp4_h_r_24 <X> T_12_21.lc_trk_g2_0
 (17 9)  (617 345)  (617 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (11 10)  (611 346)  (611 346)  routing T_12_21.sp4_v_b_5 <X> T_12_21.sp4_v_t_45
 (14 10)  (614 346)  (614 346)  routing T_12_21.sp4_h_r_36 <X> T_12_21.lc_trk_g2_4
 (15 10)  (615 346)  (615 346)  routing T_12_21.sp4_v_t_32 <X> T_12_21.lc_trk_g2_5
 (16 10)  (616 346)  (616 346)  routing T_12_21.sp4_v_t_32 <X> T_12_21.lc_trk_g2_5
 (17 10)  (617 346)  (617 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (625 346)  (625 346)  routing T_12_21.sp4_h_r_46 <X> T_12_21.lc_trk_g2_6
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (50 10)  (650 346)  (650 346)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (612 347)  (612 347)  routing T_12_21.sp4_v_b_5 <X> T_12_21.sp4_v_t_45
 (15 11)  (615 347)  (615 347)  routing T_12_21.sp4_h_r_36 <X> T_12_21.lc_trk_g2_4
 (16 11)  (616 347)  (616 347)  routing T_12_21.sp4_h_r_36 <X> T_12_21.lc_trk_g2_4
 (17 11)  (617 347)  (617 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 347)  (623 347)  routing T_12_21.sp4_h_r_46 <X> T_12_21.lc_trk_g2_6
 (24 11)  (624 347)  (624 347)  routing T_12_21.sp4_h_r_46 <X> T_12_21.lc_trk_g2_6
 (25 11)  (625 347)  (625 347)  routing T_12_21.sp4_h_r_46 <X> T_12_21.lc_trk_g2_6
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 347)  (630 347)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (39 11)  (639 347)  (639 347)  LC_5 Logic Functioning bit
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g3_1
 (21 12)  (621 348)  (621 348)  routing T_12_21.sp4_v_t_22 <X> T_12_21.lc_trk_g3_3
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp4_v_t_22 <X> T_12_21.lc_trk_g3_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (42 12)  (642 348)  (642 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (50 12)  (650 348)  (650 348)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (652 348)  (652 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (621 349)  (621 349)  routing T_12_21.sp4_v_t_22 <X> T_12_21.lc_trk_g3_3
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp12_v_b_18 <X> T_12_21.lc_trk_g3_2
 (25 13)  (625 349)  (625 349)  routing T_12_21.sp12_v_b_18 <X> T_12_21.lc_trk_g3_2
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (53 13)  (653 349)  (653 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 350)  (621 350)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 350)  (623 350)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g3_7
 (26 14)  (626 350)  (626 350)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 350)  (630 350)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (39 14)  (639 350)  (639 350)  LC_7 Logic Functioning bit
 (45 14)  (645 350)  (645 350)  LC_7 Logic Functioning bit
 (46 14)  (646 350)  (646 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (651 350)  (651 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (652 350)  (652 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (600 351)  (600 351)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (8 15)  (608 351)  (608 351)  routing T_12_21.sp4_v_b_7 <X> T_12_21.sp4_v_t_47
 (10 15)  (610 351)  (610 351)  routing T_12_21.sp4_v_b_7 <X> T_12_21.sp4_v_t_47
 (21 15)  (621 351)  (621 351)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g3_7
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 351)  (625 351)  routing T_12_21.sp4_r_v_b_46 <X> T_12_21.lc_trk_g3_6
 (28 15)  (628 351)  (628 351)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 351)  (631 351)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (633 351)  (633 351)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_7
 (34 15)  (634 351)  (634 351)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_7
 (35 15)  (635 351)  (635 351)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_7
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (43 15)  (643 351)  (643 351)  LC_7 Logic Functioning bit
 (45 15)  (645 351)  (645 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (3 1)  (657 337)  (657 337)  routing T_13_21.sp12_h_l_23 <X> T_13_21.sp12_v_b_0
 (13 1)  (667 337)  (667 337)  routing T_13_21.sp4_v_t_44 <X> T_13_21.sp4_h_r_2
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_5 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 338)  (668 338)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (28 2)  (682 338)  (682 338)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 338)  (685 338)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (41 2)  (695 338)  (695 338)  LC_1 Logic Functioning bit
 (42 2)  (696 338)  (696 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (46 2)  (700 338)  (700 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 339)  (654 339)  routing T_13_21.glb_netwk_5 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (8 3)  (662 339)  (662 339)  routing T_13_21.sp4_h_l_36 <X> T_13_21.sp4_v_t_36
 (12 3)  (666 339)  (666 339)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_t_39
 (15 3)  (669 339)  (669 339)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (16 3)  (670 339)  (670 339)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (681 339)  (681 339)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 339)  (686 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (688 339)  (688 339)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.input_2_1
 (35 3)  (689 339)  (689 339)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.input_2_1
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (42 3)  (696 339)  (696 339)  LC_1 Logic Functioning bit
 (43 3)  (697 339)  (697 339)  LC_1 Logic Functioning bit
 (45 3)  (699 339)  (699 339)  LC_1 Logic Functioning bit
 (25 4)  (679 340)  (679 340)  routing T_13_21.sp4_h_l_7 <X> T_13_21.lc_trk_g1_2
 (10 5)  (664 341)  (664 341)  routing T_13_21.sp4_h_r_11 <X> T_13_21.sp4_v_b_4
 (12 5)  (666 341)  (666 341)  routing T_13_21.sp4_h_r_5 <X> T_13_21.sp4_v_b_5
 (14 5)  (668 341)  (668 341)  routing T_13_21.sp4_h_r_0 <X> T_13_21.lc_trk_g1_0
 (15 5)  (669 341)  (669 341)  routing T_13_21.sp4_h_r_0 <X> T_13_21.lc_trk_g1_0
 (16 5)  (670 341)  (670 341)  routing T_13_21.sp4_h_r_0 <X> T_13_21.lc_trk_g1_0
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 341)  (677 341)  routing T_13_21.sp4_h_l_7 <X> T_13_21.lc_trk_g1_2
 (24 5)  (678 341)  (678 341)  routing T_13_21.sp4_h_l_7 <X> T_13_21.lc_trk_g1_2
 (25 5)  (679 341)  (679 341)  routing T_13_21.sp4_h_l_7 <X> T_13_21.lc_trk_g1_2
 (13 6)  (667 342)  (667 342)  routing T_13_21.sp4_h_r_5 <X> T_13_21.sp4_v_t_40
 (15 6)  (669 342)  (669 342)  routing T_13_21.sp4_v_b_21 <X> T_13_21.lc_trk_g1_5
 (16 6)  (670 342)  (670 342)  routing T_13_21.sp4_v_b_21 <X> T_13_21.lc_trk_g1_5
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 342)  (684 342)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (47 6)  (701 342)  (701 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (702 342)  (702 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (3 7)  (657 343)  (657 343)  routing T_13_21.sp12_h_l_23 <X> T_13_21.sp12_v_t_23
 (4 7)  (658 343)  (658 343)  routing T_13_21.sp4_v_b_10 <X> T_13_21.sp4_h_l_38
 (12 7)  (666 343)  (666 343)  routing T_13_21.sp4_h_r_5 <X> T_13_21.sp4_v_t_40
 (28 7)  (682 343)  (682 343)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (26 8)  (680 344)  (680 344)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 344)  (681 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 344)  (682 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 344)  (684 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (48 8)  (702 344)  (702 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (706 344)  (706 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (662 345)  (662 345)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_v_b_7
 (14 9)  (668 345)  (668 345)  routing T_13_21.sp4_r_v_b_32 <X> T_13_21.lc_trk_g2_0
 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 345)  (677 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (24 9)  (678 345)  (678 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (25 9)  (679 345)  (679 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (27 9)  (681 345)  (681 345)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 345)  (684 345)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (41 9)  (695 345)  (695 345)  LC_4 Logic Functioning bit
 (43 9)  (697 345)  (697 345)  LC_4 Logic Functioning bit
 (48 9)  (702 345)  (702 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (659 346)  (659 346)  routing T_13_21.sp4_v_b_6 <X> T_13_21.sp4_h_l_43
 (15 10)  (669 346)  (669 346)  routing T_13_21.sp4_h_l_24 <X> T_13_21.lc_trk_g2_5
 (16 10)  (670 346)  (670 346)  routing T_13_21.sp4_h_l_24 <X> T_13_21.lc_trk_g2_5
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.sp4_h_l_24 <X> T_13_21.lc_trk_g2_5
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 346)  (682 346)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 346)  (688 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (48 10)  (702 346)  (702 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (8 11)  (662 347)  (662 347)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_v_t_42
 (9 11)  (663 347)  (663 347)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_v_t_42
 (12 11)  (666 347)  (666 347)  routing T_13_21.sp4_h_l_45 <X> T_13_21.sp4_v_t_45
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 347)  (677 347)  routing T_13_21.sp12_v_b_14 <X> T_13_21.lc_trk_g2_6
 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (41 11)  (695 347)  (695 347)  LC_5 Logic Functioning bit
 (43 11)  (697 347)  (697 347)  LC_5 Logic Functioning bit
 (48 11)  (702 347)  (702 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 13)  (659 349)  (659 349)  routing T_13_21.sp4_h_r_9 <X> T_13_21.sp4_v_b_9
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 350)  (679 350)  routing T_13_21.sp4_h_r_38 <X> T_13_21.lc_trk_g3_6
 (8 15)  (662 351)  (662 351)  routing T_13_21.sp4_h_l_47 <X> T_13_21.sp4_v_t_47
 (12 15)  (666 351)  (666 351)  routing T_13_21.sp4_h_l_46 <X> T_13_21.sp4_v_t_46
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 351)  (677 351)  routing T_13_21.sp4_h_r_38 <X> T_13_21.lc_trk_g3_6
 (24 15)  (678 351)  (678 351)  routing T_13_21.sp4_h_r_38 <X> T_13_21.lc_trk_g3_6


LogicTile_14_21

 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (44 0)  (752 336)  (752 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (46 0)  (754 336)  (754 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (45 1)  (753 337)  (753 337)  LC_0 Logic Functioning bit
 (49 1)  (757 337)  (757 337)  Carry_In_Mux bit 

 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_5 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (44 2)  (752 338)  (752 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (46 2)  (754 338)  (754 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_5 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (27 3)  (735 339)  (735 339)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (45 3)  (753 339)  (753 339)  LC_1 Logic Functioning bit
 (0 4)  (708 340)  (708 340)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 340)  (735 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (44 4)  (752 340)  (752 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (46 4)  (754 340)  (754 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (708 341)  (708 341)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (45 5)  (753 341)  (753 341)  LC_2 Logic Functioning bit
 (53 5)  (761 341)  (761 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (719 342)  (719 342)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_v_t_40
 (14 6)  (722 342)  (722 342)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g1_4
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g1_5
 (21 6)  (729 342)  (729 342)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 342)  (733 342)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g1_6
 (26 6)  (734 342)  (734 342)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (44 6)  (752 342)  (752 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (46 6)  (754 342)  (754 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (721 343)  (721 343)  routing T_14_21.sp4_v_b_0 <X> T_14_21.sp4_h_l_40
 (14 7)  (722 343)  (722 343)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g1_4
 (15 7)  (723 343)  (723 343)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g1_4
 (16 7)  (724 343)  (724 343)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (735 343)  (735 343)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (43 7)  (751 343)  (751 343)  LC_3 Logic Functioning bit
 (45 7)  (753 343)  (753 343)  LC_3 Logic Functioning bit
 (51 7)  (759 343)  (759 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (712 344)  (712 344)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_v_b_6
 (6 8)  (714 344)  (714 344)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_v_b_6
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (44 8)  (752 344)  (752 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (53 8)  (761 344)  (761 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (713 345)  (713 345)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_v_b_6
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (45 9)  (753 345)  (753 345)  LC_4 Logic Functioning bit
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (44 10)  (752 346)  (752 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (53 10)  (761 346)  (761 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (722 347)  (722 347)  routing T_14_21.sp4_r_v_b_36 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 347)  (749 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (45 11)  (753 347)  (753 347)  LC_5 Logic Functioning bit
 (11 12)  (719 348)  (719 348)  routing T_14_21.sp4_v_t_45 <X> T_14_21.sp4_v_b_11
 (14 12)  (722 348)  (722 348)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g3_0
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g3_1
 (21 12)  (729 348)  (729 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 348)  (735 348)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (44 12)  (752 348)  (752 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (47 12)  (755 348)  (755 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (720 349)  (720 349)  routing T_14_21.sp4_v_t_45 <X> T_14_21.sp4_v_b_11
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 349)  (729 349)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 349)  (738 349)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 349)  (749 349)  LC_6 Logic Functioning bit
 (43 13)  (751 349)  (751 349)  LC_6 Logic Functioning bit
 (45 13)  (753 349)  (753 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (719 350)  (719 350)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_v_t_46
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (52 14)  (760 350)  (760 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (41 15)  (749 351)  (749 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit
 (45 15)  (753 351)  (753 351)  LC_7 Logic Functioning bit
 (51 15)  (759 351)  (759 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_21

 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (40 0)  (802 336)  (802 336)  LC_0 Logic Functioning bit
 (53 0)  (815 336)  (815 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (788 337)  (788 337)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 337)  (790 337)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (34 1)  (796 337)  (796 337)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (780 339)  (780 339)  routing T_15_21.sp4_r_v_b_29 <X> T_15_21.lc_trk_g0_5
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 340)  (790 340)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 340)  (797 340)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_2
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (42 4)  (804 340)  (804 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (46 4)  (808 340)  (808 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (810 340)  (810 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (28 5)  (790 341)  (790 341)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 341)  (792 341)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_2
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (47 5)  (809 341)  (809 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (776 342)  (776 342)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g1_4
 (15 6)  (777 342)  (777 342)  routing T_15_21.sp4_v_b_21 <X> T_15_21.lc_trk_g1_5
 (16 6)  (778 342)  (778 342)  routing T_15_21.sp4_v_b_21 <X> T_15_21.lc_trk_g1_5
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (783 342)  (783 342)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 342)  (785 342)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g1_7
 (5 7)  (767 343)  (767 343)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_t_38
 (15 7)  (777 343)  (777 343)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g1_4
 (16 7)  (778 343)  (778 343)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (783 343)  (783 343)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g1_7
 (21 8)  (783 344)  (783 344)  routing T_15_21.sp4_v_t_22 <X> T_15_21.lc_trk_g2_3
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_v_t_22 <X> T_15_21.lc_trk_g2_3
 (25 8)  (787 344)  (787 344)  routing T_15_21.sp4_h_r_42 <X> T_15_21.lc_trk_g2_2
 (26 8)  (788 344)  (788 344)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (40 8)  (802 344)  (802 344)  LC_4 Logic Functioning bit
 (21 9)  (783 345)  (783 345)  routing T_15_21.sp4_v_t_22 <X> T_15_21.lc_trk_g2_3
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 345)  (785 345)  routing T_15_21.sp4_h_r_42 <X> T_15_21.lc_trk_g2_2
 (24 9)  (786 345)  (786 345)  routing T_15_21.sp4_h_r_42 <X> T_15_21.lc_trk_g2_2
 (25 9)  (787 345)  (787 345)  routing T_15_21.sp4_h_r_42 <X> T_15_21.lc_trk_g2_2
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 345)  (790 345)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 345)  (792 345)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 345)  (795 345)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.input_2_4
 (35 9)  (797 345)  (797 345)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.input_2_4
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (43 9)  (805 345)  (805 345)  LC_4 Logic Functioning bit
 (5 10)  (767 346)  (767 346)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_l_43
 (14 10)  (776 346)  (776 346)  routing T_15_21.sp4_v_t_17 <X> T_15_21.lc_trk_g2_4
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 346)  (780 346)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g2_5
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (50 10)  (812 346)  (812 346)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (778 347)  (778 347)  routing T_15_21.sp4_v_t_17 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 347)  (787 347)  routing T_15_21.sp4_r_v_b_38 <X> T_15_21.lc_trk_g2_6
 (26 11)  (788 347)  (788 347)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (50 12)  (812 348)  (812 348)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 349)  (785 349)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g3_2
 (24 13)  (786 349)  (786 349)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g3_2
 (25 13)  (787 349)  (787 349)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g3_2
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (6 14)  (768 350)  (768 350)  routing T_15_21.sp4_h_l_41 <X> T_15_21.sp4_v_t_44
 (15 14)  (777 350)  (777 350)  routing T_15_21.rgt_op_5 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 350)  (780 350)  routing T_15_21.rgt_op_5 <X> T_15_21.lc_trk_g3_5
 (21 14)  (783 350)  (783 350)  routing T_15_21.rgt_op_7 <X> T_15_21.lc_trk_g3_7
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 350)  (786 350)  routing T_15_21.rgt_op_7 <X> T_15_21.lc_trk_g3_7
 (25 14)  (787 350)  (787 350)  routing T_15_21.rgt_op_6 <X> T_15_21.lc_trk_g3_6
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 350)  (793 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 350)  (803 350)  LC_7 Logic Functioning bit
 (43 14)  (805 350)  (805 350)  LC_7 Logic Functioning bit
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 351)  (786 351)  routing T_15_21.rgt_op_6 <X> T_15_21.lc_trk_g3_6
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 351)  (789 351)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 351)  (790 351)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (802 351)  (802 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit
 (52 15)  (814 351)  (814 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_21

 (21 0)  (837 336)  (837 336)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.top_op_2 <X> T_16_21.lc_trk_g0_2
 (25 1)  (841 337)  (841 337)  routing T_16_21.top_op_2 <X> T_16_21.lc_trk_g0_2
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_5 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (830 338)  (830 338)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (841 338)  (841 338)  routing T_16_21.lft_op_6 <X> T_16_21.lc_trk_g0_6
 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_5 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (15 3)  (831 339)  (831 339)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (16 3)  (832 339)  (832 339)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (834 339)  (834 339)  routing T_16_21.sp4_r_v_b_29 <X> T_16_21.lc_trk_g0_5
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 339)  (840 339)  routing T_16_21.lft_op_6 <X> T_16_21.lc_trk_g0_6
 (14 4)  (830 340)  (830 340)  routing T_16_21.sp4_v_b_8 <X> T_16_21.lc_trk_g1_0
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.top_op_3 <X> T_16_21.lc_trk_g1_3
 (25 4)  (841 340)  (841 340)  routing T_16_21.lft_op_2 <X> T_16_21.lc_trk_g1_2
 (14 5)  (830 341)  (830 341)  routing T_16_21.sp4_v_b_8 <X> T_16_21.lc_trk_g1_0
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp4_v_b_8 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (837 341)  (837 341)  routing T_16_21.top_op_3 <X> T_16_21.lc_trk_g1_3
 (22 5)  (838 341)  (838 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 341)  (840 341)  routing T_16_21.lft_op_2 <X> T_16_21.lc_trk_g1_2
 (16 6)  (832 342)  (832 342)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g1_5
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 342)  (846 342)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (53 6)  (869 342)  (869 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (834 343)  (834 343)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g1_5
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 343)  (846 343)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 343)  (851 343)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (44 7)  (860 343)  (860 343)  LC_3 Logic Functioning bit
 (45 7)  (861 343)  (861 343)  LC_3 Logic Functioning bit
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (39 8)  (855 344)  (855 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (51 8)  (867 344)  (867 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (39 9)  (855 345)  (855 345)  LC_4 Logic Functioning bit
 (41 9)  (857 345)  (857 345)  LC_4 Logic Functioning bit
 (43 9)  (859 345)  (859 345)  LC_4 Logic Functioning bit
 (16 10)  (832 346)  (832 346)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g2_5
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 346)  (834 346)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g2_5
 (21 10)  (837 346)  (837 346)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 346)  (841 346)  routing T_16_21.sp4_v_b_30 <X> T_16_21.lc_trk_g2_6
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (52 10)  (868 346)  (868 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (824 347)  (824 347)  routing T_16_21.sp4_h_l_42 <X> T_16_21.sp4_v_t_42
 (18 11)  (834 347)  (834 347)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g2_5
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 347)  (839 347)  routing T_16_21.sp4_v_b_30 <X> T_16_21.lc_trk_g2_6
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (43 11)  (859 347)  (859 347)  LC_5 Logic Functioning bit
 (45 11)  (861 347)  (861 347)  LC_5 Logic Functioning bit
 (26 12)  (842 348)  (842 348)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 348)  (844 348)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 348)  (846 348)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 348)  (851 348)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.input_2_6
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (839 349)  (839 349)  routing T_16_21.sp12_v_t_9 <X> T_16_21.lc_trk_g3_2
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 349)  (844 349)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 349)  (847 349)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 349)  (848 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (44 13)  (860 349)  (860 349)  LC_6 Logic Functioning bit
 (45 13)  (861 349)  (861 349)  LC_6 Logic Functioning bit
 (46 13)  (862 349)  (862 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (816 350)  (816 350)  routing T_16_21.glb_netwk_4 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (844 350)  (844 350)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 350)  (851 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (42 14)  (858 350)  (858 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (8 15)  (824 351)  (824 351)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_v_t_47
 (10 15)  (826 351)  (826 351)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_v_t_47
 (14 15)  (830 351)  (830 351)  routing T_16_21.sp4_r_v_b_44 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 351)  (843 351)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 351)  (846 351)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 351)  (849 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (35 15)  (851 351)  (851 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit
 (45 15)  (861 351)  (861 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (21 0)  (895 336)  (895 336)  routing T_17_21.wire_logic_cluster/lc_3/out <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (899 336)  (899 336)  routing T_17_21.wire_logic_cluster/lc_2/out <X> T_17_21.lc_trk_g0_2
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_5 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (879 338)  (879 338)  routing T_17_21.sp4_v_t_43 <X> T_17_21.sp4_h_l_37
 (0 3)  (874 339)  (874 339)  routing T_17_21.glb_netwk_5 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (4 3)  (878 339)  (878 339)  routing T_17_21.sp4_v_t_43 <X> T_17_21.sp4_h_l_37
 (6 3)  (880 339)  (880 339)  routing T_17_21.sp4_v_t_43 <X> T_17_21.sp4_h_l_37
 (3 4)  (877 340)  (877 340)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_h_r_0
 (16 4)  (890 340)  (890 340)  routing T_17_21.sp4_v_b_9 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (892 340)  (892 340)  routing T_17_21.sp4_v_b_9 <X> T_17_21.lc_trk_g1_1
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 340)  (905 340)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 340)  (907 340)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (41 4)  (915 340)  (915 340)  LC_2 Logic Functioning bit
 (42 4)  (916 340)  (916 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (18 5)  (892 341)  (892 341)  routing T_17_21.sp4_v_b_9 <X> T_17_21.lc_trk_g1_1
 (27 5)  (901 341)  (901 341)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 341)  (909 341)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.input_2_2
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (43 5)  (917 341)  (917 341)  LC_2 Logic Functioning bit
 (45 5)  (919 341)  (919 341)  LC_2 Logic Functioning bit
 (47 5)  (921 341)  (921 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (927 341)  (927 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (900 342)  (900 342)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 342)  (902 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (42 6)  (916 342)  (916 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (45 6)  (919 342)  (919 342)  LC_3 Logic Functioning bit
 (48 6)  (922 342)  (922 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 343)  (909 343)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.input_2_3
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (42 7)  (916 343)  (916 343)  LC_3 Logic Functioning bit
 (43 7)  (917 343)  (917 343)  LC_3 Logic Functioning bit
 (45 7)  (919 343)  (919 343)  LC_3 Logic Functioning bit
 (53 7)  (927 343)  (927 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (889 344)  (889 344)  routing T_17_21.tnl_op_1 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (892 345)  (892 345)  routing T_17_21.tnl_op_1 <X> T_17_21.lc_trk_g2_1
 (14 11)  (888 347)  (888 347)  routing T_17_21.tnl_op_4 <X> T_17_21.lc_trk_g2_4
 (15 11)  (889 347)  (889 347)  routing T_17_21.tnl_op_4 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (0 14)  (874 350)  (874 350)  routing T_17_21.glb_netwk_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 350)  (888 350)  routing T_17_21.sp4_h_r_44 <X> T_17_21.lc_trk_g3_4
 (14 15)  (888 351)  (888 351)  routing T_17_21.sp4_h_r_44 <X> T_17_21.lc_trk_g3_4
 (15 15)  (889 351)  (889 351)  routing T_17_21.sp4_h_r_44 <X> T_17_21.lc_trk_g3_4
 (16 15)  (890 351)  (890 351)  routing T_17_21.sp4_h_r_44 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_18_21

 (11 8)  (939 344)  (939 344)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_b_8


LogicTile_19_21

 (19 15)  (1001 351)  (1001 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_21

 (3 7)  (1093 343)  (1093 343)  routing T_21_21.sp12_h_l_23 <X> T_21_21.sp12_v_t_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_4 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g1_4 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 349)  (1730 349)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g1_4
 (5 13)  (1731 349)  (1731 349)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g1_4
 (7 13)  (1733 349)  (1733 349)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (16 14)  (1742 350)  (1742 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (6 0)  (11 320)  (11 320)  routing T_0_20.span4_horz_1 <X> T_0_20.lc_trk_g0_1
 (7 0)  (10 320)  (10 320)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 320)  (9 320)  routing T_0_20.span4_horz_1 <X> T_0_20.lc_trk_g0_1
 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (13 4)  (4 324)  (4 324)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 324)  (1 324)  IOB_0 IO Functioning bit
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 326)  (13 326)  routing T_0_20.span4_horz_6 <X> T_0_20.lc_trk_g0_6
 (6 7)  (11 327)  (11 327)  routing T_0_20.span4_horz_6 <X> T_0_20.lc_trk_g0_6
 (7 7)  (10 327)  (10 327)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_6 lc_trk_g0_6
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_1_20

 (5 0)  (23 320)  (23 320)  routing T_1_20.sp4_v_t_37 <X> T_1_20.sp4_h_r_0
 (22 3)  (40 323)  (40 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (43 323)  (43 323)  routing T_1_20.sp4_r_v_b_30 <X> T_1_20.lc_trk_g0_6
 (16 4)  (34 324)  (34 324)  routing T_1_20.sp12_h_r_9 <X> T_1_20.lc_trk_g1_1
 (17 4)  (35 324)  (35 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (8 5)  (26 325)  (26 325)  routing T_1_20.sp4_h_r_4 <X> T_1_20.sp4_v_b_4
 (8 7)  (26 327)  (26 327)  routing T_1_20.sp4_h_r_10 <X> T_1_20.sp4_v_t_41
 (9 7)  (27 327)  (27 327)  routing T_1_20.sp4_h_r_10 <X> T_1_20.sp4_v_t_41
 (10 7)  (28 327)  (28 327)  routing T_1_20.sp4_h_r_10 <X> T_1_20.sp4_v_t_41
 (5 8)  (23 328)  (23 328)  routing T_1_20.sp4_v_t_43 <X> T_1_20.sp4_h_r_6
 (25 12)  (43 332)  (43 332)  routing T_1_20.sp12_v_t_1 <X> T_1_20.lc_trk_g3_2
 (22 13)  (40 333)  (40 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (42 333)  (42 333)  routing T_1_20.sp12_v_t_1 <X> T_1_20.lc_trk_g3_2
 (25 13)  (43 333)  (43 333)  routing T_1_20.sp12_v_t_1 <X> T_1_20.lc_trk_g3_2
 (2 14)  (20 334)  (20 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (29 14)  (47 334)  (47 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 334)  (48 334)  routing T_1_20.lc_trk_g0_6 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 334)  (50 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 334)  (52 334)  routing T_1_20.lc_trk_g1_1 <X> T_1_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 334)  (54 334)  LC_7 Logic Functioning bit
 (38 14)  (56 334)  (56 334)  LC_7 Logic Functioning bit
 (41 14)  (59 334)  (59 334)  LC_7 Logic Functioning bit
 (43 14)  (61 334)  (61 334)  LC_7 Logic Functioning bit
 (26 15)  (44 335)  (44 335)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 335)  (45 335)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 335)  (46 335)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 335)  (47 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 335)  (48 335)  routing T_1_20.lc_trk_g0_6 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (55 335)  (55 335)  LC_7 Logic Functioning bit
 (39 15)  (57 335)  (57 335)  LC_7 Logic Functioning bit
 (48 15)  (66 335)  (66 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_2_20

 (1 2)  (73 322)  (73 322)  routing T_2_20.glb_netwk_5 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (74 322)  (74 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (100 322)  (100 322)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 322)  (101 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 322)  (102 322)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 322)  (103 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 322)  (104 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 322)  (105 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 322)  (106 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 322)  (107 322)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_1
 (37 2)  (109 322)  (109 322)  LC_1 Logic Functioning bit
 (0 3)  (72 323)  (72 323)  routing T_2_20.glb_netwk_5 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (28 3)  (100 323)  (100 323)  routing T_2_20.lc_trk_g2_1 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 323)  (101 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 323)  (104 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 323)  (105 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_1
 (34 3)  (106 323)  (106 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_1
 (35 3)  (107 323)  (107 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_1
 (36 3)  (108 323)  (108 323)  LC_1 Logic Functioning bit
 (43 3)  (115 323)  (115 323)  LC_1 Logic Functioning bit
 (46 3)  (118 323)  (118 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (87 324)  (87 324)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g1_1
 (16 4)  (88 324)  (88 324)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g1_1
 (17 4)  (89 324)  (89 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (93 324)  (93 324)  routing T_2_20.sp4_v_b_11 <X> T_2_20.lc_trk_g1_3
 (22 4)  (94 324)  (94 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (95 324)  (95 324)  routing T_2_20.sp4_v_b_11 <X> T_2_20.lc_trk_g1_3
 (27 4)  (99 324)  (99 324)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 324)  (101 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 324)  (102 324)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 324)  (104 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 324)  (105 324)  routing T_2_20.lc_trk_g2_3 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 324)  (108 324)  LC_2 Logic Functioning bit
 (50 4)  (122 324)  (122 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (87 325)  (87 325)  routing T_2_20.sp4_v_t_5 <X> T_2_20.lc_trk_g1_0
 (16 5)  (88 325)  (88 325)  routing T_2_20.sp4_v_t_5 <X> T_2_20.lc_trk_g1_0
 (17 5)  (89 325)  (89 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (90 325)  (90 325)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g1_1
 (21 5)  (93 325)  (93 325)  routing T_2_20.sp4_v_b_11 <X> T_2_20.lc_trk_g1_3
 (31 5)  (103 325)  (103 325)  routing T_2_20.lc_trk_g2_3 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 325)  (108 325)  LC_2 Logic Functioning bit
 (14 6)  (86 326)  (86 326)  routing T_2_20.wire_logic_cluster/lc_4/out <X> T_2_20.lc_trk_g1_4
 (21 6)  (93 326)  (93 326)  routing T_2_20.sp4_v_b_7 <X> T_2_20.lc_trk_g1_7
 (22 6)  (94 326)  (94 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (95 326)  (95 326)  routing T_2_20.sp4_v_b_7 <X> T_2_20.lc_trk_g1_7
 (27 6)  (99 326)  (99 326)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 326)  (101 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 326)  (103 326)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 326)  (104 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 326)  (106 326)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 326)  (108 326)  LC_3 Logic Functioning bit
 (37 6)  (109 326)  (109 326)  LC_3 Logic Functioning bit
 (42 6)  (114 326)  (114 326)  LC_3 Logic Functioning bit
 (43 6)  (115 326)  (115 326)  LC_3 Logic Functioning bit
 (50 6)  (122 326)  (122 326)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (89 327)  (89 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (100 327)  (100 327)  routing T_2_20.lc_trk_g2_1 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 327)  (101 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 327)  (102 327)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 327)  (103 327)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 327)  (108 327)  LC_3 Logic Functioning bit
 (37 7)  (109 327)  (109 327)  LC_3 Logic Functioning bit
 (41 7)  (113 327)  (113 327)  LC_3 Logic Functioning bit
 (42 7)  (114 327)  (114 327)  LC_3 Logic Functioning bit
 (43 7)  (115 327)  (115 327)  LC_3 Logic Functioning bit
 (17 8)  (89 328)  (89 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (94 328)  (94 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (95 328)  (95 328)  routing T_2_20.sp12_v_b_11 <X> T_2_20.lc_trk_g2_3
 (28 8)  (100 328)  (100 328)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 328)  (101 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 328)  (102 328)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 328)  (104 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 328)  (106 328)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 328)  (108 328)  LC_4 Logic Functioning bit
 (37 8)  (109 328)  (109 328)  LC_4 Logic Functioning bit
 (38 8)  (110 328)  (110 328)  LC_4 Logic Functioning bit
 (42 8)  (114 328)  (114 328)  LC_4 Logic Functioning bit
 (43 8)  (115 328)  (115 328)  LC_4 Logic Functioning bit
 (45 8)  (117 328)  (117 328)  LC_4 Logic Functioning bit
 (46 8)  (118 328)  (118 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (119 328)  (119 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (122 328)  (122 328)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (99 329)  (99 329)  routing T_2_20.lc_trk_g1_1 <X> T_2_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 329)  (101 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 329)  (102 329)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (108 329)  (108 329)  LC_4 Logic Functioning bit
 (37 9)  (109 329)  (109 329)  LC_4 Logic Functioning bit
 (42 9)  (114 329)  (114 329)  LC_4 Logic Functioning bit
 (43 9)  (115 329)  (115 329)  LC_4 Logic Functioning bit
 (45 9)  (117 329)  (117 329)  LC_4 Logic Functioning bit
 (48 9)  (120 329)  (120 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (123 329)  (123 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (75 330)  (75 330)  routing T_2_20.sp12_v_t_22 <X> T_2_20.sp12_h_l_22
 (14 10)  (86 330)  (86 330)  routing T_2_20.sp4_h_r_36 <X> T_2_20.lc_trk_g2_4
 (17 10)  (89 330)  (89 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (90 330)  (90 330)  routing T_2_20.bnl_op_5 <X> T_2_20.lc_trk_g2_5
 (21 10)  (93 330)  (93 330)  routing T_2_20.sp4_v_t_18 <X> T_2_20.lc_trk_g2_7
 (22 10)  (94 330)  (94 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (95 330)  (95 330)  routing T_2_20.sp4_v_t_18 <X> T_2_20.lc_trk_g2_7
 (26 10)  (98 330)  (98 330)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 330)  (99 330)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 330)  (100 330)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 330)  (101 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 330)  (104 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 330)  (105 330)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 330)  (106 330)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 330)  (107 330)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.input_2_5
 (9 11)  (81 331)  (81 331)  routing T_2_20.sp4_v_b_7 <X> T_2_20.sp4_v_t_42
 (15 11)  (87 331)  (87 331)  routing T_2_20.sp4_h_r_36 <X> T_2_20.lc_trk_g2_4
 (16 11)  (88 331)  (88 331)  routing T_2_20.sp4_h_r_36 <X> T_2_20.lc_trk_g2_4
 (17 11)  (89 331)  (89 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (90 331)  (90 331)  routing T_2_20.bnl_op_5 <X> T_2_20.lc_trk_g2_5
 (27 11)  (99 331)  (99 331)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 331)  (101 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 331)  (103 331)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 331)  (104 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 331)  (105 331)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.input_2_5
 (38 11)  (110 331)  (110 331)  LC_5 Logic Functioning bit
 (4 12)  (76 332)  (76 332)  routing T_2_20.sp4_v_t_44 <X> T_2_20.sp4_v_b_9
 (16 12)  (88 332)  (88 332)  routing T_2_20.sp4_v_b_33 <X> T_2_20.lc_trk_g3_1
 (17 12)  (89 332)  (89 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (90 332)  (90 332)  routing T_2_20.sp4_v_b_33 <X> T_2_20.lc_trk_g3_1
 (22 12)  (94 332)  (94 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (90 333)  (90 333)  routing T_2_20.sp4_v_b_33 <X> T_2_20.lc_trk_g3_1
 (19 13)  (91 333)  (91 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (93 333)  (93 333)  routing T_2_20.sp4_r_v_b_43 <X> T_2_20.lc_trk_g3_3
 (0 14)  (72 334)  (72 334)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 334)  (73 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (85 334)  (85 334)  routing T_2_20.sp4_v_b_11 <X> T_2_20.sp4_v_t_46
 (15 14)  (87 334)  (87 334)  routing T_2_20.sp4_v_t_32 <X> T_2_20.lc_trk_g3_5
 (16 14)  (88 334)  (88 334)  routing T_2_20.sp4_v_t_32 <X> T_2_20.lc_trk_g3_5
 (17 14)  (89 334)  (89 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (97 334)  (97 334)  routing T_2_20.sp4_v_b_38 <X> T_2_20.lc_trk_g3_6
 (0 15)  (72 335)  (72 335)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 335)  (94 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (95 335)  (95 335)  routing T_2_20.sp4_v_b_38 <X> T_2_20.lc_trk_g3_6
 (25 15)  (97 335)  (97 335)  routing T_2_20.sp4_v_b_38 <X> T_2_20.lc_trk_g3_6


LogicTile_3_20

 (21 0)  (147 320)  (147 320)  routing T_3_20.bnr_op_3 <X> T_3_20.lc_trk_g0_3
 (22 0)  (148 320)  (148 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (151 320)  (151 320)  routing T_3_20.wire_logic_cluster/lc_2/out <X> T_3_20.lc_trk_g0_2
 (26 0)  (152 320)  (152 320)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 320)  (154 320)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 320)  (155 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 320)  (157 320)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 320)  (158 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 320)  (159 320)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 320)  (160 320)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 320)  (162 320)  LC_0 Logic Functioning bit
 (37 0)  (163 320)  (163 320)  LC_0 Logic Functioning bit
 (39 0)  (165 320)  (165 320)  LC_0 Logic Functioning bit
 (40 0)  (166 320)  (166 320)  LC_0 Logic Functioning bit
 (42 0)  (168 320)  (168 320)  LC_0 Logic Functioning bit
 (21 1)  (147 321)  (147 321)  routing T_3_20.bnr_op_3 <X> T_3_20.lc_trk_g0_3
 (22 1)  (148 321)  (148 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (154 321)  (154 321)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 321)  (155 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 321)  (156 321)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 321)  (158 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (161 321)  (161 321)  routing T_3_20.lc_trk_g0_2 <X> T_3_20.input_2_0
 (36 1)  (162 321)  (162 321)  LC_0 Logic Functioning bit
 (37 1)  (163 321)  (163 321)  LC_0 Logic Functioning bit
 (1 2)  (127 322)  (127 322)  routing T_3_20.glb_netwk_5 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (128 322)  (128 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (132 322)  (132 322)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_v_t_37
 (8 2)  (134 322)  (134 322)  routing T_3_20.sp4_v_t_36 <X> T_3_20.sp4_h_l_36
 (9 2)  (135 322)  (135 322)  routing T_3_20.sp4_v_t_36 <X> T_3_20.sp4_h_l_36
 (13 2)  (139 322)  (139 322)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_t_39
 (27 2)  (153 322)  (153 322)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 322)  (155 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 322)  (156 322)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 322)  (158 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 322)  (159 322)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 322)  (160 322)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 322)  (163 322)  LC_1 Logic Functioning bit
 (38 2)  (164 322)  (164 322)  LC_1 Logic Functioning bit
 (39 2)  (165 322)  (165 322)  LC_1 Logic Functioning bit
 (41 2)  (167 322)  (167 322)  LC_1 Logic Functioning bit
 (45 2)  (171 322)  (171 322)  LC_1 Logic Functioning bit
 (47 2)  (173 322)  (173 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (176 322)  (176 322)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (179 322)  (179 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (126 323)  (126 323)  routing T_3_20.glb_netwk_5 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (5 3)  (131 323)  (131 323)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_v_t_37
 (12 3)  (138 323)  (138 323)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_t_39
 (26 3)  (152 323)  (152 323)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 323)  (155 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 323)  (156 323)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (38 3)  (164 323)  (164 323)  LC_1 Logic Functioning bit
 (40 3)  (166 323)  (166 323)  LC_1 Logic Functioning bit
 (41 3)  (167 323)  (167 323)  LC_1 Logic Functioning bit
 (42 3)  (168 323)  (168 323)  LC_1 Logic Functioning bit
 (45 3)  (171 323)  (171 323)  LC_1 Logic Functioning bit
 (48 3)  (174 323)  (174 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (179 323)  (179 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (127 324)  (127 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (138 324)  (138 324)  routing T_3_20.sp4_v_t_40 <X> T_3_20.sp4_h_r_5
 (14 4)  (140 324)  (140 324)  routing T_3_20.sp4_h_l_5 <X> T_3_20.lc_trk_g1_0
 (22 4)  (148 324)  (148 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (31 4)  (157 324)  (157 324)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 324)  (158 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 324)  (159 324)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 324)  (163 324)  LC_2 Logic Functioning bit
 (39 4)  (165 324)  (165 324)  LC_2 Logic Functioning bit
 (40 4)  (166 324)  (166 324)  LC_2 Logic Functioning bit
 (41 4)  (167 324)  (167 324)  LC_2 Logic Functioning bit
 (42 4)  (168 324)  (168 324)  LC_2 Logic Functioning bit
 (43 4)  (169 324)  (169 324)  LC_2 Logic Functioning bit
 (0 5)  (126 325)  (126 325)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_7/cen
 (1 5)  (127 325)  (127 325)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_7/cen
 (14 5)  (140 325)  (140 325)  routing T_3_20.sp4_h_l_5 <X> T_3_20.lc_trk_g1_0
 (15 5)  (141 325)  (141 325)  routing T_3_20.sp4_h_l_5 <X> T_3_20.lc_trk_g1_0
 (16 5)  (142 325)  (142 325)  routing T_3_20.sp4_h_l_5 <X> T_3_20.lc_trk_g1_0
 (17 5)  (143 325)  (143 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (152 325)  (152 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 325)  (153 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 325)  (154 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 325)  (155 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 325)  (157 325)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 325)  (162 325)  LC_2 Logic Functioning bit
 (38 5)  (164 325)  (164 325)  LC_2 Logic Functioning bit
 (40 5)  (166 325)  (166 325)  LC_2 Logic Functioning bit
 (41 5)  (167 325)  (167 325)  LC_2 Logic Functioning bit
 (42 5)  (168 325)  (168 325)  LC_2 Logic Functioning bit
 (43 5)  (169 325)  (169 325)  LC_2 Logic Functioning bit
 (22 6)  (148 326)  (148 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (150 326)  (150 326)  routing T_3_20.bot_op_7 <X> T_3_20.lc_trk_g1_7
 (26 6)  (152 326)  (152 326)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 326)  (154 326)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 326)  (155 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 326)  (156 326)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 326)  (157 326)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 326)  (158 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 326)  (159 326)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 326)  (162 326)  LC_3 Logic Functioning bit
 (50 6)  (176 326)  (176 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (152 327)  (152 327)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 327)  (153 327)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 327)  (154 327)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 327)  (155 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 327)  (156 327)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (48 7)  (174 327)  (174 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (138 328)  (138 328)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_h_r_8
 (21 8)  (147 328)  (147 328)  routing T_3_20.sp4_v_t_14 <X> T_3_20.lc_trk_g2_3
 (22 8)  (148 328)  (148 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (149 328)  (149 328)  routing T_3_20.sp4_v_t_14 <X> T_3_20.lc_trk_g2_3
 (11 9)  (137 329)  (137 329)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_h_r_8
 (13 9)  (139 329)  (139 329)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_h_r_8
 (14 9)  (140 329)  (140 329)  routing T_3_20.sp4_h_r_24 <X> T_3_20.lc_trk_g2_0
 (15 9)  (141 329)  (141 329)  routing T_3_20.sp4_h_r_24 <X> T_3_20.lc_trk_g2_0
 (16 9)  (142 329)  (142 329)  routing T_3_20.sp4_h_r_24 <X> T_3_20.lc_trk_g2_0
 (17 9)  (143 329)  (143 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (4 10)  (130 330)  (130 330)  routing T_3_20.sp4_h_r_6 <X> T_3_20.sp4_v_t_43
 (21 10)  (147 330)  (147 330)  routing T_3_20.sp4_h_l_34 <X> T_3_20.lc_trk_g2_7
 (22 10)  (148 330)  (148 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (149 330)  (149 330)  routing T_3_20.sp4_h_l_34 <X> T_3_20.lc_trk_g2_7
 (24 10)  (150 330)  (150 330)  routing T_3_20.sp4_h_l_34 <X> T_3_20.lc_trk_g2_7
 (25 10)  (151 330)  (151 330)  routing T_3_20.wire_logic_cluster/lc_6/out <X> T_3_20.lc_trk_g2_6
 (5 11)  (131 331)  (131 331)  routing T_3_20.sp4_h_r_6 <X> T_3_20.sp4_v_t_43
 (16 11)  (142 331)  (142 331)  routing T_3_20.sp12_v_b_12 <X> T_3_20.lc_trk_g2_4
 (17 11)  (143 331)  (143 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (147 331)  (147 331)  routing T_3_20.sp4_h_l_34 <X> T_3_20.lc_trk_g2_7
 (22 11)  (148 331)  (148 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (8 12)  (134 332)  (134 332)  routing T_3_20.sp4_v_b_4 <X> T_3_20.sp4_h_r_10
 (9 12)  (135 332)  (135 332)  routing T_3_20.sp4_v_b_4 <X> T_3_20.sp4_h_r_10
 (10 12)  (136 332)  (136 332)  routing T_3_20.sp4_v_b_4 <X> T_3_20.sp4_h_r_10
 (17 12)  (143 332)  (143 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 332)  (144 332)  routing T_3_20.wire_logic_cluster/lc_1/out <X> T_3_20.lc_trk_g3_1
 (22 12)  (148 332)  (148 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (153 332)  (153 332)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 332)  (154 332)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 332)  (155 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 332)  (158 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 332)  (159 332)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 332)  (160 332)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (166 332)  (166 332)  LC_6 Logic Functioning bit
 (42 12)  (168 332)  (168 332)  LC_6 Logic Functioning bit
 (48 12)  (174 332)  (174 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (16 13)  (142 333)  (142 333)  routing T_3_20.sp12_v_b_8 <X> T_3_20.lc_trk_g3_0
 (17 13)  (143 333)  (143 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (19 13)  (145 333)  (145 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (147 333)  (147 333)  routing T_3_20.sp4_r_v_b_43 <X> T_3_20.lc_trk_g3_3
 (22 13)  (148 333)  (148 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (149 333)  (149 333)  routing T_3_20.sp4_h_l_15 <X> T_3_20.lc_trk_g3_2
 (24 13)  (150 333)  (150 333)  routing T_3_20.sp4_h_l_15 <X> T_3_20.lc_trk_g3_2
 (25 13)  (151 333)  (151 333)  routing T_3_20.sp4_h_l_15 <X> T_3_20.lc_trk_g3_2
 (31 13)  (157 333)  (157 333)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (166 333)  (166 333)  LC_6 Logic Functioning bit
 (42 13)  (168 333)  (168 333)  LC_6 Logic Functioning bit
 (53 13)  (179 333)  (179 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (126 334)  (126 334)  routing T_3_20.glb_netwk_6 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 334)  (127 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (132 334)  (132 334)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_v_t_44
 (13 14)  (139 334)  (139 334)  routing T_3_20.sp4_v_b_11 <X> T_3_20.sp4_v_t_46
 (14 14)  (140 334)  (140 334)  routing T_3_20.sp4_v_b_36 <X> T_3_20.lc_trk_g3_4
 (22 14)  (148 334)  (148 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 334)  (149 334)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g3_7
 (24 14)  (150 334)  (150 334)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g3_7
 (27 14)  (153 334)  (153 334)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 334)  (154 334)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 334)  (155 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 334)  (156 334)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 334)  (158 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 334)  (159 334)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 334)  (162 334)  LC_7 Logic Functioning bit
 (50 14)  (176 334)  (176 334)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (126 335)  (126 335)  routing T_3_20.glb_netwk_6 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (5 15)  (131 335)  (131 335)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_v_t_44
 (14 15)  (140 335)  (140 335)  routing T_3_20.sp4_v_b_36 <X> T_3_20.lc_trk_g3_4
 (16 15)  (142 335)  (142 335)  routing T_3_20.sp4_v_b_36 <X> T_3_20.lc_trk_g3_4
 (17 15)  (143 335)  (143 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (147 335)  (147 335)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g3_7
 (22 15)  (148 335)  (148 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (150 335)  (150 335)  routing T_3_20.tnl_op_6 <X> T_3_20.lc_trk_g3_6
 (25 15)  (151 335)  (151 335)  routing T_3_20.tnl_op_6 <X> T_3_20.lc_trk_g3_6
 (27 15)  (153 335)  (153 335)  routing T_3_20.lc_trk_g1_0 <X> T_3_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 335)  (155 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 335)  (156 335)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (53 15)  (179 335)  (179 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_20

 (4 0)  (184 320)  (184 320)  routing T_4_20.sp4_h_l_37 <X> T_4_20.sp4_v_b_0
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 320)  (216 320)  LC_0 Logic Functioning bit
 (39 0)  (219 320)  (219 320)  LC_0 Logic Functioning bit
 (41 0)  (221 320)  (221 320)  LC_0 Logic Functioning bit
 (42 0)  (222 320)  (222 320)  LC_0 Logic Functioning bit
 (44 0)  (224 320)  (224 320)  LC_0 Logic Functioning bit
 (5 1)  (185 321)  (185 321)  routing T_4_20.sp4_h_l_37 <X> T_4_20.sp4_v_b_0
 (22 1)  (202 321)  (202 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (32 1)  (212 321)  (212 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (213 321)  (213 321)  routing T_4_20.lc_trk_g2_0 <X> T_4_20.input_2_0
 (37 1)  (217 321)  (217 321)  LC_0 Logic Functioning bit
 (38 1)  (218 321)  (218 321)  LC_0 Logic Functioning bit
 (40 1)  (220 321)  (220 321)  LC_0 Logic Functioning bit
 (43 1)  (223 321)  (223 321)  LC_0 Logic Functioning bit
 (49 1)  (229 321)  (229 321)  Carry_In_Mux bit 

 (4 2)  (184 322)  (184 322)  routing T_4_20.sp4_h_r_6 <X> T_4_20.sp4_v_t_37
 (6 2)  (186 322)  (186 322)  routing T_4_20.sp4_h_r_6 <X> T_4_20.sp4_v_t_37
 (8 2)  (188 322)  (188 322)  routing T_4_20.sp4_v_t_42 <X> T_4_20.sp4_h_l_36
 (9 2)  (189 322)  (189 322)  routing T_4_20.sp4_v_t_42 <X> T_4_20.sp4_h_l_36
 (10 2)  (190 322)  (190 322)  routing T_4_20.sp4_v_t_42 <X> T_4_20.sp4_h_l_36
 (11 2)  (191 322)  (191 322)  routing T_4_20.sp4_v_b_11 <X> T_4_20.sp4_v_t_39
 (14 2)  (194 322)  (194 322)  routing T_4_20.sp4_h_l_1 <X> T_4_20.lc_trk_g0_4
 (27 2)  (207 322)  (207 322)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 322)  (209 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 322)  (210 322)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 322)  (212 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 322)  (216 322)  LC_1 Logic Functioning bit
 (37 2)  (217 322)  (217 322)  LC_1 Logic Functioning bit
 (38 2)  (218 322)  (218 322)  LC_1 Logic Functioning bit
 (39 2)  (219 322)  (219 322)  LC_1 Logic Functioning bit
 (44 2)  (224 322)  (224 322)  LC_1 Logic Functioning bit
 (5 3)  (185 323)  (185 323)  routing T_4_20.sp4_h_r_6 <X> T_4_20.sp4_v_t_37
 (8 3)  (188 323)  (188 323)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_v_t_36
 (9 3)  (189 323)  (189 323)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_v_t_36
 (12 3)  (192 323)  (192 323)  routing T_4_20.sp4_v_b_11 <X> T_4_20.sp4_v_t_39
 (15 3)  (195 323)  (195 323)  routing T_4_20.sp4_h_l_1 <X> T_4_20.lc_trk_g0_4
 (16 3)  (196 323)  (196 323)  routing T_4_20.sp4_h_l_1 <X> T_4_20.lc_trk_g0_4
 (17 3)  (197 323)  (197 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (40 3)  (220 323)  (220 323)  LC_1 Logic Functioning bit
 (41 3)  (221 323)  (221 323)  LC_1 Logic Functioning bit
 (42 3)  (222 323)  (222 323)  LC_1 Logic Functioning bit
 (43 3)  (223 323)  (223 323)  LC_1 Logic Functioning bit
 (5 4)  (185 324)  (185 324)  routing T_4_20.sp4_v_t_38 <X> T_4_20.sp4_h_r_3
 (12 4)  (192 324)  (192 324)  routing T_4_20.sp4_v_t_40 <X> T_4_20.sp4_h_r_5
 (27 4)  (207 324)  (207 324)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 324)  (208 324)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 324)  (209 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 324)  (212 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 324)  (216 324)  LC_2 Logic Functioning bit
 (37 4)  (217 324)  (217 324)  LC_2 Logic Functioning bit
 (38 4)  (218 324)  (218 324)  LC_2 Logic Functioning bit
 (39 4)  (219 324)  (219 324)  LC_2 Logic Functioning bit
 (44 4)  (224 324)  (224 324)  LC_2 Logic Functioning bit
 (51 4)  (231 324)  (231 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (40 5)  (220 325)  (220 325)  LC_2 Logic Functioning bit
 (41 5)  (221 325)  (221 325)  LC_2 Logic Functioning bit
 (42 5)  (222 325)  (222 325)  LC_2 Logic Functioning bit
 (43 5)  (223 325)  (223 325)  LC_2 Logic Functioning bit
 (15 6)  (195 326)  (195 326)  routing T_4_20.top_op_5 <X> T_4_20.lc_trk_g1_5
 (17 6)  (197 326)  (197 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (208 326)  (208 326)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 326)  (209 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 326)  (210 326)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 326)  (212 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 326)  (216 326)  LC_3 Logic Functioning bit
 (37 6)  (217 326)  (217 326)  LC_3 Logic Functioning bit
 (38 6)  (218 326)  (218 326)  LC_3 Logic Functioning bit
 (39 6)  (219 326)  (219 326)  LC_3 Logic Functioning bit
 (44 6)  (224 326)  (224 326)  LC_3 Logic Functioning bit
 (51 6)  (231 326)  (231 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (194 327)  (194 327)  routing T_4_20.sp4_r_v_b_28 <X> T_4_20.lc_trk_g1_4
 (17 7)  (197 327)  (197 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (198 327)  (198 327)  routing T_4_20.top_op_5 <X> T_4_20.lc_trk_g1_5
 (40 7)  (220 327)  (220 327)  LC_3 Logic Functioning bit
 (41 7)  (221 327)  (221 327)  LC_3 Logic Functioning bit
 (42 7)  (222 327)  (222 327)  LC_3 Logic Functioning bit
 (43 7)  (223 327)  (223 327)  LC_3 Logic Functioning bit
 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (192 328)  (192 328)  routing T_4_20.sp4_v_t_45 <X> T_4_20.sp4_h_r_8
 (27 8)  (207 328)  (207 328)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 328)  (208 328)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 328)  (209 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 328)  (212 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 328)  (216 328)  LC_4 Logic Functioning bit
 (37 8)  (217 328)  (217 328)  LC_4 Logic Functioning bit
 (38 8)  (218 328)  (218 328)  LC_4 Logic Functioning bit
 (39 8)  (219 328)  (219 328)  LC_4 Logic Functioning bit
 (44 8)  (224 328)  (224 328)  LC_4 Logic Functioning bit
 (48 8)  (228 328)  (228 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (194 329)  (194 329)  routing T_4_20.tnl_op_0 <X> T_4_20.lc_trk_g2_0
 (15 9)  (195 329)  (195 329)  routing T_4_20.tnl_op_0 <X> T_4_20.lc_trk_g2_0
 (17 9)  (197 329)  (197 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (30 9)  (210 329)  (210 329)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (220 329)  (220 329)  LC_4 Logic Functioning bit
 (41 9)  (221 329)  (221 329)  LC_4 Logic Functioning bit
 (42 9)  (222 329)  (222 329)  LC_4 Logic Functioning bit
 (43 9)  (223 329)  (223 329)  LC_4 Logic Functioning bit
 (6 10)  (186 330)  (186 330)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_v_t_43
 (29 10)  (209 330)  (209 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 330)  (212 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 330)  (216 330)  LC_5 Logic Functioning bit
 (37 10)  (217 330)  (217 330)  LC_5 Logic Functioning bit
 (38 10)  (218 330)  (218 330)  LC_5 Logic Functioning bit
 (39 10)  (219 330)  (219 330)  LC_5 Logic Functioning bit
 (44 10)  (224 330)  (224 330)  LC_5 Logic Functioning bit
 (4 11)  (184 331)  (184 331)  routing T_4_20.sp4_h_r_10 <X> T_4_20.sp4_h_l_43
 (5 11)  (185 331)  (185 331)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_v_t_43
 (6 11)  (186 331)  (186 331)  routing T_4_20.sp4_h_r_10 <X> T_4_20.sp4_h_l_43
 (14 11)  (194 331)  (194 331)  routing T_4_20.sp4_h_l_17 <X> T_4_20.lc_trk_g2_4
 (15 11)  (195 331)  (195 331)  routing T_4_20.sp4_h_l_17 <X> T_4_20.lc_trk_g2_4
 (16 11)  (196 331)  (196 331)  routing T_4_20.sp4_h_l_17 <X> T_4_20.lc_trk_g2_4
 (17 11)  (197 331)  (197 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (30 11)  (210 331)  (210 331)  routing T_4_20.lc_trk_g0_2 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (40 11)  (220 331)  (220 331)  LC_5 Logic Functioning bit
 (41 11)  (221 331)  (221 331)  LC_5 Logic Functioning bit
 (42 11)  (222 331)  (222 331)  LC_5 Logic Functioning bit
 (43 11)  (223 331)  (223 331)  LC_5 Logic Functioning bit
 (51 11)  (231 331)  (231 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (185 332)  (185 332)  routing T_4_20.sp4_v_t_44 <X> T_4_20.sp4_h_r_9
 (14 12)  (194 332)  (194 332)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g3_0
 (25 12)  (205 332)  (205 332)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g3_2
 (27 12)  (207 332)  (207 332)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 332)  (209 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 332)  (210 332)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 332)  (212 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 332)  (216 332)  LC_6 Logic Functioning bit
 (37 12)  (217 332)  (217 332)  LC_6 Logic Functioning bit
 (38 12)  (218 332)  (218 332)  LC_6 Logic Functioning bit
 (39 12)  (219 332)  (219 332)  LC_6 Logic Functioning bit
 (44 12)  (224 332)  (224 332)  LC_6 Logic Functioning bit
 (15 13)  (195 333)  (195 333)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g3_0
 (16 13)  (196 333)  (196 333)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g3_0
 (17 13)  (197 333)  (197 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (202 333)  (202 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (203 333)  (203 333)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g3_2
 (24 13)  (204 333)  (204 333)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g3_2
 (40 13)  (220 333)  (220 333)  LC_6 Logic Functioning bit
 (41 13)  (221 333)  (221 333)  LC_6 Logic Functioning bit
 (42 13)  (222 333)  (222 333)  LC_6 Logic Functioning bit
 (43 13)  (223 333)  (223 333)  LC_6 Logic Functioning bit
 (51 13)  (231 333)  (231 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (29 14)  (209 334)  (209 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 334)  (210 334)  routing T_4_20.lc_trk_g0_4 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 334)  (212 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (217 334)  (217 334)  LC_7 Logic Functioning bit
 (39 14)  (219 334)  (219 334)  LC_7 Logic Functioning bit
 (41 14)  (221 334)  (221 334)  LC_7 Logic Functioning bit
 (43 14)  (223 334)  (223 334)  LC_7 Logic Functioning bit
 (37 15)  (217 335)  (217 335)  LC_7 Logic Functioning bit
 (39 15)  (219 335)  (219 335)  LC_7 Logic Functioning bit
 (41 15)  (221 335)  (221 335)  LC_7 Logic Functioning bit
 (43 15)  (223 335)  (223 335)  LC_7 Logic Functioning bit
 (51 15)  (231 335)  (231 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_20

 (5 0)  (239 320)  (239 320)  routing T_5_20.sp4_v_t_37 <X> T_5_20.sp4_h_r_0
 (21 0)  (255 320)  (255 320)  routing T_5_20.wire_logic_cluster/lc_3/out <X> T_5_20.lc_trk_g0_3
 (22 0)  (256 320)  (256 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (260 320)  (260 320)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 320)  (262 320)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 320)  (263 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 320)  (265 320)  routing T_5_20.lc_trk_g2_5 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 320)  (267 320)  routing T_5_20.lc_trk_g2_5 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 320)  (269 320)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.input_2_0
 (36 0)  (270 320)  (270 320)  LC_0 Logic Functioning bit
 (37 0)  (271 320)  (271 320)  LC_0 Logic Functioning bit
 (38 0)  (272 320)  (272 320)  LC_0 Logic Functioning bit
 (39 0)  (273 320)  (273 320)  LC_0 Logic Functioning bit
 (41 0)  (275 320)  (275 320)  LC_0 Logic Functioning bit
 (43 0)  (277 320)  (277 320)  LC_0 Logic Functioning bit
 (45 0)  (279 320)  (279 320)  LC_0 Logic Functioning bit
 (3 1)  (237 321)  (237 321)  routing T_5_20.sp12_h_l_23 <X> T_5_20.sp12_v_b_0
 (8 1)  (242 321)  (242 321)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_1
 (9 1)  (243 321)  (243 321)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_1
 (22 1)  (256 321)  (256 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 321)  (257 321)  routing T_5_20.sp4_v_b_18 <X> T_5_20.lc_trk_g0_2
 (24 1)  (258 321)  (258 321)  routing T_5_20.sp4_v_b_18 <X> T_5_20.lc_trk_g0_2
 (26 1)  (260 321)  (260 321)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 321)  (262 321)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 321)  (266 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (267 321)  (267 321)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.input_2_0
 (34 1)  (268 321)  (268 321)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.input_2_0
 (36 1)  (270 321)  (270 321)  LC_0 Logic Functioning bit
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (38 1)  (272 321)  (272 321)  LC_0 Logic Functioning bit
 (39 1)  (273 321)  (273 321)  LC_0 Logic Functioning bit
 (41 1)  (275 321)  (275 321)  LC_0 Logic Functioning bit
 (42 1)  (276 321)  (276 321)  LC_0 Logic Functioning bit
 (43 1)  (277 321)  (277 321)  LC_0 Logic Functioning bit
 (45 1)  (279 321)  (279 321)  LC_0 Logic Functioning bit
 (1 2)  (235 322)  (235 322)  routing T_5_20.glb_netwk_5 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (246 322)  (246 322)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_h_l_39
 (14 2)  (248 322)  (248 322)  routing T_5_20.wire_logic_cluster/lc_4/out <X> T_5_20.lc_trk_g0_4
 (16 2)  (250 322)  (250 322)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g0_5
 (17 2)  (251 322)  (251 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (252 322)  (252 322)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g0_5
 (25 2)  (259 322)  (259 322)  routing T_5_20.sp4_h_l_11 <X> T_5_20.lc_trk_g0_6
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 322)  (264 322)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 322)  (268 322)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 322)  (269 322)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.input_2_1
 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_5 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (11 3)  (245 323)  (245 323)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_h_l_39
 (13 3)  (247 323)  (247 323)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_h_l_39
 (17 3)  (251 323)  (251 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (252 323)  (252 323)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g0_5
 (22 3)  (256 323)  (256 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (257 323)  (257 323)  routing T_5_20.sp4_h_l_11 <X> T_5_20.lc_trk_g0_6
 (24 3)  (258 323)  (258 323)  routing T_5_20.sp4_h_l_11 <X> T_5_20.lc_trk_g0_6
 (25 3)  (259 323)  (259 323)  routing T_5_20.sp4_h_l_11 <X> T_5_20.lc_trk_g0_6
 (27 3)  (261 323)  (261 323)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 323)  (262 323)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 323)  (264 323)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 323)  (265 323)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 323)  (266 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (267 323)  (267 323)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.input_2_1
 (34 3)  (268 323)  (268 323)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.input_2_1
 (43 3)  (277 323)  (277 323)  LC_1 Logic Functioning bit
 (21 4)  (255 324)  (255 324)  routing T_5_20.sp4_v_b_11 <X> T_5_20.lc_trk_g1_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (257 324)  (257 324)  routing T_5_20.sp4_v_b_11 <X> T_5_20.lc_trk_g1_3
 (27 4)  (261 324)  (261 324)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 324)  (262 324)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 324)  (263 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 324)  (264 324)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 324)  (266 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 324)  (267 324)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 324)  (268 324)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 324)  (270 324)  LC_2 Logic Functioning bit
 (37 4)  (271 324)  (271 324)  LC_2 Logic Functioning bit
 (38 4)  (272 324)  (272 324)  LC_2 Logic Functioning bit
 (39 4)  (273 324)  (273 324)  LC_2 Logic Functioning bit
 (41 4)  (275 324)  (275 324)  LC_2 Logic Functioning bit
 (43 4)  (277 324)  (277 324)  LC_2 Logic Functioning bit
 (9 5)  (243 325)  (243 325)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_v_b_4
 (10 5)  (244 325)  (244 325)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_v_b_4
 (21 5)  (255 325)  (255 325)  routing T_5_20.sp4_v_b_11 <X> T_5_20.lc_trk_g1_3
 (36 5)  (270 325)  (270 325)  LC_2 Logic Functioning bit
 (37 5)  (271 325)  (271 325)  LC_2 Logic Functioning bit
 (38 5)  (272 325)  (272 325)  LC_2 Logic Functioning bit
 (39 5)  (273 325)  (273 325)  LC_2 Logic Functioning bit
 (41 5)  (275 325)  (275 325)  LC_2 Logic Functioning bit
 (43 5)  (277 325)  (277 325)  LC_2 Logic Functioning bit
 (51 5)  (285 325)  (285 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (242 326)  (242 326)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_h_l_41
 (22 6)  (256 326)  (256 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 326)  (258 326)  routing T_5_20.bot_op_7 <X> T_5_20.lc_trk_g1_7
 (27 6)  (261 326)  (261 326)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 326)  (262 326)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 326)  (263 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 326)  (264 326)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 326)  (265 326)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 326)  (267 326)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 326)  (271 326)  LC_3 Logic Functioning bit
 (38 6)  (272 326)  (272 326)  LC_3 Logic Functioning bit
 (39 6)  (273 326)  (273 326)  LC_3 Logic Functioning bit
 (41 6)  (275 326)  (275 326)  LC_3 Logic Functioning bit
 (45 6)  (279 326)  (279 326)  LC_3 Logic Functioning bit
 (46 6)  (280 326)  (280 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (284 326)  (284 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (260 327)  (260 327)  routing T_5_20.lc_trk_g0_3 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 327)  (263 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 327)  (265 327)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 327)  (271 327)  LC_3 Logic Functioning bit
 (39 7)  (273 327)  (273 327)  LC_3 Logic Functioning bit
 (40 7)  (274 327)  (274 327)  LC_3 Logic Functioning bit
 (45 7)  (279 327)  (279 327)  LC_3 Logic Functioning bit
 (51 7)  (285 327)  (285 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (238 328)  (238 328)  routing T_5_20.sp4_h_l_43 <X> T_5_20.sp4_v_b_6
 (17 8)  (251 328)  (251 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 328)  (252 328)  routing T_5_20.wire_logic_cluster/lc_1/out <X> T_5_20.lc_trk_g2_1
 (27 8)  (261 328)  (261 328)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 328)  (262 328)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 328)  (268 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 328)  (269 328)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.input_2_4
 (45 8)  (279 328)  (279 328)  LC_4 Logic Functioning bit
 (5 9)  (239 329)  (239 329)  routing T_5_20.sp4_h_l_43 <X> T_5_20.sp4_v_b_6
 (6 9)  (240 329)  (240 329)  routing T_5_20.sp4_h_l_43 <X> T_5_20.sp4_h_r_6
 (26 9)  (260 329)  (260 329)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 329)  (261 329)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 329)  (262 329)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (269 329)  (269 329)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.input_2_4
 (37 9)  (271 329)  (271 329)  LC_4 Logic Functioning bit
 (45 9)  (279 329)  (279 329)  LC_4 Logic Functioning bit
 (9 10)  (243 330)  (243 330)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_h_l_42
 (15 10)  (249 330)  (249 330)  routing T_5_20.sp4_h_l_16 <X> T_5_20.lc_trk_g2_5
 (16 10)  (250 330)  (250 330)  routing T_5_20.sp4_h_l_16 <X> T_5_20.lc_trk_g2_5
 (17 10)  (251 330)  (251 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (259 330)  (259 330)  routing T_5_20.wire_logic_cluster/lc_6/out <X> T_5_20.lc_trk_g2_6
 (27 10)  (261 330)  (261 330)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 330)  (263 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 330)  (264 330)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 330)  (265 330)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (274 330)  (274 330)  LC_5 Logic Functioning bit
 (42 10)  (276 330)  (276 330)  LC_5 Logic Functioning bit
 (46 10)  (280 330)  (280 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (252 331)  (252 331)  routing T_5_20.sp4_h_l_16 <X> T_5_20.lc_trk_g2_5
 (22 11)  (256 331)  (256 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (264 331)  (264 331)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (40 11)  (274 331)  (274 331)  LC_5 Logic Functioning bit
 (42 11)  (276 331)  (276 331)  LC_5 Logic Functioning bit
 (48 11)  (282 331)  (282 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (255 332)  (255 332)  routing T_5_20.sp4_v_t_14 <X> T_5_20.lc_trk_g3_3
 (22 12)  (256 332)  (256 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (257 332)  (257 332)  routing T_5_20.sp4_v_t_14 <X> T_5_20.lc_trk_g3_3
 (27 12)  (261 332)  (261 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 332)  (262 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 332)  (264 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 332)  (265 332)  routing T_5_20.lc_trk_g0_5 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 332)  (270 332)  LC_6 Logic Functioning bit
 (42 12)  (276 332)  (276 332)  LC_6 Logic Functioning bit
 (43 12)  (277 332)  (277 332)  LC_6 Logic Functioning bit
 (16 13)  (250 333)  (250 333)  routing T_5_20.sp12_v_b_8 <X> T_5_20.lc_trk_g3_0
 (17 13)  (251 333)  (251 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (260 333)  (260 333)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 333)  (261 333)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 333)  (264 333)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 333)  (266 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (269 333)  (269 333)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.input_2_6
 (37 13)  (271 333)  (271 333)  LC_6 Logic Functioning bit
 (42 13)  (276 333)  (276 333)  LC_6 Logic Functioning bit
 (0 14)  (234 334)  (234 334)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 334)  (235 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (10 14)  (244 334)  (244 334)  routing T_5_20.sp4_v_b_5 <X> T_5_20.sp4_h_l_47
 (11 14)  (245 334)  (245 334)  routing T_5_20.sp4_h_r_5 <X> T_5_20.sp4_v_t_46
 (13 14)  (247 334)  (247 334)  routing T_5_20.sp4_h_r_5 <X> T_5_20.sp4_v_t_46
 (14 14)  (248 334)  (248 334)  routing T_5_20.sp4_h_r_44 <X> T_5_20.lc_trk_g3_4
 (15 14)  (249 334)  (249 334)  routing T_5_20.sp4_v_t_32 <X> T_5_20.lc_trk_g3_5
 (16 14)  (250 334)  (250 334)  routing T_5_20.sp4_v_t_32 <X> T_5_20.lc_trk_g3_5
 (17 14)  (251 334)  (251 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (234 335)  (234 335)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (246 335)  (246 335)  routing T_5_20.sp4_h_r_5 <X> T_5_20.sp4_v_t_46
 (14 15)  (248 335)  (248 335)  routing T_5_20.sp4_h_r_44 <X> T_5_20.lc_trk_g3_4
 (15 15)  (249 335)  (249 335)  routing T_5_20.sp4_h_r_44 <X> T_5_20.lc_trk_g3_4
 (16 15)  (250 335)  (250 335)  routing T_5_20.sp4_h_r_44 <X> T_5_20.lc_trk_g3_4
 (17 15)  (251 335)  (251 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (256 335)  (256 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (257 335)  (257 335)  routing T_5_20.sp4_h_r_30 <X> T_5_20.lc_trk_g3_6
 (24 15)  (258 335)  (258 335)  routing T_5_20.sp4_h_r_30 <X> T_5_20.lc_trk_g3_6
 (25 15)  (259 335)  (259 335)  routing T_5_20.sp4_h_r_30 <X> T_5_20.lc_trk_g3_6


LogicTile_6_20

 (5 0)  (293 320)  (293 320)  routing T_6_20.sp4_v_b_0 <X> T_6_20.sp4_h_r_0
 (14 0)  (302 320)  (302 320)  routing T_6_20.lft_op_0 <X> T_6_20.lc_trk_g0_0
 (17 0)  (305 320)  (305 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (309 320)  (309 320)  routing T_6_20.bnr_op_3 <X> T_6_20.lc_trk_g0_3
 (22 0)  (310 320)  (310 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (314 320)  (314 320)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 320)  (318 320)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 320)  (319 320)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (323 320)  (323 320)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.input_2_0
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (46 0)  (334 320)  (334 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (294 321)  (294 321)  routing T_6_20.sp4_v_b_0 <X> T_6_20.sp4_h_r_0
 (11 1)  (299 321)  (299 321)  routing T_6_20.sp4_h_l_39 <X> T_6_20.sp4_h_r_2
 (15 1)  (303 321)  (303 321)  routing T_6_20.lft_op_0 <X> T_6_20.lc_trk_g0_0
 (17 1)  (305 321)  (305 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (306 321)  (306 321)  routing T_6_20.sp4_r_v_b_34 <X> T_6_20.lc_trk_g0_1
 (21 1)  (309 321)  (309 321)  routing T_6_20.bnr_op_3 <X> T_6_20.lc_trk_g0_3
 (26 1)  (314 321)  (314 321)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 321)  (315 321)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 321)  (316 321)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 321)  (318 321)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 321)  (319 321)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 321)  (320 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (321 321)  (321 321)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.input_2_0
 (34 1)  (322 321)  (322 321)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.input_2_0
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_5 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (303 322)  (303 322)  routing T_6_20.lft_op_5 <X> T_6_20.lc_trk_g0_5
 (17 2)  (305 322)  (305 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 322)  (306 322)  routing T_6_20.lft_op_5 <X> T_6_20.lc_trk_g0_5
 (22 2)  (310 322)  (310 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (312 322)  (312 322)  routing T_6_20.top_op_7 <X> T_6_20.lc_trk_g0_7
 (27 2)  (315 322)  (315 322)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 322)  (322 322)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (41 2)  (329 322)  (329 322)  LC_1 Logic Functioning bit
 (43 2)  (331 322)  (331 322)  LC_1 Logic Functioning bit
 (0 3)  (288 323)  (288 323)  routing T_6_20.glb_netwk_5 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (21 3)  (309 323)  (309 323)  routing T_6_20.top_op_7 <X> T_6_20.lc_trk_g0_7
 (26 3)  (314 323)  (314 323)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 323)  (319 323)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (325 323)  (325 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (41 3)  (329 323)  (329 323)  LC_1 Logic Functioning bit
 (43 3)  (331 323)  (331 323)  LC_1 Logic Functioning bit
 (51 3)  (339 323)  (339 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (302 324)  (302 324)  routing T_6_20.wire_logic_cluster/lc_0/out <X> T_6_20.lc_trk_g1_0
 (16 4)  (304 324)  (304 324)  routing T_6_20.sp12_h_l_14 <X> T_6_20.lc_trk_g1_1
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (309 324)  (309 324)  routing T_6_20.wire_logic_cluster/lc_3/out <X> T_6_20.lc_trk_g1_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (316 324)  (316 324)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 324)  (318 324)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g0_5 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (325 324)  (325 324)  LC_2 Logic Functioning bit
 (39 4)  (327 324)  (327 324)  LC_2 Logic Functioning bit
 (48 4)  (336 324)  (336 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (341 324)  (341 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (13 5)  (301 325)  (301 325)  routing T_6_20.sp4_v_t_37 <X> T_6_20.sp4_h_r_5
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (306 325)  (306 325)  routing T_6_20.sp12_h_l_14 <X> T_6_20.lc_trk_g1_1
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (8 6)  (296 326)  (296 326)  routing T_6_20.sp4_v_t_41 <X> T_6_20.sp4_h_l_41
 (9 6)  (297 326)  (297 326)  routing T_6_20.sp4_v_t_41 <X> T_6_20.sp4_h_l_41
 (12 6)  (300 326)  (300 326)  routing T_6_20.sp4_v_b_5 <X> T_6_20.sp4_h_l_40
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.wire_logic_cluster/lc_5/out <X> T_6_20.lc_trk_g1_5
 (26 6)  (314 326)  (314 326)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 326)  (315 326)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 326)  (318 326)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 326)  (321 326)  routing T_6_20.lc_trk_g2_2 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (42 6)  (330 326)  (330 326)  LC_3 Logic Functioning bit
 (50 6)  (338 326)  (338 326)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (341 326)  (341 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (310 327)  (310 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (312 327)  (312 327)  routing T_6_20.top_op_6 <X> T_6_20.lc_trk_g1_6
 (25 7)  (313 327)  (313 327)  routing T_6_20.top_op_6 <X> T_6_20.lc_trk_g1_6
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 327)  (316 327)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 327)  (319 327)  routing T_6_20.lc_trk_g2_2 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (46 7)  (334 327)  (334 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (339 327)  (339 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (302 328)  (302 328)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g2_0
 (15 8)  (303 328)  (303 328)  routing T_6_20.sp4_v_t_28 <X> T_6_20.lc_trk_g2_1
 (16 8)  (304 328)  (304 328)  routing T_6_20.sp4_v_t_28 <X> T_6_20.lc_trk_g2_1
 (17 8)  (305 328)  (305 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (316 328)  (316 328)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 328)  (322 328)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 328)  (323 328)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.input_2_4
 (38 8)  (326 328)  (326 328)  LC_4 Logic Functioning bit
 (15 9)  (303 329)  (303 329)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g2_0
 (16 9)  (304 329)  (304 329)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g2_0
 (17 9)  (305 329)  (305 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (310 329)  (310 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (312 329)  (312 329)  routing T_6_20.tnl_op_2 <X> T_6_20.lc_trk_g2_2
 (25 9)  (313 329)  (313 329)  routing T_6_20.tnl_op_2 <X> T_6_20.lc_trk_g2_2
 (26 9)  (314 329)  (314 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 329)  (315 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 329)  (316 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 329)  (320 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (321 329)  (321 329)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.input_2_4
 (12 10)  (300 330)  (300 330)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_h_l_45
 (14 10)  (302 330)  (302 330)  routing T_6_20.sp4_v_b_36 <X> T_6_20.lc_trk_g2_4
 (17 10)  (305 330)  (305 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (306 330)  (306 330)  routing T_6_20.bnl_op_5 <X> T_6_20.lc_trk_g2_5
 (21 10)  (309 330)  (309 330)  routing T_6_20.sp4_v_t_18 <X> T_6_20.lc_trk_g2_7
 (22 10)  (310 330)  (310 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (311 330)  (311 330)  routing T_6_20.sp4_v_t_18 <X> T_6_20.lc_trk_g2_7
 (28 10)  (316 330)  (316 330)  routing T_6_20.lc_trk_g2_0 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 330)  (321 330)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 330)  (328 330)  LC_5 Logic Functioning bit
 (42 10)  (330 330)  (330 330)  LC_5 Logic Functioning bit
 (45 10)  (333 330)  (333 330)  LC_5 Logic Functioning bit
 (48 10)  (336 330)  (336 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (338 330)  (338 330)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (339 330)  (339 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (340 330)  (340 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (299 331)  (299 331)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_h_l_45
 (13 11)  (301 331)  (301 331)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_h_l_45
 (14 11)  (302 331)  (302 331)  routing T_6_20.sp4_v_b_36 <X> T_6_20.lc_trk_g2_4
 (16 11)  (304 331)  (304 331)  routing T_6_20.sp4_v_b_36 <X> T_6_20.lc_trk_g2_4
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (306 331)  (306 331)  routing T_6_20.bnl_op_5 <X> T_6_20.lc_trk_g2_5
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (329 331)  (329 331)  LC_5 Logic Functioning bit
 (45 11)  (333 331)  (333 331)  LC_5 Logic Functioning bit
 (46 11)  (334 331)  (334 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (335 331)  (335 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (303 332)  (303 332)  routing T_6_20.sp4_h_r_33 <X> T_6_20.lc_trk_g3_1
 (16 12)  (304 332)  (304 332)  routing T_6_20.sp4_h_r_33 <X> T_6_20.lc_trk_g3_1
 (17 12)  (305 332)  (305 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (306 332)  (306 332)  routing T_6_20.sp4_h_r_33 <X> T_6_20.lc_trk_g3_1
 (22 12)  (310 332)  (310 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 332)  (311 332)  routing T_6_20.sp4_h_r_27 <X> T_6_20.lc_trk_g3_3
 (24 12)  (312 332)  (312 332)  routing T_6_20.sp4_h_r_27 <X> T_6_20.lc_trk_g3_3
 (21 13)  (309 333)  (309 333)  routing T_6_20.sp4_h_r_27 <X> T_6_20.lc_trk_g3_3
 (0 14)  (288 334)  (288 334)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 334)  (289 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (293 334)  (293 334)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_h_l_44
 (8 14)  (296 334)  (296 334)  routing T_6_20.sp4_v_t_47 <X> T_6_20.sp4_h_l_47
 (9 14)  (297 334)  (297 334)  routing T_6_20.sp4_v_t_47 <X> T_6_20.sp4_h_l_47
 (15 14)  (303 334)  (303 334)  routing T_6_20.sp4_h_l_16 <X> T_6_20.lc_trk_g3_5
 (16 14)  (304 334)  (304 334)  routing T_6_20.sp4_h_l_16 <X> T_6_20.lc_trk_g3_5
 (17 14)  (305 334)  (305 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (309 334)  (309 334)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g3_7
 (22 14)  (310 334)  (310 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 334)  (311 334)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g3_7
 (0 15)  (288 335)  (288 335)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (306 335)  (306 335)  routing T_6_20.sp4_h_l_16 <X> T_6_20.lc_trk_g3_5
 (21 15)  (309 335)  (309 335)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g3_7


LogicTile_7_20

 (26 0)  (368 320)  (368 320)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 320)  (369 320)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 320)  (370 320)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (379 320)  (379 320)  LC_0 Logic Functioning bit
 (39 0)  (381 320)  (381 320)  LC_0 Logic Functioning bit
 (44 0)  (386 320)  (386 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 321)  (365 321)  routing T_7_20.sp4_h_r_2 <X> T_7_20.lc_trk_g0_2
 (24 1)  (366 321)  (366 321)  routing T_7_20.sp4_h_r_2 <X> T_7_20.lc_trk_g0_2
 (25 1)  (367 321)  (367 321)  routing T_7_20.sp4_h_r_2 <X> T_7_20.lc_trk_g0_2
 (26 1)  (368 321)  (368 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 321)  (369 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 321)  (370 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (41 1)  (383 321)  (383 321)  LC_0 Logic Functioning bit
 (43 1)  (385 321)  (385 321)  LC_0 Logic Functioning bit
 (45 1)  (387 321)  (387 321)  LC_0 Logic Functioning bit
 (48 1)  (390 321)  (390 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (391 321)  (391 321)  Carry_In_Mux bit 

 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_5 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (350 322)  (350 322)  routing T_7_20.sp4_v_t_36 <X> T_7_20.sp4_h_l_36
 (9 2)  (351 322)  (351 322)  routing T_7_20.sp4_v_t_36 <X> T_7_20.sp4_h_l_36
 (11 2)  (353 322)  (353 322)  routing T_7_20.sp4_v_b_11 <X> T_7_20.sp4_v_t_39
 (26 2)  (368 322)  (368 322)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 322)  (369 322)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 322)  (370 322)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (379 322)  (379 322)  LC_1 Logic Functioning bit
 (39 2)  (381 322)  (381 322)  LC_1 Logic Functioning bit
 (44 2)  (386 322)  (386 322)  LC_1 Logic Functioning bit
 (45 2)  (387 322)  (387 322)  LC_1 Logic Functioning bit
 (53 2)  (395 322)  (395 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 323)  (342 323)  routing T_7_20.glb_netwk_5 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (12 3)  (354 323)  (354 323)  routing T_7_20.sp4_v_b_11 <X> T_7_20.sp4_v_t_39
 (27 3)  (369 323)  (369 323)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 323)  (370 323)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (383 323)  (383 323)  LC_1 Logic Functioning bit
 (43 3)  (385 323)  (385 323)  LC_1 Logic Functioning bit
 (45 3)  (387 323)  (387 323)  LC_1 Logic Functioning bit
 (1 4)  (343 324)  (343 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (345 324)  (345 324)  routing T_7_20.sp12_v_t_23 <X> T_7_20.sp12_h_r_0
 (4 4)  (346 324)  (346 324)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3
 (6 4)  (348 324)  (348 324)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3
 (21 4)  (363 324)  (363 324)  routing T_7_20.wire_logic_cluster/lc_3/out <X> T_7_20.lc_trk_g1_3
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 324)  (367 324)  routing T_7_20.wire_logic_cluster/lc_2/out <X> T_7_20.lc_trk_g1_2
 (26 4)  (368 324)  (368 324)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 324)  (369 324)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (379 324)  (379 324)  LC_2 Logic Functioning bit
 (39 4)  (381 324)  (381 324)  LC_2 Logic Functioning bit
 (44 4)  (386 324)  (386 324)  LC_2 Logic Functioning bit
 (45 4)  (387 324)  (387 324)  LC_2 Logic Functioning bit
 (1 5)  (343 325)  (343 325)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (4 5)  (346 325)  (346 325)  routing T_7_20.sp4_v_t_47 <X> T_7_20.sp4_h_r_3
 (5 5)  (347 325)  (347 325)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3
 (9 5)  (351 325)  (351 325)  routing T_7_20.sp4_v_t_41 <X> T_7_20.sp4_v_b_4
 (13 5)  (355 325)  (355 325)  routing T_7_20.sp4_v_t_37 <X> T_7_20.sp4_h_r_5
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (368 325)  (368 325)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 325)  (369 325)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 325)  (370 325)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 325)  (372 325)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (41 5)  (383 325)  (383 325)  LC_2 Logic Functioning bit
 (43 5)  (385 325)  (385 325)  LC_2 Logic Functioning bit
 (45 5)  (387 325)  (387 325)  LC_2 Logic Functioning bit
 (48 5)  (390 325)  (390 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (356 326)  (356 326)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g1_4
 (17 6)  (359 326)  (359 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 326)  (360 326)  routing T_7_20.wire_logic_cluster/lc_5/out <X> T_7_20.lc_trk_g1_5
 (21 6)  (363 326)  (363 326)  routing T_7_20.wire_logic_cluster/lc_7/out <X> T_7_20.lc_trk_g1_7
 (22 6)  (364 326)  (364 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 326)  (367 326)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g1_6
 (26 6)  (368 326)  (368 326)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 326)  (369 326)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (39 6)  (381 326)  (381 326)  LC_3 Logic Functioning bit
 (44 6)  (386 326)  (386 326)  LC_3 Logic Functioning bit
 (45 6)  (387 326)  (387 326)  LC_3 Logic Functioning bit
 (48 6)  (390 326)  (390 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (359 327)  (359 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (364 327)  (364 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (369 327)  (369 327)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 327)  (370 327)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 327)  (372 327)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (383 327)  (383 327)  LC_3 Logic Functioning bit
 (43 7)  (385 327)  (385 327)  LC_3 Logic Functioning bit
 (45 7)  (387 327)  (387 327)  LC_3 Logic Functioning bit
 (13 8)  (355 328)  (355 328)  routing T_7_20.sp4_h_l_45 <X> T_7_20.sp4_v_b_8
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 328)  (372 328)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (379 328)  (379 328)  LC_4 Logic Functioning bit
 (39 8)  (381 328)  (381 328)  LC_4 Logic Functioning bit
 (44 8)  (386 328)  (386 328)  LC_4 Logic Functioning bit
 (45 8)  (387 328)  (387 328)  LC_4 Logic Functioning bit
 (4 9)  (346 329)  (346 329)  routing T_7_20.sp4_h_l_47 <X> T_7_20.sp4_h_r_6
 (6 9)  (348 329)  (348 329)  routing T_7_20.sp4_h_l_47 <X> T_7_20.sp4_h_r_6
 (12 9)  (354 329)  (354 329)  routing T_7_20.sp4_h_l_45 <X> T_7_20.sp4_v_b_8
 (26 9)  (368 329)  (368 329)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 329)  (369 329)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (383 329)  (383 329)  LC_4 Logic Functioning bit
 (43 9)  (385 329)  (385 329)  LC_4 Logic Functioning bit
 (45 9)  (387 329)  (387 329)  LC_4 Logic Functioning bit
 (52 9)  (394 329)  (394 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (348 330)  (348 330)  routing T_7_20.sp4_v_b_3 <X> T_7_20.sp4_v_t_43
 (26 10)  (368 330)  (368 330)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 330)  (369 330)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 330)  (371 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 330)  (372 330)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (379 330)  (379 330)  LC_5 Logic Functioning bit
 (39 10)  (381 330)  (381 330)  LC_5 Logic Functioning bit
 (44 10)  (386 330)  (386 330)  LC_5 Logic Functioning bit
 (45 10)  (387 330)  (387 330)  LC_5 Logic Functioning bit
 (4 11)  (346 331)  (346 331)  routing T_7_20.sp4_v_b_1 <X> T_7_20.sp4_h_l_43
 (5 11)  (347 331)  (347 331)  routing T_7_20.sp4_v_b_3 <X> T_7_20.sp4_v_t_43
 (8 11)  (350 331)  (350 331)  routing T_7_20.sp4_h_l_42 <X> T_7_20.sp4_v_t_42
 (27 11)  (369 331)  (369 331)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 331)  (370 331)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 331)  (371 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (383 331)  (383 331)  LC_5 Logic Functioning bit
 (43 11)  (385 331)  (385 331)  LC_5 Logic Functioning bit
 (45 11)  (387 331)  (387 331)  LC_5 Logic Functioning bit
 (48 11)  (390 331)  (390 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (356 332)  (356 332)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g3_0
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 332)  (360 332)  routing T_7_20.wire_logic_cluster/lc_1/out <X> T_7_20.lc_trk_g3_1
 (26 12)  (368 332)  (368 332)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 332)  (369 332)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 332)  (371 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 332)  (372 332)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (379 332)  (379 332)  LC_6 Logic Functioning bit
 (39 12)  (381 332)  (381 332)  LC_6 Logic Functioning bit
 (44 12)  (386 332)  (386 332)  LC_6 Logic Functioning bit
 (45 12)  (387 332)  (387 332)  LC_6 Logic Functioning bit
 (17 13)  (359 333)  (359 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (368 333)  (368 333)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 333)  (369 333)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 333)  (370 333)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 333)  (371 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 333)  (372 333)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (41 13)  (383 333)  (383 333)  LC_6 Logic Functioning bit
 (43 13)  (385 333)  (385 333)  LC_6 Logic Functioning bit
 (45 13)  (387 333)  (387 333)  LC_6 Logic Functioning bit
 (48 13)  (390 333)  (390 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (342 334)  (342 334)  routing T_7_20.glb_netwk_4 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (355 334)  (355 334)  routing T_7_20.sp4_h_r_11 <X> T_7_20.sp4_v_t_46
 (22 14)  (364 334)  (364 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (368 334)  (368 334)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 334)  (369 334)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 334)  (371 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 334)  (372 334)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 334)  (374 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (379 334)  (379 334)  LC_7 Logic Functioning bit
 (39 14)  (381 334)  (381 334)  LC_7 Logic Functioning bit
 (45 14)  (387 334)  (387 334)  LC_7 Logic Functioning bit
 (12 15)  (354 335)  (354 335)  routing T_7_20.sp4_h_r_11 <X> T_7_20.sp4_v_t_46
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (369 335)  (369 335)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 335)  (370 335)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 335)  (371 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 335)  (372 335)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (41 15)  (383 335)  (383 335)  LC_7 Logic Functioning bit
 (43 15)  (385 335)  (385 335)  LC_7 Logic Functioning bit
 (45 15)  (387 335)  (387 335)  LC_7 Logic Functioning bit
 (48 15)  (390 335)  (390 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_20

 (8 0)  (404 320)  (404 320)  routing T_8_20.sp4_v_b_7 <X> T_8_20.sp4_h_r_1
 (9 0)  (405 320)  (405 320)  routing T_8_20.sp4_v_b_7 <X> T_8_20.sp4_h_r_1
 (10 0)  (406 320)  (406 320)  routing T_8_20.sp4_v_b_7 <X> T_8_20.sp4_h_r_1
 (14 0)  (410 320)  (410 320)  routing T_8_20.sp4_h_l_5 <X> T_8_20.lc_trk_g0_0
 (28 0)  (424 320)  (424 320)  routing T_8_20.lc_trk_g2_1 <X> T_8_20.wire_bram/ram/WDATA_7
 (29 0)  (425 320)  (425 320)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_7
 (40 0)  (436 320)  (436 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_17
 (8 1)  (404 321)  (404 321)  routing T_8_20.sp4_v_t_47 <X> T_8_20.sp4_v_b_1
 (10 1)  (406 321)  (406 321)  routing T_8_20.sp4_v_t_47 <X> T_8_20.sp4_v_b_1
 (14 1)  (410 321)  (410 321)  routing T_8_20.sp4_h_l_5 <X> T_8_20.lc_trk_g0_0
 (15 1)  (411 321)  (411 321)  routing T_8_20.sp4_h_l_5 <X> T_8_20.lc_trk_g0_0
 (16 1)  (412 321)  (412 321)  routing T_8_20.sp4_h_l_5 <X> T_8_20.lc_trk_g0_0
 (17 1)  (413 321)  (413 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_5 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (8 2)  (404 322)  (404 322)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_h_l_36
 (10 2)  (406 322)  (406 322)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_h_l_36
 (11 2)  (407 322)  (407 322)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_t_39
 (13 2)  (409 322)  (409 322)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_t_39
 (25 2)  (421 322)  (421 322)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g0_6
 (29 2)  (425 322)  (425 322)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_6 wire_bram/ram/WDATA_6
 (30 2)  (426 322)  (426 322)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.wire_bram/ram/WDATA_6
 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_5 <X> T_8_20.wire_bram/ram/WCLK
 (12 3)  (408 323)  (408 323)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_t_39
 (14 3)  (410 323)  (410 323)  routing T_8_20.sp4_r_v_b_28 <X> T_8_20.lc_trk_g0_4
 (17 3)  (413 323)  (413 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (418 323)  (418 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (419 323)  (419 323)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g0_6
 (24 3)  (420 323)  (420 323)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g0_6
 (30 3)  (426 323)  (426 323)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.wire_bram/ram/WDATA_6
 (36 3)  (432 323)  (432 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_6 sp4_h_r_2
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (8 4)  (404 324)  (404 324)  routing T_8_20.sp4_v_b_10 <X> T_8_20.sp4_h_r_4
 (9 4)  (405 324)  (405 324)  routing T_8_20.sp4_v_b_10 <X> T_8_20.sp4_h_r_4
 (10 4)  (406 324)  (406 324)  routing T_8_20.sp4_v_b_10 <X> T_8_20.sp4_h_r_4
 (21 4)  (417 324)  (417 324)  routing T_8_20.sp12_h_l_0 <X> T_8_20.lc_trk_g1_3
 (22 4)  (418 324)  (418 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (420 324)  (420 324)  routing T_8_20.sp12_h_l_0 <X> T_8_20.lc_trk_g1_3
 (28 4)  (424 324)  (424 324)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_5
 (29 4)  (425 324)  (425 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (426 324)  (426 324)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_5
 (0 5)  (396 325)  (396 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (405 325)  (405 325)  routing T_8_20.sp4_v_t_41 <X> T_8_20.sp4_v_b_4
 (21 5)  (417 325)  (417 325)  routing T_8_20.sp12_h_l_0 <X> T_8_20.lc_trk_g1_3
 (30 5)  (426 325)  (426 325)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_5
 (40 5)  (436 325)  (436 325)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (28 6)  (424 326)  (424 326)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WDATA_4
 (29 6)  (425 326)  (425 326)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_4
 (30 6)  (426 326)  (426 326)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WDATA_4
 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (37 7)  (433 327)  (433 327)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_4 sp4_h_r_22
 (15 8)  (411 328)  (411 328)  routing T_8_20.sp4_v_b_41 <X> T_8_20.lc_trk_g2_1
 (16 8)  (412 328)  (412 328)  routing T_8_20.sp4_v_b_41 <X> T_8_20.lc_trk_g2_1
 (17 8)  (413 328)  (413 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (27 8)  (423 328)  (423 328)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.wire_bram/ram/WDATA_3
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (36 9)  (432 329)  (432 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (5 10)  (401 330)  (401 330)  routing T_8_20.sp4_v_b_6 <X> T_8_20.sp4_h_l_43
 (6 10)  (402 330)  (402 330)  routing T_8_20.sp4_v_b_3 <X> T_8_20.sp4_v_t_43
 (11 10)  (407 330)  (407 330)  routing T_8_20.sp4_v_b_5 <X> T_8_20.sp4_v_t_45
 (14 10)  (410 330)  (410 330)  routing T_8_20.sp4_v_t_25 <X> T_8_20.lc_trk_g2_4
 (21 10)  (417 330)  (417 330)  routing T_8_20.sp4_v_t_18 <X> T_8_20.lc_trk_g2_7
 (22 10)  (418 330)  (418 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (419 330)  (419 330)  routing T_8_20.sp4_v_t_18 <X> T_8_20.lc_trk_g2_7
 (29 10)  (425 330)  (425 330)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_2
 (5 11)  (401 331)  (401 331)  routing T_8_20.sp4_v_b_3 <X> T_8_20.sp4_v_t_43
 (12 11)  (408 331)  (408 331)  routing T_8_20.sp4_v_b_5 <X> T_8_20.sp4_v_t_45
 (14 11)  (410 331)  (410 331)  routing T_8_20.sp4_v_t_25 <X> T_8_20.lc_trk_g2_4
 (16 11)  (412 331)  (412 331)  routing T_8_20.sp4_v_t_25 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (27 12)  (423 332)  (423 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_bram/ram/WDATA_1
 (28 12)  (424 332)  (424 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_bram/ram/WDATA_1
 (29 12)  (425 332)  (425 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_1
 (30 12)  (426 332)  (426 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_bram/ram/WDATA_1
 (14 13)  (410 333)  (410 333)  routing T_8_20.sp4_r_v_b_40 <X> T_8_20.lc_trk_g3_0
 (17 13)  (413 333)  (413 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (30 13)  (426 333)  (426 333)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_bram/ram/WDATA_1
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (9 14)  (405 334)  (405 334)  routing T_8_20.sp4_h_r_7 <X> T_8_20.sp4_h_l_47
 (10 14)  (406 334)  (406 334)  routing T_8_20.sp4_h_r_7 <X> T_8_20.sp4_h_l_47
 (13 14)  (409 334)  (409 334)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_46
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (421 334)  (421 334)  routing T_8_20.sp4_v_b_38 <X> T_8_20.lc_trk_g3_6
 (29 14)  (425 334)  (425 334)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_0
 (30 14)  (426 334)  (426 334)  routing T_8_20.lc_trk_g0_4 <X> T_8_20.wire_bram/ram/WDATA_0
 (37 14)  (433 334)  (433 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (12 15)  (408 335)  (408 335)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_46
 (18 15)  (414 335)  (414 335)  routing T_8_20.sp4_r_v_b_45 <X> T_8_20.lc_trk_g3_5
 (22 15)  (418 335)  (418 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (419 335)  (419 335)  routing T_8_20.sp4_v_b_38 <X> T_8_20.lc_trk_g3_6
 (25 15)  (421 335)  (421 335)  routing T_8_20.sp4_v_b_38 <X> T_8_20.lc_trk_g3_6


LogicTile_9_20

 (11 0)  (449 320)  (449 320)  routing T_9_20.sp4_v_t_46 <X> T_9_20.sp4_v_b_2
 (14 0)  (452 320)  (452 320)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (22 0)  (460 320)  (460 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 320)  (461 320)  routing T_9_20.sp4_h_r_3 <X> T_9_20.lc_trk_g0_3
 (24 0)  (462 320)  (462 320)  routing T_9_20.sp4_h_r_3 <X> T_9_20.lc_trk_g0_3
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 320)  (473 320)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_0
 (46 0)  (484 320)  (484 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (450 321)  (450 321)  routing T_9_20.sp4_v_t_46 <X> T_9_20.sp4_v_b_2
 (14 1)  (452 321)  (452 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (15 1)  (453 321)  (453 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (16 1)  (454 321)  (454 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (459 321)  (459 321)  routing T_9_20.sp4_h_r_3 <X> T_9_20.lc_trk_g0_3
 (27 1)  (465 321)  (465 321)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 321)  (469 321)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (473 321)  (473 321)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_0
 (38 1)  (476 321)  (476 321)  LC_0 Logic Functioning bit
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_5 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 322)  (468 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 322)  (469 322)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 322)  (471 322)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 322)  (475 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (0 3)  (438 323)  (438 323)  routing T_9_20.glb_netwk_5 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (21 3)  (459 323)  (459 323)  routing T_9_20.sp4_r_v_b_31 <X> T_9_20.lc_trk_g0_7
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_h_r_6 <X> T_9_20.lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.sp4_h_r_6 <X> T_9_20.lc_trk_g0_6
 (25 3)  (463 323)  (463 323)  routing T_9_20.sp4_h_r_6 <X> T_9_20.lc_trk_g0_6
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 323)  (475 323)  LC_1 Logic Functioning bit
 (39 3)  (477 323)  (477 323)  LC_1 Logic Functioning bit
 (51 3)  (489 323)  (489 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (443 324)  (443 324)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_h_r_3
 (13 4)  (451 324)  (451 324)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_v_b_5
 (15 4)  (453 324)  (453 324)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g1_1
 (16 4)  (454 324)  (454 324)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g1_1
 (17 4)  (455 324)  (455 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 324)  (456 324)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g1_1
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (40 4)  (478 324)  (478 324)  LC_2 Logic Functioning bit
 (42 4)  (480 324)  (480 324)  LC_2 Logic Functioning bit
 (43 4)  (481 324)  (481 324)  LC_2 Logic Functioning bit
 (48 4)  (486 324)  (486 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (488 324)  (488 324)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (491 324)  (491 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (442 325)  (442 325)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_h_r_3
 (26 5)  (464 325)  (464 325)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (37 5)  (475 325)  (475 325)  LC_2 Logic Functioning bit
 (41 5)  (479 325)  (479 325)  LC_2 Logic Functioning bit
 (42 5)  (480 325)  (480 325)  LC_2 Logic Functioning bit
 (43 5)  (481 325)  (481 325)  LC_2 Logic Functioning bit
 (48 5)  (486 325)  (486 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (446 326)  (446 326)  routing T_9_20.sp4_h_r_8 <X> T_9_20.sp4_h_l_41
 (10 6)  (448 326)  (448 326)  routing T_9_20.sp4_h_r_8 <X> T_9_20.sp4_h_l_41
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g1_5
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (464 326)  (464 326)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (47 6)  (485 326)  (485 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (488 326)  (488 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 327)  (465 327)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 327)  (466 327)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (38 7)  (476 327)  (476 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (6 8)  (444 328)  (444 328)  routing T_9_20.sp4_v_t_38 <X> T_9_20.sp4_v_b_6
 (9 8)  (447 328)  (447 328)  routing T_9_20.sp4_v_t_42 <X> T_9_20.sp4_h_r_7
 (11 8)  (449 328)  (449 328)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_v_b_8
 (14 8)  (452 328)  (452 328)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g2_0
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (43 8)  (481 328)  (481 328)  LC_4 Logic Functioning bit
 (5 9)  (443 329)  (443 329)  routing T_9_20.sp4_v_t_38 <X> T_9_20.sp4_v_b_6
 (6 9)  (444 329)  (444 329)  routing T_9_20.sp4_h_l_43 <X> T_9_20.sp4_h_r_6
 (12 9)  (450 329)  (450 329)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_v_b_8
 (14 9)  (452 329)  (452 329)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g2_0
 (15 9)  (453 329)  (453 329)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g2_0
 (16 9)  (454 329)  (454 329)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g2_0
 (17 9)  (455 329)  (455 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 329)  (469 329)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (478 329)  (478 329)  LC_4 Logic Functioning bit
 (42 9)  (480 329)  (480 329)  LC_4 Logic Functioning bit
 (15 10)  (453 330)  (453 330)  routing T_9_20.sp4_h_l_24 <X> T_9_20.lc_trk_g2_5
 (16 10)  (454 330)  (454 330)  routing T_9_20.sp4_h_l_24 <X> T_9_20.lc_trk_g2_5
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 330)  (456 330)  routing T_9_20.sp4_h_l_24 <X> T_9_20.lc_trk_g2_5
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 330)  (471 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (37 10)  (475 330)  (475 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (43 10)  (481 330)  (481 330)  LC_5 Logic Functioning bit
 (45 10)  (483 330)  (483 330)  LC_5 Logic Functioning bit
 (50 10)  (488 330)  (488 330)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 331)  (474 331)  LC_5 Logic Functioning bit
 (37 11)  (475 331)  (475 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (45 11)  (483 331)  (483 331)  LC_5 Logic Functioning bit
 (53 11)  (491 331)  (491 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (442 332)  (442 332)  routing T_9_20.sp4_v_t_36 <X> T_9_20.sp4_v_b_9
 (6 12)  (444 332)  (444 332)  routing T_9_20.sp4_v_t_36 <X> T_9_20.sp4_v_b_9
 (12 12)  (450 332)  (450 332)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_r_11
 (25 12)  (463 332)  (463 332)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g3_2
 (11 13)  (449 333)  (449 333)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_r_11
 (14 13)  (452 333)  (452 333)  routing T_9_20.sp4_h_r_24 <X> T_9_20.lc_trk_g3_0
 (15 13)  (453 333)  (453 333)  routing T_9_20.sp4_h_r_24 <X> T_9_20.lc_trk_g3_0
 (16 13)  (454 333)  (454 333)  routing T_9_20.sp4_h_r_24 <X> T_9_20.lc_trk_g3_0
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (438 334)  (438 334)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (442 334)  (442 334)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_44
 (6 14)  (444 334)  (444 334)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_44
 (15 14)  (453 334)  (453 334)  routing T_9_20.tnr_op_5 <X> T_9_20.lc_trk_g3_5
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (459 334)  (459 334)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g3_7
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 334)  (461 334)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g3_7
 (0 15)  (438 335)  (438 335)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (8 15)  (446 335)  (446 335)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_v_t_47
 (10 15)  (448 335)  (448 335)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_v_t_47
 (21 15)  (459 335)  (459 335)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g3_7
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 335)  (461 335)  routing T_9_20.sp4_h_r_30 <X> T_9_20.lc_trk_g3_6
 (24 15)  (462 335)  (462 335)  routing T_9_20.sp4_h_r_30 <X> T_9_20.lc_trk_g3_6
 (25 15)  (463 335)  (463 335)  routing T_9_20.sp4_h_r_30 <X> T_9_20.lc_trk_g3_6


LogicTile_10_20

 (4 0)  (496 320)  (496 320)  routing T_10_20.sp4_h_l_43 <X> T_10_20.sp4_v_b_0
 (6 0)  (498 320)  (498 320)  routing T_10_20.sp4_h_l_43 <X> T_10_20.sp4_v_b_0
 (21 0)  (513 320)  (513 320)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g0_3
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 320)  (517 320)  routing T_10_20.sp4_h_l_7 <X> T_10_20.lc_trk_g0_2
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (529 320)  (529 320)  LC_0 Logic Functioning bit
 (39 0)  (531 320)  (531 320)  LC_0 Logic Functioning bit
 (5 1)  (497 321)  (497 321)  routing T_10_20.sp4_h_l_43 <X> T_10_20.sp4_v_b_0
 (11 1)  (503 321)  (503 321)  routing T_10_20.sp4_h_l_39 <X> T_10_20.sp4_h_r_2
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 321)  (515 321)  routing T_10_20.sp4_h_l_7 <X> T_10_20.lc_trk_g0_2
 (24 1)  (516 321)  (516 321)  routing T_10_20.sp4_h_l_7 <X> T_10_20.lc_trk_g0_2
 (25 1)  (517 321)  (517 321)  routing T_10_20.sp4_h_l_7 <X> T_10_20.lc_trk_g0_2
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_5 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (507 322)  (507 322)  routing T_10_20.sp4_h_r_13 <X> T_10_20.lc_trk_g0_5
 (16 2)  (508 322)  (508 322)  routing T_10_20.sp4_h_r_13 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (510 322)  (510 322)  routing T_10_20.sp4_h_r_13 <X> T_10_20.lc_trk_g0_5
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (41 2)  (533 322)  (533 322)  LC_1 Logic Functioning bit
 (42 2)  (534 322)  (534 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (50 2)  (542 322)  (542 322)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (544 322)  (544 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_5 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.top_op_6 <X> T_10_20.lc_trk_g0_6
 (25 3)  (517 323)  (517 323)  routing T_10_20.top_op_6 <X> T_10_20.lc_trk_g0_6
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (42 3)  (534 323)  (534 323)  LC_1 Logic Functioning bit
 (43 3)  (535 323)  (535 323)  LC_1 Logic Functioning bit
 (45 3)  (537 323)  (537 323)  LC_1 Logic Functioning bit
 (0 4)  (492 324)  (492 324)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (1 4)  (493 324)  (493 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (9 4)  (501 324)  (501 324)  routing T_10_20.sp4_v_t_41 <X> T_10_20.sp4_h_r_4
 (13 4)  (505 324)  (505 324)  routing T_10_20.sp4_h_l_40 <X> T_10_20.sp4_v_b_5
 (21 4)  (513 324)  (513 324)  routing T_10_20.sp4_h_r_11 <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 324)  (515 324)  routing T_10_20.sp4_h_r_11 <X> T_10_20.lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.sp4_h_r_11 <X> T_10_20.lc_trk_g1_3
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 324)  (522 324)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 324)  (527 324)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_2
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (0 5)  (492 325)  (492 325)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (12 5)  (504 325)  (504 325)  routing T_10_20.sp4_h_l_40 <X> T_10_20.sp4_v_b_5
 (13 5)  (505 325)  (505 325)  routing T_10_20.sp4_v_t_37 <X> T_10_20.sp4_h_r_5
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 325)  (523 325)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_2
 (35 5)  (527 325)  (527 325)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_2
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (37 5)  (529 325)  (529 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (42 5)  (534 325)  (534 325)  LC_2 Logic Functioning bit
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 326)  (527 326)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.input_2_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (14 7)  (506 327)  (506 327)  routing T_10_20.sp4_h_r_4 <X> T_10_20.lc_trk_g1_4
 (15 7)  (507 327)  (507 327)  routing T_10_20.sp4_h_r_4 <X> T_10_20.lc_trk_g1_4
 (16 7)  (508 327)  (508 327)  routing T_10_20.sp4_h_r_4 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (510 327)  (510 327)  routing T_10_20.sp4_r_v_b_29 <X> T_10_20.lc_trk_g1_5
 (21 7)  (513 327)  (513 327)  routing T_10_20.sp4_r_v_b_31 <X> T_10_20.lc_trk_g1_7
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 327)  (516 327)  routing T_10_20.bot_op_6 <X> T_10_20.lc_trk_g1_6
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (2 8)  (494 328)  (494 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (504 328)  (504 328)  routing T_10_20.sp4_v_t_45 <X> T_10_20.sp4_h_r_8
 (25 8)  (517 328)  (517 328)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g2_2
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (41 8)  (533 328)  (533 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (496 329)  (496 329)  routing T_10_20.sp4_v_t_36 <X> T_10_20.sp4_h_r_6
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 329)  (518 329)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 329)  (523 329)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (38 9)  (530 329)  (530 329)  LC_4 Logic Functioning bit
 (39 9)  (531 329)  (531 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (42 9)  (534 329)  (534 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (48 9)  (540 329)  (540 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (507 330)  (507 330)  routing T_10_20.tnl_op_5 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 330)  (525 330)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (42 10)  (534 330)  (534 330)  LC_5 Logic Functioning bit
 (43 10)  (535 330)  (535 330)  LC_5 Logic Functioning bit
 (50 10)  (542 330)  (542 330)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (510 331)  (510 331)  routing T_10_20.tnl_op_5 <X> T_10_20.lc_trk_g2_5
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit
 (5 12)  (497 332)  (497 332)  routing T_10_20.sp4_v_t_44 <X> T_10_20.sp4_h_r_9
 (8 12)  (500 332)  (500 332)  routing T_10_20.sp4_v_b_4 <X> T_10_20.sp4_h_r_10
 (9 12)  (501 332)  (501 332)  routing T_10_20.sp4_v_b_4 <X> T_10_20.sp4_h_r_10
 (10 12)  (502 332)  (502 332)  routing T_10_20.sp4_v_b_4 <X> T_10_20.sp4_h_r_10
 (12 12)  (504 332)  (504 332)  routing T_10_20.sp4_v_t_46 <X> T_10_20.sp4_h_r_11
 (14 12)  (506 332)  (506 332)  routing T_10_20.sp4_v_t_21 <X> T_10_20.lc_trk_g3_0
 (16 12)  (508 332)  (508 332)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g3_1
 (8 13)  (500 333)  (500 333)  routing T_10_20.sp4_h_l_47 <X> T_10_20.sp4_v_b_10
 (9 13)  (501 333)  (501 333)  routing T_10_20.sp4_h_l_47 <X> T_10_20.sp4_v_b_10
 (14 13)  (506 333)  (506 333)  routing T_10_20.sp4_v_t_21 <X> T_10_20.lc_trk_g3_0
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp4_v_t_21 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (510 333)  (510 333)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g3_1
 (0 14)  (492 334)  (492 334)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (513 334)  (513 334)  routing T_10_20.rgt_op_7 <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 334)  (516 334)  routing T_10_20.rgt_op_7 <X> T_10_20.lc_trk_g3_7
 (0 15)  (492 335)  (492 335)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (8 15)  (500 335)  (500 335)  routing T_10_20.sp4_h_l_47 <X> T_10_20.sp4_v_t_47
 (14 15)  (506 335)  (506 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (15 15)  (507 335)  (507 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (515 335)  (515 335)  routing T_10_20.sp12_v_b_14 <X> T_10_20.lc_trk_g3_6


LogicTile_11_20

 (0 0)  (546 320)  (546 320)  Negative Clock bit

 (14 0)  (560 320)  (560 320)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g0_0
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (569 320)  (569 320)  routing T_11_20.sp12_h_l_16 <X> T_11_20.lc_trk_g0_3
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 320)  (584 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (45 0)  (591 320)  (591 320)  LC_0 Logic Functioning bit
 (4 1)  (550 321)  (550 321)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_h_r_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (567 321)  (567 321)  routing T_11_20.sp12_h_l_16 <X> T_11_20.lc_trk_g0_3
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 321)  (580 321)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.input_2_0
 (38 1)  (584 321)  (584 321)  LC_0 Logic Functioning bit
 (40 1)  (586 321)  (586 321)  LC_0 Logic Functioning bit
 (45 1)  (591 321)  (591 321)  LC_0 Logic Functioning bit
 (47 1)  (593 321)  (593 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (5 2)  (551 322)  (551 322)  routing T_11_20.sp4_v_t_43 <X> T_11_20.sp4_h_l_37
 (15 2)  (561 322)  (561 322)  routing T_11_20.lft_op_5 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.lft_op_5 <X> T_11_20.lc_trk_g0_5
 (21 2)  (567 322)  (567 322)  routing T_11_20.sp4_h_l_2 <X> T_11_20.lc_trk_g0_7
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 322)  (569 322)  routing T_11_20.sp4_h_l_2 <X> T_11_20.lc_trk_g0_7
 (24 2)  (570 322)  (570 322)  routing T_11_20.sp4_h_l_2 <X> T_11_20.lc_trk_g0_7
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 322)  (583 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (52 2)  (598 322)  (598 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (550 323)  (550 323)  routing T_11_20.sp4_v_t_43 <X> T_11_20.sp4_h_l_37
 (6 3)  (552 323)  (552 323)  routing T_11_20.sp4_v_t_43 <X> T_11_20.sp4_h_l_37
 (11 3)  (557 323)  (557 323)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_39
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 323)  (574 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (44 3)  (590 323)  (590 323)  LC_1 Logic Functioning bit
 (45 3)  (591 323)  (591 323)  LC_1 Logic Functioning bit
 (53 3)  (599 323)  (599 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 324)  (564 324)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g1_1
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_v_b_19 <X> T_11_20.lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp4_v_b_19 <X> T_11_20.lc_trk_g1_3
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (48 4)  (594 324)  (594 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (561 325)  (561 325)  routing T_11_20.bot_op_0 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 325)  (576 325)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (6 6)  (552 326)  (552 326)  routing T_11_20.sp4_v_b_0 <X> T_11_20.sp4_v_t_38
 (5 7)  (551 327)  (551 327)  routing T_11_20.sp4_v_b_0 <X> T_11_20.sp4_v_t_38
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 328)  (570 328)  routing T_11_20.tnl_op_3 <X> T_11_20.lc_trk_g2_3
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (48 8)  (594 328)  (594 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (8 9)  (554 329)  (554 329)  routing T_11_20.sp4_v_t_41 <X> T_11_20.sp4_v_b_7
 (10 9)  (556 329)  (556 329)  routing T_11_20.sp4_v_t_41 <X> T_11_20.sp4_v_b_7
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (567 329)  (567 329)  routing T_11_20.tnl_op_3 <X> T_11_20.lc_trk_g2_3
 (30 9)  (576 329)  (576 329)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g2_5
 (21 10)  (567 330)  (567 330)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.input_2_5
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (40 11)  (586 331)  (586 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (48 11)  (594 331)  (594 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (562 332)  (562 332)  routing T_11_20.sp4_v_t_12 <X> T_11_20.lc_trk_g3_1
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 332)  (564 332)  routing T_11_20.sp4_v_t_12 <X> T_11_20.lc_trk_g3_1
 (21 12)  (567 332)  (567 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (42 12)  (588 332)  (588 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (50 12)  (596 332)  (596 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (598 332)  (598 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 333)  (571 333)  routing T_11_20.sp4_r_v_b_42 <X> T_11_20.lc_trk_g3_2
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (38 13)  (584 333)  (584 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (46 13)  (592 333)  (592 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (598 333)  (598 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (546 334)  (546 334)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (550 334)  (550 334)  routing T_11_20.sp4_v_b_9 <X> T_11_20.sp4_v_t_44
 (16 14)  (562 334)  (562 334)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 334)  (564 334)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g3_5
 (25 14)  (571 334)  (571 334)  routing T_11_20.sp12_v_b_6 <X> T_11_20.lc_trk_g3_6
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 334)  (574 334)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 334)  (581 334)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_7
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (42 14)  (588 334)  (588 334)  LC_7 Logic Functioning bit
 (0 15)  (546 335)  (546 335)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 335)  (564 335)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g3_5
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.sp12_v_b_6 <X> T_11_20.lc_trk_g3_6
 (25 15)  (571 335)  (571 335)  routing T_11_20.sp12_v_b_6 <X> T_11_20.lc_trk_g3_6
 (26 15)  (572 335)  (572 335)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 335)  (574 335)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 335)  (578 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 335)  (579 335)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_7
 (35 15)  (581 335)  (581 335)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_7
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (42 15)  (588 335)  (588 335)  LC_7 Logic Functioning bit
 (43 15)  (589 335)  (589 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (26 0)  (626 320)  (626 320)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (40 0)  (640 320)  (640 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (49 1)  (649 321)  (649 321)  Carry_In_Mux bit 

 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_5 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 322)  (614 322)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g0_4
 (25 2)  (625 322)  (625 322)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g0_6
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (0 3)  (600 323)  (600 323)  routing T_12_20.glb_netwk_5 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (14 3)  (614 323)  (614 323)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 323)  (633 323)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.input_2_1
 (35 3)  (635 323)  (635 323)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.input_2_1
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (45 3)  (645 323)  (645 323)  LC_1 Logic Functioning bit
 (51 3)  (651 323)  (651 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (621 324)  (621 324)  routing T_12_20.sp4_h_r_19 <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 324)  (623 324)  routing T_12_20.sp4_h_r_19 <X> T_12_20.lc_trk_g1_3
 (24 4)  (624 324)  (624 324)  routing T_12_20.sp4_h_r_19 <X> T_12_20.lc_trk_g1_3
 (28 4)  (628 324)  (628 324)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (40 4)  (640 324)  (640 324)  LC_2 Logic Functioning bit
 (42 4)  (642 324)  (642 324)  LC_2 Logic Functioning bit
 (52 4)  (652 324)  (652 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (612 325)  (612 325)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_v_b_5
 (21 5)  (621 325)  (621 325)  routing T_12_20.sp4_h_r_19 <X> T_12_20.lc_trk_g1_3
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (51 5)  (651 325)  (651 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 326)  (614 326)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g1_4
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g1_5
 (21 6)  (621 326)  (621 326)  routing T_12_20.wire_logic_cluster/lc_7/out <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (46 6)  (646 326)  (646 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (614 327)  (614 327)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (45 7)  (645 327)  (645 327)  LC_3 Logic Functioning bit
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 328)  (618 328)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g2_1
 (21 8)  (621 328)  (621 328)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (26 9)  (626 329)  (626 329)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 329)  (627 329)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (45 9)  (645 329)  (645 329)  LC_4 Logic Functioning bit
 (8 10)  (608 330)  (608 330)  routing T_12_20.sp4_h_r_7 <X> T_12_20.sp4_h_l_42
 (14 10)  (614 330)  (614 330)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g2_4
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (10 11)  (610 331)  (610 331)  routing T_12_20.sp4_h_l_39 <X> T_12_20.sp4_v_t_42
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 331)  (625 331)  routing T_12_20.sp4_r_v_b_38 <X> T_12_20.lc_trk_g2_6
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (46 11)  (646 331)  (646 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 332)  (628 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 332)  (630 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 332)  (631 332)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (41 12)  (641 332)  (641 332)  LC_6 Logic Functioning bit
 (43 12)  (643 332)  (643 332)  LC_6 Logic Functioning bit
 (4 13)  (604 333)  (604 333)  routing T_12_20.sp4_h_l_36 <X> T_12_20.sp4_h_r_9
 (6 13)  (606 333)  (606 333)  routing T_12_20.sp4_h_l_36 <X> T_12_20.sp4_h_r_9
 (26 13)  (626 333)  (626 333)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (40 13)  (640 333)  (640 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (46 13)  (646 333)  (646 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (612 334)  (612 334)  routing T_12_20.sp4_v_t_46 <X> T_12_20.sp4_h_l_46
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 334)  (623 334)  routing T_12_20.sp4_h_r_31 <X> T_12_20.lc_trk_g3_7
 (24 14)  (624 334)  (624 334)  routing T_12_20.sp4_h_r_31 <X> T_12_20.lc_trk_g3_7
 (26 14)  (626 334)  (626 334)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 334)  (630 334)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (43 14)  (643 334)  (643 334)  LC_7 Logic Functioning bit
 (47 14)  (647 334)  (647 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (611 335)  (611 335)  routing T_12_20.sp4_v_t_46 <X> T_12_20.sp4_h_l_46
 (21 15)  (621 335)  (621 335)  routing T_12_20.sp4_h_r_31 <X> T_12_20.lc_trk_g3_7
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (623 335)  (623 335)  routing T_12_20.sp12_v_b_14 <X> T_12_20.lc_trk_g3_6
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (11 0)  (665 320)  (665 320)  routing T_13_20.sp4_h_r_9 <X> T_13_20.sp4_v_b_2
 (12 0)  (666 320)  (666 320)  routing T_13_20.sp4_v_t_39 <X> T_13_20.sp4_h_r_2
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_5 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (659 322)  (659 322)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_l_37
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_5 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (6 3)  (660 323)  (660 323)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_l_37
 (0 4)  (654 324)  (654 324)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (670 324)  (670 324)  routing T_13_20.sp12_h_l_14 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (40 4)  (694 324)  (694 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (52 4)  (706 324)  (706 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (655 325)  (655 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (18 5)  (672 325)  (672 325)  routing T_13_20.sp12_h_l_14 <X> T_13_20.lc_trk_g1_1
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_r_v_b_26 <X> T_13_20.lc_trk_g1_2
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.input_2_2
 (35 5)  (689 325)  (689 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (45 5)  (699 325)  (699 325)  LC_2 Logic Functioning bit
 (4 6)  (658 326)  (658 326)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_v_t_38
 (6 6)  (660 326)  (660 326)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_v_t_38
 (13 6)  (667 326)  (667 326)  routing T_13_20.sp4_h_r_5 <X> T_13_20.sp4_v_t_40
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (12 7)  (666 327)  (666 327)  routing T_13_20.sp4_h_r_5 <X> T_13_20.sp4_v_t_40
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (53 7)  (707 327)  (707 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (675 328)  (675 328)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g2_3
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (677 328)  (677 328)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g2_3
 (24 8)  (678 328)  (678 328)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g2_3
 (25 8)  (679 328)  (679 328)  routing T_13_20.sp4_v_t_23 <X> T_13_20.lc_trk_g2_2
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 328)  (682 328)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (40 8)  (694 328)  (694 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (48 8)  (702 328)  (702 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (704 328)  (704 328)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 329)  (668 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (15 9)  (669 329)  (669 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (672 329)  (672 329)  routing T_13_20.sp4_r_v_b_33 <X> T_13_20.lc_trk_g2_1
 (21 9)  (675 329)  (675 329)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g2_3
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_v_t_23 <X> T_13_20.lc_trk_g2_2
 (25 9)  (679 329)  (679 329)  routing T_13_20.sp4_v_t_23 <X> T_13_20.lc_trk_g2_2
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (41 9)  (695 329)  (695 329)  LC_4 Logic Functioning bit
 (45 9)  (699 329)  (699 329)  LC_4 Logic Functioning bit
 (14 10)  (668 330)  (668 330)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g2_4
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g2_5
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (677 330)  (677 330)  routing T_13_20.sp12_v_t_12 <X> T_13_20.lc_trk_g2_7
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (40 10)  (694 330)  (694 330)  LC_5 Logic Functioning bit
 (42 10)  (696 330)  (696 330)  LC_5 Logic Functioning bit
 (8 11)  (662 331)  (662 331)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_v_t_42
 (10 11)  (664 331)  (664 331)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_v_t_42
 (14 11)  (668 331)  (668 331)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g2_4
 (15 11)  (669 331)  (669 331)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g2_4
 (16 11)  (670 331)  (670 331)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (672 331)  (672 331)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g2_5
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 331)  (687 331)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.input_2_5
 (34 11)  (688 331)  (688 331)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.input_2_5
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (40 11)  (694 331)  (694 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (14 12)  (668 332)  (668 332)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g3_0
 (16 12)  (670 332)  (670 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (42 12)  (696 332)  (696 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (50 12)  (704 332)  (704 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 332)  (706 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (10 13)  (664 333)  (664 333)  routing T_13_20.sp4_h_r_5 <X> T_13_20.sp4_v_b_10
 (12 13)  (666 333)  (666 333)  routing T_13_20.sp4_h_r_11 <X> T_13_20.sp4_v_b_11
 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g3_0
 (15 13)  (669 333)  (669 333)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g3_0
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 333)  (677 333)  routing T_13_20.sp12_v_b_18 <X> T_13_20.lc_trk_g3_2
 (25 13)  (679 333)  (679 333)  routing T_13_20.sp12_v_b_18 <X> T_13_20.lc_trk_g3_2
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 334)  (668 334)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (21 14)  (675 334)  (675 334)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 334)  (677 334)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g3_7
 (24 14)  (678 334)  (678 334)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g3_7
 (26 14)  (680 334)  (680 334)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 334)  (682 334)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (40 14)  (694 334)  (694 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (43 14)  (697 334)  (697 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (47 14)  (701 334)  (701 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (704 334)  (704 334)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (668 335)  (668 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (15 15)  (669 335)  (669 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (16 15)  (670 335)  (670 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (675 335)  (675 335)  routing T_13_20.sp4_h_l_34 <X> T_13_20.lc_trk_g3_7
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (40 15)  (694 335)  (694 335)  LC_7 Logic Functioning bit
 (45 15)  (699 335)  (699 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (44 0)  (752 320)  (752 320)  LC_0 Logic Functioning bit
 (45 0)  (753 320)  (753 320)  LC_0 Logic Functioning bit
 (46 0)  (754 320)  (754 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (45 1)  (753 321)  (753 321)  LC_0 Logic Functioning bit
 (50 1)  (758 321)  (758 321)  Carry_In_Mux bit 

 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_5 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (721 322)  (721 322)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_t_39
 (25 2)  (733 322)  (733 322)  routing T_14_20.bnr_op_6 <X> T_14_20.lc_trk_g0_6
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (44 2)  (752 322)  (752 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_5 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (12 3)  (720 323)  (720 323)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_t_39
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.bnr_op_6 <X> T_14_20.lc_trk_g0_6
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (45 3)  (753 323)  (753 323)  LC_1 Logic Functioning bit
 (46 3)  (754 323)  (754 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (761 323)  (761 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 324)  (729 324)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (44 4)  (752 324)  (752 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (46 4)  (754 324)  (754 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (708 325)  (708 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (8 5)  (716 325)  (716 325)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_v_b_4
 (10 5)  (718 325)  (718 325)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_v_b_4
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (43 5)  (751 325)  (751 325)  LC_2 Logic Functioning bit
 (45 5)  (753 325)  (753 325)  LC_2 Logic Functioning bit
 (51 5)  (759 325)  (759 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 326)  (722 326)  routing T_14_20.sp4_h_l_9 <X> T_14_20.lc_trk_g1_4
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g1_5
 (25 6)  (733 326)  (733 326)  routing T_14_20.bnr_op_6 <X> T_14_20.lc_trk_g1_6
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (44 6)  (752 326)  (752 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (46 6)  (754 326)  (754 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (722 327)  (722 327)  routing T_14_20.sp4_h_l_9 <X> T_14_20.lc_trk_g1_4
 (15 7)  (723 327)  (723 327)  routing T_14_20.sp4_h_l_9 <X> T_14_20.lc_trk_g1_4
 (16 7)  (724 327)  (724 327)  routing T_14_20.sp4_h_l_9 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.bnr_op_6 <X> T_14_20.lc_trk_g1_6
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (45 7)  (753 327)  (753 327)  LC_3 Logic Functioning bit
 (51 7)  (759 327)  (759 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (44 8)  (752 328)  (752 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (52 8)  (760 328)  (760 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (45 9)  (753 329)  (753 329)  LC_4 Logic Functioning bit
 (51 9)  (759 329)  (759 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (714 330)  (714 330)  routing T_14_20.sp4_h_l_36 <X> T_14_20.sp4_v_t_43
 (8 10)  (716 330)  (716 330)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_h_l_42
 (9 10)  (717 330)  (717 330)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_h_l_42
 (10 10)  (718 330)  (718 330)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_h_l_42
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (44 10)  (752 330)  (752 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (51 10)  (759 330)  (759 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (761 330)  (761 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (45 11)  (753 331)  (753 331)  LC_5 Logic Functioning bit
 (11 12)  (719 332)  (719 332)  routing T_14_20.sp4_v_t_38 <X> T_14_20.sp4_v_b_11
 (13 12)  (721 332)  (721 332)  routing T_14_20.sp4_v_t_38 <X> T_14_20.sp4_v_b_11
 (14 12)  (722 332)  (722 332)  routing T_14_20.wire_logic_cluster/lc_0/out <X> T_14_20.lc_trk_g3_0
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (44 12)  (752 332)  (752 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (51 12)  (759 332)  (759 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (761 332)  (761 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (3 13)  (711 333)  (711 333)  routing T_14_20.sp12_h_l_22 <X> T_14_20.sp12_h_r_1
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 333)  (749 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (45 13)  (753 333)  (753 333)  LC_6 Logic Functioning bit
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 334)  (722 334)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g3_4
 (21 14)  (729 334)  (729 334)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g3_7
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (733 334)  (733 334)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g3_6
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (44 14)  (752 334)  (752 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (53 14)  (761 334)  (761 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit
 (45 15)  (753 335)  (753 335)  LC_7 Logic Functioning bit
 (53 15)  (761 335)  (761 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_20

 (3 0)  (765 320)  (765 320)  routing T_15_20.sp12_v_t_23 <X> T_15_20.sp12_v_b_0
 (4 0)  (766 320)  (766 320)  routing T_15_20.sp4_v_t_37 <X> T_15_20.sp4_v_b_0
 (8 0)  (770 320)  (770 320)  routing T_15_20.sp4_h_l_36 <X> T_15_20.sp4_h_r_1
 (15 0)  (777 320)  (777 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (16 0)  (778 320)  (778 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (40 0)  (802 320)  (802 320)  LC_0 Logic Functioning bit
 (14 1)  (776 321)  (776 321)  routing T_15_20.sp4_r_v_b_35 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.input_2_0
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (16 2)  (778 322)  (778 322)  routing T_15_20.sp12_h_r_13 <X> T_15_20.lc_trk_g0_5
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (9 3)  (771 323)  (771 323)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_36
 (13 3)  (775 323)  (775 323)  routing T_15_20.sp4_v_b_9 <X> T_15_20.sp4_h_l_39
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (15 4)  (777 324)  (777 324)  routing T_15_20.sp4_h_r_1 <X> T_15_20.lc_trk_g1_1
 (16 4)  (778 324)  (778 324)  routing T_15_20.sp4_h_r_1 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (783 324)  (783 324)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (40 4)  (802 324)  (802 324)  LC_2 Logic Functioning bit
 (50 4)  (812 324)  (812 324)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (780 325)  (780 325)  routing T_15_20.sp4_h_r_1 <X> T_15_20.lc_trk_g1_1
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (24 6)  (786 326)  (786 326)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 326)  (795 326)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (21 7)  (783 327)  (783 327)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (14 8)  (776 328)  (776 328)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 328)  (785 328)  routing T_15_20.sp4_v_t_30 <X> T_15_20.lc_trk_g2_3
 (24 8)  (786 328)  (786 328)  routing T_15_20.sp4_v_t_30 <X> T_15_20.lc_trk_g2_3
 (25 8)  (787 328)  (787 328)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g2_2
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 328)  (793 328)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (40 8)  (802 328)  (802 328)  LC_4 Logic Functioning bit
 (50 8)  (812 328)  (812 328)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 329)  (777 329)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (16 9)  (778 329)  (778 329)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (780 329)  (780 329)  routing T_15_20.sp4_r_v_b_33 <X> T_15_20.lc_trk_g2_1
 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (14 10)  (776 330)  (776 330)  routing T_15_20.rgt_op_4 <X> T_15_20.lc_trk_g2_4
 (15 10)  (777 330)  (777 330)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g2_5
 (21 10)  (783 330)  (783 330)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (766 331)  (766 331)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_l_43
 (15 11)  (777 331)  (777 331)  routing T_15_20.rgt_op_4 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (48 11)  (810 331)  (810 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (814 331)  (814 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_11
 (14 12)  (776 332)  (776 332)  routing T_15_20.wire_logic_cluster/lc_0/out <X> T_15_20.lc_trk_g3_0
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.rgt_op_3 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.rgt_op_3 <X> T_15_20.lc_trk_g3_3
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 332)  (790 332)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (12 13)  (774 333)  (774 333)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_11
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g3_2
 (25 13)  (787 333)  (787 333)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g3_2
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g3_5
 (25 14)  (787 334)  (787 334)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g3_6
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (18 15)  (780 335)  (780 335)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g3_5
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (44 0)  (860 320)  (860 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (48 0)  (864 320)  (864 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.bot_op_2 <X> T_16_20.lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (857 321)  (857 321)  LC_0 Logic Functioning bit
 (43 1)  (859 321)  (859 321)  LC_0 Logic Functioning bit
 (45 1)  (861 321)  (861 321)  LC_0 Logic Functioning bit
 (50 1)  (866 321)  (866 321)  Carry_In_Mux bit 

 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_5 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (39 2)  (855 322)  (855 322)  LC_1 Logic Functioning bit
 (44 2)  (860 322)  (860 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (46 2)  (862 322)  (862 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_5 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 323)  (843 323)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (45 3)  (861 323)  (861 323)  LC_1 Logic Functioning bit
 (0 4)  (816 324)  (816 324)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (837 324)  (837 324)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (44 4)  (860 324)  (860 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (46 4)  (862 324)  (862 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 325)  (840 325)  routing T_16_20.bot_op_2 <X> T_16_20.lc_trk_g1_2
 (26 5)  (842 325)  (842 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (45 5)  (861 325)  (861 325)  LC_2 Logic Functioning bit
 (6 6)  (822 326)  (822 326)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_t_38
 (12 6)  (828 326)  (828 326)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g1_5
 (21 6)  (837 326)  (837 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 326)  (841 326)  routing T_16_20.wire_logic_cluster/lc_6/out <X> T_16_20.lc_trk_g1_6
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (44 6)  (860 326)  (860 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (11 7)  (827 327)  (827 327)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (13 7)  (829 327)  (829 327)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (22 7)  (838 327)  (838 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (45 7)  (861 327)  (861 327)  LC_3 Logic Functioning bit
 (25 8)  (841 328)  (841 328)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 328)  (844 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (44 8)  (860 328)  (860 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (10 9)  (826 329)  (826 329)  routing T_16_20.sp4_h_r_2 <X> T_16_20.sp4_v_b_7
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 329)  (839 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (26 9)  (842 329)  (842 329)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (857 329)  (857 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (45 9)  (861 329)  (861 329)  LC_4 Logic Functioning bit
 (8 10)  (824 330)  (824 330)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_l_42
 (9 10)  (825 330)  (825 330)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_l_42
 (10 10)  (826 330)  (826 330)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_l_42
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (44 10)  (860 330)  (860 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (26 11)  (842 331)  (842 331)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (857 331)  (857 331)  LC_5 Logic Functioning bit
 (43 11)  (859 331)  (859 331)  LC_5 Logic Functioning bit
 (45 11)  (861 331)  (861 331)  LC_5 Logic Functioning bit
 (14 12)  (830 332)  (830 332)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g3_0
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (25 12)  (841 332)  (841 332)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g3_2
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (44 12)  (860 332)  (860 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (51 12)  (867 332)  (867 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 333)  (846 333)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit
 (45 13)  (861 333)  (861 333)  LC_6 Logic Functioning bit
 (0 14)  (816 334)  (816 334)  routing T_16_20.glb_netwk_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 334)  (830 334)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g3_4
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (51 14)  (867 334)  (867 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (821 335)  (821 335)  routing T_16_20.sp4_h_l_44 <X> T_16_20.sp4_v_t_44
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (45 15)  (861 335)  (861 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (3 1)  (877 321)  (877 321)  routing T_17_20.sp12_h_l_23 <X> T_17_20.sp12_v_b_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_5 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_5 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (12 3)  (886 323)  (886 323)  routing T_17_20.sp4_h_l_39 <X> T_17_20.sp4_v_t_39
 (14 8)  (888 328)  (888 328)  routing T_17_20.wire_logic_cluster/lc_0/out <X> T_17_20.lc_trk_g2_0
 (15 8)  (889 328)  (889 328)  routing T_17_20.rgt_op_1 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.rgt_op_1 <X> T_17_20.lc_trk_g2_1
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (12 10)  (886 330)  (886 330)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_45
 (11 11)  (885 331)  (885 331)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_45
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_5 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_5 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (26 3)  (954 323)  (954 323)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (40 3)  (968 323)  (968 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (46 10)  (974 330)  (974 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (979 330)  (979 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 333)  (953 333)  routing T_18_20.sp4_r_v_b_42 <X> T_18_20.lc_trk_g3_2


LogicTile_22_20

 (3 9)  (1147 329)  (1147 329)  routing T_22_20.sp12_h_l_22 <X> T_22_20.sp12_v_b_1


LogicTile_26_20

 (3 13)  (1351 333)  (1351 333)  routing T_26_20.sp12_h_l_22 <X> T_26_20.sp12_h_r_1


LogicTile_29_20

 (19 14)  (1529 334)  (1529 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_32_20

 (11 8)  (1683 328)  (1683 328)  routing T_32_20.sp4_h_l_39 <X> T_32_20.sp4_v_b_8
 (13 8)  (1685 328)  (1685 328)  routing T_32_20.sp4_h_l_39 <X> T_32_20.sp4_v_b_8
 (12 9)  (1684 329)  (1684 329)  routing T_32_20.sp4_h_l_39 <X> T_32_20.sp4_v_b_8


LogicTile_1_19

 (1 2)  (19 306)  (19 306)  routing T_1_19.glb_netwk_5 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (20 306)  (20 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (18 307)  (18 307)  routing T_1_19.glb_netwk_5 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (5 4)  (23 308)  (23 308)  routing T_1_19.sp4_v_b_3 <X> T_1_19.sp4_h_r_3
 (6 5)  (24 309)  (24 309)  routing T_1_19.sp4_v_b_3 <X> T_1_19.sp4_h_r_3
 (13 9)  (31 313)  (31 313)  routing T_1_19.sp4_v_t_38 <X> T_1_19.sp4_h_r_8
 (17 9)  (35 313)  (35 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 10)  (44 314)  (44 314)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 314)  (45 314)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 314)  (46 314)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 314)  (47 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 314)  (48 314)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 314)  (50 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 314)  (51 314)  routing T_1_19.lc_trk_g2_0 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 314)  (54 314)  LC_5 Logic Functioning bit
 (38 10)  (56 314)  (56 314)  LC_5 Logic Functioning bit
 (40 10)  (58 314)  (58 314)  LC_5 Logic Functioning bit
 (42 10)  (60 314)  (60 314)  LC_5 Logic Functioning bit
 (45 10)  (63 314)  (63 314)  LC_5 Logic Functioning bit
 (46 10)  (64 314)  (64 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (71 314)  (71 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (27 11)  (45 315)  (45 315)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 315)  (46 315)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 315)  (47 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 315)  (54 315)  LC_5 Logic Functioning bit
 (38 11)  (56 315)  (56 315)  LC_5 Logic Functioning bit
 (41 11)  (59 315)  (59 315)  LC_5 Logic Functioning bit
 (43 11)  (61 315)  (61 315)  LC_5 Logic Functioning bit
 (45 11)  (63 315)  (63 315)  LC_5 Logic Functioning bit
 (51 11)  (69 315)  (69 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 14)  (18 318)  (18 318)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 318)  (19 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (21 318)  (21 318)  routing T_1_19.sp12_h_r_1 <X> T_1_19.sp12_v_t_22
 (17 14)  (35 318)  (35 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 318)  (36 318)  routing T_1_19.wire_logic_cluster/lc_5/out <X> T_1_19.lc_trk_g3_5
 (0 15)  (18 319)  (18 319)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (21 319)  (21 319)  routing T_1_19.sp12_h_r_1 <X> T_1_19.sp12_v_t_22
 (14 15)  (32 319)  (32 319)  routing T_1_19.sp4_h_l_17 <X> T_1_19.lc_trk_g3_4
 (15 15)  (33 319)  (33 319)  routing T_1_19.sp4_h_l_17 <X> T_1_19.lc_trk_g3_4
 (16 15)  (34 319)  (34 319)  routing T_1_19.sp4_h_l_17 <X> T_1_19.lc_trk_g3_4
 (17 15)  (35 319)  (35 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_2_19

 (17 0)  (89 304)  (89 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 304)  (90 304)  routing T_2_19.wire_logic_cluster/lc_1/out <X> T_2_19.lc_trk_g0_1
 (22 0)  (94 304)  (94 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (101 304)  (101 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 304)  (102 304)  routing T_2_19.lc_trk_g0_5 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 304)  (103 304)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 304)  (104 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 304)  (105 304)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (41 0)  (113 304)  (113 304)  LC_0 Logic Functioning bit
 (43 0)  (115 304)  (115 304)  LC_0 Logic Functioning bit
 (41 1)  (113 305)  (113 305)  LC_0 Logic Functioning bit
 (43 1)  (115 305)  (115 305)  LC_0 Logic Functioning bit
 (47 1)  (119 305)  (119 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (73 306)  (73 306)  routing T_2_19.glb_netwk_5 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (86 306)  (86 306)  routing T_2_19.sp4_v_t_1 <X> T_2_19.lc_trk_g0_4
 (15 2)  (87 306)  (87 306)  routing T_2_19.sp4_h_r_21 <X> T_2_19.lc_trk_g0_5
 (16 2)  (88 306)  (88 306)  routing T_2_19.sp4_h_r_21 <X> T_2_19.lc_trk_g0_5
 (17 2)  (89 306)  (89 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (90 306)  (90 306)  routing T_2_19.sp4_h_r_21 <X> T_2_19.lc_trk_g0_5
 (28 2)  (100 306)  (100 306)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 306)  (101 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 306)  (103 306)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 306)  (104 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 306)  (108 306)  LC_1 Logic Functioning bit
 (38 2)  (110 306)  (110 306)  LC_1 Logic Functioning bit
 (43 2)  (115 306)  (115 306)  LC_1 Logic Functioning bit
 (45 2)  (117 306)  (117 306)  LC_1 Logic Functioning bit
 (50 2)  (122 306)  (122 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 307)  (72 307)  routing T_2_19.glb_netwk_5 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (14 3)  (86 307)  (86 307)  routing T_2_19.sp4_v_t_1 <X> T_2_19.lc_trk_g0_4
 (16 3)  (88 307)  (88 307)  routing T_2_19.sp4_v_t_1 <X> T_2_19.lc_trk_g0_4
 (17 3)  (89 307)  (89 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (90 307)  (90 307)  routing T_2_19.sp4_h_r_21 <X> T_2_19.lc_trk_g0_5
 (22 3)  (94 307)  (94 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 307)  (96 307)  routing T_2_19.bot_op_6 <X> T_2_19.lc_trk_g0_6
 (29 3)  (101 307)  (101 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 307)  (102 307)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (109 307)  (109 307)  LC_1 Logic Functioning bit
 (39 3)  (111 307)  (111 307)  LC_1 Logic Functioning bit
 (43 3)  (115 307)  (115 307)  LC_1 Logic Functioning bit
 (45 3)  (117 307)  (117 307)  LC_1 Logic Functioning bit
 (25 4)  (97 308)  (97 308)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g1_2
 (29 4)  (101 308)  (101 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 308)  (104 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 308)  (106 308)  routing T_2_19.lc_trk_g1_0 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (112 308)  (112 308)  LC_2 Logic Functioning bit
 (42 4)  (114 308)  (114 308)  LC_2 Logic Functioning bit
 (14 5)  (86 309)  (86 309)  routing T_2_19.sp4_r_v_b_24 <X> T_2_19.lc_trk_g1_0
 (17 5)  (89 309)  (89 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (94 309)  (94 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (96 309)  (96 309)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g1_2
 (25 5)  (97 309)  (97 309)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g1_2
 (30 5)  (102 309)  (102 309)  routing T_2_19.lc_trk_g0_3 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 309)  (112 309)  LC_2 Logic Functioning bit
 (42 5)  (114 309)  (114 309)  LC_2 Logic Functioning bit
 (15 7)  (87 311)  (87 311)  routing T_2_19.sp4_v_t_9 <X> T_2_19.lc_trk_g1_4
 (16 7)  (88 311)  (88 311)  routing T_2_19.sp4_v_t_9 <X> T_2_19.lc_trk_g1_4
 (17 7)  (89 311)  (89 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (25 8)  (97 312)  (97 312)  routing T_2_19.wire_logic_cluster/lc_2/out <X> T_2_19.lc_trk_g2_2
 (22 9)  (94 313)  (94 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (14 10)  (86 314)  (86 314)  routing T_2_19.sp4_h_r_44 <X> T_2_19.lc_trk_g2_4
 (15 10)  (87 314)  (87 314)  routing T_2_19.sp4_h_r_45 <X> T_2_19.lc_trk_g2_5
 (16 10)  (88 314)  (88 314)  routing T_2_19.sp4_h_r_45 <X> T_2_19.lc_trk_g2_5
 (17 10)  (89 314)  (89 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (90 314)  (90 314)  routing T_2_19.sp4_h_r_45 <X> T_2_19.lc_trk_g2_5
 (28 10)  (100 314)  (100 314)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 314)  (101 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 314)  (102 314)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 314)  (103 314)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 314)  (104 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (107 314)  (107 314)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.input_2_5
 (36 10)  (108 314)  (108 314)  LC_5 Logic Functioning bit
 (38 10)  (110 314)  (110 314)  LC_5 Logic Functioning bit
 (40 10)  (112 314)  (112 314)  LC_5 Logic Functioning bit
 (45 10)  (117 314)  (117 314)  LC_5 Logic Functioning bit
 (47 10)  (119 314)  (119 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (86 315)  (86 315)  routing T_2_19.sp4_h_r_44 <X> T_2_19.lc_trk_g2_4
 (15 11)  (87 315)  (87 315)  routing T_2_19.sp4_h_r_44 <X> T_2_19.lc_trk_g2_4
 (16 11)  (88 315)  (88 315)  routing T_2_19.sp4_h_r_44 <X> T_2_19.lc_trk_g2_4
 (17 11)  (89 315)  (89 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (90 315)  (90 315)  routing T_2_19.sp4_h_r_45 <X> T_2_19.lc_trk_g2_5
 (22 11)  (94 315)  (94 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 315)  (95 315)  routing T_2_19.sp4_h_r_30 <X> T_2_19.lc_trk_g2_6
 (24 11)  (96 315)  (96 315)  routing T_2_19.sp4_h_r_30 <X> T_2_19.lc_trk_g2_6
 (25 11)  (97 315)  (97 315)  routing T_2_19.sp4_h_r_30 <X> T_2_19.lc_trk_g2_6
 (26 11)  (98 315)  (98 315)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 315)  (99 315)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 315)  (101 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 315)  (104 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (106 315)  (106 315)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.input_2_5
 (37 11)  (109 315)  (109 315)  LC_5 Logic Functioning bit
 (39 11)  (111 315)  (111 315)  LC_5 Logic Functioning bit
 (40 11)  (112 315)  (112 315)  LC_5 Logic Functioning bit
 (45 11)  (117 315)  (117 315)  LC_5 Logic Functioning bit
 (22 13)  (94 317)  (94 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (95 317)  (95 317)  routing T_2_19.sp12_v_t_9 <X> T_2_19.lc_trk_g3_2
 (0 14)  (72 318)  (72 318)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 318)  (73 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (100 318)  (100 318)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 318)  (101 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 318)  (102 318)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 318)  (103 318)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 318)  (104 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 318)  (108 318)  LC_7 Logic Functioning bit
 (38 14)  (110 318)  (110 318)  LC_7 Logic Functioning bit
 (0 15)  (72 319)  (72 319)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (26 15)  (98 319)  (98 319)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 319)  (99 319)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 319)  (100 319)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 319)  (101 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 319)  (102 319)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 319)  (103 319)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 319)  (104 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (108 319)  (108 319)  LC_7 Logic Functioning bit
 (38 15)  (110 319)  (110 319)  LC_7 Logic Functioning bit
 (41 15)  (113 319)  (113 319)  LC_7 Logic Functioning bit
 (48 15)  (120 319)  (120 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_19

 (1 2)  (127 306)  (127 306)  routing T_3_19.glb_netwk_5 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (153 306)  (153 306)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 306)  (154 306)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 306)  (155 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 306)  (158 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 306)  (160 306)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 306)  (161 306)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.input_2_1
 (39 2)  (165 306)  (165 306)  LC_1 Logic Functioning bit
 (45 2)  (171 306)  (171 306)  LC_1 Logic Functioning bit
 (46 2)  (172 306)  (172 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (179 306)  (179 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (126 307)  (126 307)  routing T_3_19.glb_netwk_5 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (12 3)  (138 307)  (138 307)  routing T_3_19.sp4_h_l_39 <X> T_3_19.sp4_v_t_39
 (28 3)  (154 307)  (154 307)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 307)  (155 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 307)  (157 307)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 307)  (158 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (159 307)  (159 307)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.input_2_1
 (38 3)  (164 307)  (164 307)  LC_1 Logic Functioning bit
 (41 3)  (167 307)  (167 307)  LC_1 Logic Functioning bit
 (43 3)  (169 307)  (169 307)  LC_1 Logic Functioning bit
 (45 3)  (171 307)  (171 307)  LC_1 Logic Functioning bit
 (52 3)  (178 307)  (178 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 4)  (148 308)  (148 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (147 309)  (147 309)  routing T_3_19.sp4_r_v_b_27 <X> T_3_19.lc_trk_g1_3
 (10 6)  (136 310)  (136 310)  routing T_3_19.sp4_v_b_11 <X> T_3_19.sp4_h_l_41
 (28 6)  (154 310)  (154 310)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 310)  (155 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 310)  (156 310)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 310)  (158 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 310)  (160 310)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 310)  (162 310)  LC_3 Logic Functioning bit
 (38 6)  (164 310)  (164 310)  LC_3 Logic Functioning bit
 (47 6)  (173 310)  (173 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (9 7)  (135 311)  (135 311)  routing T_3_19.sp4_v_b_8 <X> T_3_19.sp4_v_t_41
 (10 7)  (136 311)  (136 311)  routing T_3_19.sp4_v_b_8 <X> T_3_19.sp4_v_t_41
 (30 7)  (156 311)  (156 311)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 311)  (157 311)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 311)  (162 311)  LC_3 Logic Functioning bit
 (38 7)  (164 311)  (164 311)  LC_3 Logic Functioning bit
 (48 7)  (174 311)  (174 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (143 312)  (143 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (151 312)  (151 312)  routing T_3_19.bnl_op_2 <X> T_3_19.lc_trk_g2_2
 (26 8)  (152 312)  (152 312)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 312)  (153 312)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 312)  (154 312)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 312)  (155 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 312)  (156 312)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 312)  (158 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 312)  (159 312)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 312)  (160 312)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 312)  (163 312)  LC_4 Logic Functioning bit
 (39 8)  (165 312)  (165 312)  LC_4 Logic Functioning bit
 (40 8)  (166 312)  (166 312)  LC_4 Logic Functioning bit
 (42 8)  (168 312)  (168 312)  LC_4 Logic Functioning bit
 (22 9)  (148 313)  (148 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (151 313)  (151 313)  routing T_3_19.bnl_op_2 <X> T_3_19.lc_trk_g2_2
 (27 9)  (153 313)  (153 313)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 313)  (154 313)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 313)  (155 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 313)  (157 313)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (166 313)  (166 313)  LC_4 Logic Functioning bit
 (42 9)  (168 313)  (168 313)  LC_4 Logic Functioning bit
 (4 10)  (130 314)  (130 314)  routing T_3_19.sp4_h_r_0 <X> T_3_19.sp4_v_t_43
 (6 10)  (132 314)  (132 314)  routing T_3_19.sp4_h_r_0 <X> T_3_19.sp4_v_t_43
 (16 10)  (142 314)  (142 314)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g2_5
 (17 10)  (143 314)  (143 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (144 314)  (144 314)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g2_5
 (25 10)  (151 314)  (151 314)  routing T_3_19.sp12_v_b_6 <X> T_3_19.lc_trk_g2_6
 (26 10)  (152 314)  (152 314)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 314)  (154 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 314)  (155 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 314)  (156 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 314)  (157 314)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 314)  (158 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 314)  (159 314)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 314)  (160 314)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (39 10)  (165 314)  (165 314)  LC_5 Logic Functioning bit
 (45 10)  (171 314)  (171 314)  LC_5 Logic Functioning bit
 (46 10)  (172 314)  (172 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (176 314)  (176 314)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (131 315)  (131 315)  routing T_3_19.sp4_h_r_0 <X> T_3_19.sp4_v_t_43
 (11 11)  (137 315)  (137 315)  routing T_3_19.sp4_h_r_8 <X> T_3_19.sp4_h_l_45
 (14 11)  (140 315)  (140 315)  routing T_3_19.sp4_r_v_b_36 <X> T_3_19.lc_trk_g2_4
 (17 11)  (143 315)  (143 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (144 315)  (144 315)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g2_5
 (22 11)  (148 315)  (148 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (150 315)  (150 315)  routing T_3_19.sp12_v_b_6 <X> T_3_19.lc_trk_g2_6
 (25 11)  (151 315)  (151 315)  routing T_3_19.sp12_v_b_6 <X> T_3_19.lc_trk_g2_6
 (26 11)  (152 315)  (152 315)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 315)  (153 315)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 315)  (154 315)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 315)  (155 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (38 11)  (164 315)  (164 315)  LC_5 Logic Functioning bit
 (41 11)  (167 315)  (167 315)  LC_5 Logic Functioning bit
 (45 11)  (171 315)  (171 315)  LC_5 Logic Functioning bit
 (51 11)  (177 315)  (177 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (131 316)  (131 316)  routing T_3_19.sp4_v_b_9 <X> T_3_19.sp4_h_r_9
 (17 12)  (143 316)  (143 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 316)  (144 316)  routing T_3_19.wire_logic_cluster/lc_1/out <X> T_3_19.lc_trk_g3_1
 (6 13)  (132 317)  (132 317)  routing T_3_19.sp4_v_b_9 <X> T_3_19.sp4_h_r_9
 (22 13)  (148 317)  (148 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (151 317)  (151 317)  routing T_3_19.sp4_r_v_b_42 <X> T_3_19.lc_trk_g3_2
 (0 14)  (126 318)  (126 318)  routing T_3_19.glb_netwk_6 <X> T_3_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 318)  (127 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (131 318)  (131 318)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_l_44
 (17 14)  (143 318)  (143 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (144 318)  (144 318)  routing T_3_19.wire_logic_cluster/lc_5/out <X> T_3_19.lc_trk_g3_5
 (21 14)  (147 318)  (147 318)  routing T_3_19.sp12_v_b_7 <X> T_3_19.lc_trk_g3_7
 (22 14)  (148 318)  (148 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (150 318)  (150 318)  routing T_3_19.sp12_v_b_7 <X> T_3_19.lc_trk_g3_7
 (26 14)  (152 318)  (152 318)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (154 318)  (154 318)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 318)  (155 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 318)  (157 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 318)  (158 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 318)  (159 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 318)  (160 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (166 318)  (166 318)  LC_7 Logic Functioning bit
 (42 14)  (168 318)  (168 318)  LC_7 Logic Functioning bit
 (0 15)  (126 319)  (126 319)  routing T_3_19.glb_netwk_6 <X> T_3_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (130 319)  (130 319)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_l_44
 (6 15)  (132 319)  (132 319)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_l_44
 (14 15)  (140 319)  (140 319)  routing T_3_19.tnl_op_4 <X> T_3_19.lc_trk_g3_4
 (15 15)  (141 319)  (141 319)  routing T_3_19.tnl_op_4 <X> T_3_19.lc_trk_g3_4
 (17 15)  (143 319)  (143 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (147 319)  (147 319)  routing T_3_19.sp12_v_b_7 <X> T_3_19.lc_trk_g3_7
 (22 15)  (148 319)  (148 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (153 319)  (153 319)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 319)  (154 319)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 319)  (155 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 319)  (156 319)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 319)  (157 319)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (40 15)  (166 319)  (166 319)  LC_7 Logic Functioning bit
 (41 15)  (167 319)  (167 319)  LC_7 Logic Functioning bit
 (42 15)  (168 319)  (168 319)  LC_7 Logic Functioning bit
 (43 15)  (169 319)  (169 319)  LC_7 Logic Functioning bit
 (46 15)  (172 319)  (172 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (179 319)  (179 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_19

 (8 0)  (188 304)  (188 304)  routing T_4_19.sp4_v_b_7 <X> T_4_19.sp4_h_r_1
 (9 0)  (189 304)  (189 304)  routing T_4_19.sp4_v_b_7 <X> T_4_19.sp4_h_r_1
 (10 0)  (190 304)  (190 304)  routing T_4_19.sp4_v_b_7 <X> T_4_19.sp4_h_r_1
 (27 0)  (207 304)  (207 304)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 304)  (208 304)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 304)  (209 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 304)  (212 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 304)  (216 304)  LC_0 Logic Functioning bit
 (37 0)  (217 304)  (217 304)  LC_0 Logic Functioning bit
 (38 0)  (218 304)  (218 304)  LC_0 Logic Functioning bit
 (39 0)  (219 304)  (219 304)  LC_0 Logic Functioning bit
 (44 0)  (224 304)  (224 304)  LC_0 Logic Functioning bit
 (46 0)  (226 304)  (226 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (210 305)  (210 305)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (40 1)  (220 305)  (220 305)  LC_0 Logic Functioning bit
 (41 1)  (221 305)  (221 305)  LC_0 Logic Functioning bit
 (42 1)  (222 305)  (222 305)  LC_0 Logic Functioning bit
 (43 1)  (223 305)  (223 305)  LC_0 Logic Functioning bit
 (50 1)  (230 305)  (230 305)  Carry_In_Mux bit 

 (4 2)  (184 306)  (184 306)  routing T_4_19.sp4_h_r_0 <X> T_4_19.sp4_v_t_37
 (29 2)  (209 306)  (209 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 306)  (210 306)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 306)  (212 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 306)  (216 306)  LC_1 Logic Functioning bit
 (37 2)  (217 306)  (217 306)  LC_1 Logic Functioning bit
 (38 2)  (218 306)  (218 306)  LC_1 Logic Functioning bit
 (39 2)  (219 306)  (219 306)  LC_1 Logic Functioning bit
 (44 2)  (224 306)  (224 306)  LC_1 Logic Functioning bit
 (47 2)  (227 306)  (227 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (185 307)  (185 307)  routing T_4_19.sp4_h_r_0 <X> T_4_19.sp4_v_t_37
 (10 3)  (190 307)  (190 307)  routing T_4_19.sp4_h_l_45 <X> T_4_19.sp4_v_t_36
 (22 3)  (202 307)  (202 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (203 307)  (203 307)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g0_6
 (24 3)  (204 307)  (204 307)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g0_6
 (25 3)  (205 307)  (205 307)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g0_6
 (30 3)  (210 307)  (210 307)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (40 3)  (220 307)  (220 307)  LC_1 Logic Functioning bit
 (41 3)  (221 307)  (221 307)  LC_1 Logic Functioning bit
 (42 3)  (222 307)  (222 307)  LC_1 Logic Functioning bit
 (43 3)  (223 307)  (223 307)  LC_1 Logic Functioning bit
 (19 4)  (199 308)  (199 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (27 4)  (207 308)  (207 308)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 308)  (209 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 308)  (210 308)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 308)  (212 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 308)  (216 308)  LC_2 Logic Functioning bit
 (37 4)  (217 308)  (217 308)  LC_2 Logic Functioning bit
 (38 4)  (218 308)  (218 308)  LC_2 Logic Functioning bit
 (39 4)  (219 308)  (219 308)  LC_2 Logic Functioning bit
 (44 4)  (224 308)  (224 308)  LC_2 Logic Functioning bit
 (30 5)  (210 309)  (210 309)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (220 309)  (220 309)  LC_2 Logic Functioning bit
 (41 5)  (221 309)  (221 309)  LC_2 Logic Functioning bit
 (42 5)  (222 309)  (222 309)  LC_2 Logic Functioning bit
 (43 5)  (223 309)  (223 309)  LC_2 Logic Functioning bit
 (46 5)  (226 309)  (226 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (25 6)  (205 310)  (205 310)  routing T_4_19.sp4_h_r_14 <X> T_4_19.lc_trk_g1_6
 (28 6)  (208 310)  (208 310)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 310)  (209 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 310)  (210 310)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 310)  (212 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 310)  (216 310)  LC_3 Logic Functioning bit
 (37 6)  (217 310)  (217 310)  LC_3 Logic Functioning bit
 (38 6)  (218 310)  (218 310)  LC_3 Logic Functioning bit
 (39 6)  (219 310)  (219 310)  LC_3 Logic Functioning bit
 (44 6)  (224 310)  (224 310)  LC_3 Logic Functioning bit
 (9 7)  (189 311)  (189 311)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_v_t_41
 (10 7)  (190 311)  (190 311)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_v_t_41
 (22 7)  (202 311)  (202 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (203 311)  (203 311)  routing T_4_19.sp4_h_r_14 <X> T_4_19.lc_trk_g1_6
 (24 7)  (204 311)  (204 311)  routing T_4_19.sp4_h_r_14 <X> T_4_19.lc_trk_g1_6
 (30 7)  (210 311)  (210 311)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 311)  (216 311)  LC_3 Logic Functioning bit
 (37 7)  (217 311)  (217 311)  LC_3 Logic Functioning bit
 (38 7)  (218 311)  (218 311)  LC_3 Logic Functioning bit
 (39 7)  (219 311)  (219 311)  LC_3 Logic Functioning bit
 (12 8)  (192 312)  (192 312)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8
 (14 8)  (194 312)  (194 312)  routing T_4_19.sp4_v_t_21 <X> T_4_19.lc_trk_g2_0
 (21 8)  (201 312)  (201 312)  routing T_4_19.sp4_v_t_22 <X> T_4_19.lc_trk_g2_3
 (22 8)  (202 312)  (202 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (203 312)  (203 312)  routing T_4_19.sp4_v_t_22 <X> T_4_19.lc_trk_g2_3
 (28 8)  (208 312)  (208 312)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 312)  (209 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 312)  (210 312)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 312)  (212 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 312)  (216 312)  LC_4 Logic Functioning bit
 (37 8)  (217 312)  (217 312)  LC_4 Logic Functioning bit
 (38 8)  (218 312)  (218 312)  LC_4 Logic Functioning bit
 (39 8)  (219 312)  (219 312)  LC_4 Logic Functioning bit
 (44 8)  (224 312)  (224 312)  LC_4 Logic Functioning bit
 (46 8)  (226 312)  (226 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (191 313)  (191 313)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8
 (13 9)  (193 313)  (193 313)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8
 (14 9)  (194 313)  (194 313)  routing T_4_19.sp4_v_t_21 <X> T_4_19.lc_trk_g2_0
 (16 9)  (196 313)  (196 313)  routing T_4_19.sp4_v_t_21 <X> T_4_19.lc_trk_g2_0
 (17 9)  (197 313)  (197 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (201 313)  (201 313)  routing T_4_19.sp4_v_t_22 <X> T_4_19.lc_trk_g2_3
 (30 9)  (210 313)  (210 313)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (40 9)  (220 313)  (220 313)  LC_4 Logic Functioning bit
 (41 9)  (221 313)  (221 313)  LC_4 Logic Functioning bit
 (42 9)  (222 313)  (222 313)  LC_4 Logic Functioning bit
 (43 9)  (223 313)  (223 313)  LC_4 Logic Functioning bit
 (21 10)  (201 314)  (201 314)  routing T_4_19.sp4_v_t_18 <X> T_4_19.lc_trk_g2_7
 (22 10)  (202 314)  (202 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (203 314)  (203 314)  routing T_4_19.sp4_v_t_18 <X> T_4_19.lc_trk_g2_7
 (25 10)  (205 314)  (205 314)  routing T_4_19.sp4_v_b_30 <X> T_4_19.lc_trk_g2_6
 (27 10)  (207 314)  (207 314)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 314)  (208 314)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 314)  (209 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 314)  (212 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 314)  (216 314)  LC_5 Logic Functioning bit
 (37 10)  (217 314)  (217 314)  LC_5 Logic Functioning bit
 (38 10)  (218 314)  (218 314)  LC_5 Logic Functioning bit
 (39 10)  (219 314)  (219 314)  LC_5 Logic Functioning bit
 (44 10)  (224 314)  (224 314)  LC_5 Logic Functioning bit
 (4 11)  (184 315)  (184 315)  routing T_4_19.sp4_h_r_10 <X> T_4_19.sp4_h_l_43
 (5 11)  (185 315)  (185 315)  routing T_4_19.sp4_h_l_43 <X> T_4_19.sp4_v_t_43
 (6 11)  (186 315)  (186 315)  routing T_4_19.sp4_h_r_10 <X> T_4_19.sp4_h_l_43
 (8 11)  (188 315)  (188 315)  routing T_4_19.sp4_v_b_4 <X> T_4_19.sp4_v_t_42
 (10 11)  (190 315)  (190 315)  routing T_4_19.sp4_v_b_4 <X> T_4_19.sp4_v_t_42
 (22 11)  (202 315)  (202 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (203 315)  (203 315)  routing T_4_19.sp4_v_b_30 <X> T_4_19.lc_trk_g2_6
 (40 11)  (220 315)  (220 315)  LC_5 Logic Functioning bit
 (41 11)  (221 315)  (221 315)  LC_5 Logic Functioning bit
 (42 11)  (222 315)  (222 315)  LC_5 Logic Functioning bit
 (43 11)  (223 315)  (223 315)  LC_5 Logic Functioning bit
 (51 11)  (231 315)  (231 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (191 316)  (191 316)  routing T_4_19.sp4_v_t_45 <X> T_4_19.sp4_v_b_11
 (16 12)  (196 316)  (196 316)  routing T_4_19.sp4_v_b_33 <X> T_4_19.lc_trk_g3_1
 (17 12)  (197 316)  (197 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (198 316)  (198 316)  routing T_4_19.sp4_v_b_33 <X> T_4_19.lc_trk_g3_1
 (28 12)  (208 316)  (208 316)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 316)  (209 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 316)  (212 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 316)  (216 316)  LC_6 Logic Functioning bit
 (37 12)  (217 316)  (217 316)  LC_6 Logic Functioning bit
 (38 12)  (218 316)  (218 316)  LC_6 Logic Functioning bit
 (39 12)  (219 316)  (219 316)  LC_6 Logic Functioning bit
 (44 12)  (224 316)  (224 316)  LC_6 Logic Functioning bit
 (46 12)  (226 316)  (226 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (188 317)  (188 317)  routing T_4_19.sp4_h_r_10 <X> T_4_19.sp4_v_b_10
 (12 13)  (192 317)  (192 317)  routing T_4_19.sp4_v_t_45 <X> T_4_19.sp4_v_b_11
 (18 13)  (198 317)  (198 317)  routing T_4_19.sp4_v_b_33 <X> T_4_19.lc_trk_g3_1
 (22 13)  (202 317)  (202 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 317)  (203 317)  routing T_4_19.sp4_h_l_15 <X> T_4_19.lc_trk_g3_2
 (24 13)  (204 317)  (204 317)  routing T_4_19.sp4_h_l_15 <X> T_4_19.lc_trk_g3_2
 (25 13)  (205 317)  (205 317)  routing T_4_19.sp4_h_l_15 <X> T_4_19.lc_trk_g3_2
 (30 13)  (210 317)  (210 317)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (220 317)  (220 317)  LC_6 Logic Functioning bit
 (41 13)  (221 317)  (221 317)  LC_6 Logic Functioning bit
 (42 13)  (222 317)  (222 317)  LC_6 Logic Functioning bit
 (43 13)  (223 317)  (223 317)  LC_6 Logic Functioning bit
 (28 14)  (208 318)  (208 318)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 318)  (209 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 318)  (212 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (216 318)  (216 318)  LC_7 Logic Functioning bit
 (37 14)  (217 318)  (217 318)  LC_7 Logic Functioning bit
 (38 14)  (218 318)  (218 318)  LC_7 Logic Functioning bit
 (39 14)  (219 318)  (219 318)  LC_7 Logic Functioning bit
 (44 14)  (224 318)  (224 318)  LC_7 Logic Functioning bit
 (52 14)  (232 318)  (232 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (40 15)  (220 319)  (220 319)  LC_7 Logic Functioning bit
 (41 15)  (221 319)  (221 319)  LC_7 Logic Functioning bit
 (42 15)  (222 319)  (222 319)  LC_7 Logic Functioning bit
 (43 15)  (223 319)  (223 319)  LC_7 Logic Functioning bit


LogicTile_5_19

 (22 0)  (256 304)  (256 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (258 304)  (258 304)  routing T_5_19.top_op_3 <X> T_5_19.lc_trk_g0_3
 (27 0)  (261 304)  (261 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 304)  (262 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 304)  (267 304)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 304)  (268 304)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 304)  (269 304)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.input_2_0
 (40 0)  (274 304)  (274 304)  LC_0 Logic Functioning bit
 (10 1)  (244 305)  (244 305)  routing T_5_19.sp4_h_r_8 <X> T_5_19.sp4_v_b_1
 (11 1)  (245 305)  (245 305)  routing T_5_19.sp4_h_l_39 <X> T_5_19.sp4_h_r_2
 (21 1)  (255 305)  (255 305)  routing T_5_19.top_op_3 <X> T_5_19.lc_trk_g0_3
 (26 1)  (260 305)  (260 305)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 305)  (261 305)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 305)  (265 305)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 305)  (266 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (268 305)  (268 305)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.input_2_0
 (35 1)  (269 305)  (269 305)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.input_2_0
 (1 2)  (235 306)  (235 306)  routing T_5_19.glb_netwk_5 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (238 306)  (238 306)  routing T_5_19.sp4_h_r_0 <X> T_5_19.sp4_v_t_37
 (15 2)  (249 306)  (249 306)  routing T_5_19.sp4_v_b_21 <X> T_5_19.lc_trk_g0_5
 (16 2)  (250 306)  (250 306)  routing T_5_19.sp4_v_b_21 <X> T_5_19.lc_trk_g0_5
 (17 2)  (251 306)  (251 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (261 306)  (261 306)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 306)  (262 306)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 306)  (264 306)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 306)  (265 306)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 306)  (267 306)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (42 2)  (276 306)  (276 306)  LC_1 Logic Functioning bit
 (50 2)  (284 306)  (284 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_5 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (5 3)  (239 307)  (239 307)  routing T_5_19.sp4_h_r_0 <X> T_5_19.sp4_v_t_37
 (14 3)  (248 307)  (248 307)  routing T_5_19.top_op_4 <X> T_5_19.lc_trk_g0_4
 (15 3)  (249 307)  (249 307)  routing T_5_19.top_op_4 <X> T_5_19.lc_trk_g0_4
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (260 307)  (260 307)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (48 3)  (282 307)  (282 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (255 308)  (255 308)  routing T_5_19.wire_logic_cluster/lc_3/out <X> T_5_19.lc_trk_g1_3
 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 308)  (259 308)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g1_2
 (27 4)  (261 308)  (261 308)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 308)  (267 308)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 308)  (269 308)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_2
 (37 4)  (271 308)  (271 308)  LC_2 Logic Functioning bit
 (39 4)  (273 308)  (273 308)  LC_2 Logic Functioning bit
 (42 4)  (276 308)  (276 308)  LC_2 Logic Functioning bit
 (45 4)  (279 308)  (279 308)  LC_2 Logic Functioning bit
 (5 5)  (239 309)  (239 309)  routing T_5_19.sp4_h_r_3 <X> T_5_19.sp4_v_b_3
 (14 5)  (248 309)  (248 309)  routing T_5_19.top_op_0 <X> T_5_19.lc_trk_g1_0
 (15 5)  (249 309)  (249 309)  routing T_5_19.top_op_0 <X> T_5_19.lc_trk_g1_0
 (17 5)  (251 309)  (251 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (256 309)  (256 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (257 309)  (257 309)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g1_2
 (24 5)  (258 309)  (258 309)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g1_2
 (26 5)  (260 309)  (260 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 309)  (261 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 309)  (262 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 309)  (263 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 309)  (264 309)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 309)  (266 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (268 309)  (268 309)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_2
 (36 5)  (270 309)  (270 309)  LC_2 Logic Functioning bit
 (43 5)  (277 309)  (277 309)  LC_2 Logic Functioning bit
 (45 5)  (279 309)  (279 309)  LC_2 Logic Functioning bit
 (48 5)  (282 309)  (282 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (285 309)  (285 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (287 309)  (287 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (237 310)  (237 310)  routing T_5_19.sp12_h_r_0 <X> T_5_19.sp12_v_t_23
 (14 6)  (248 310)  (248 310)  routing T_5_19.sp4_v_b_4 <X> T_5_19.lc_trk_g1_4
 (15 6)  (249 310)  (249 310)  routing T_5_19.sp4_h_r_21 <X> T_5_19.lc_trk_g1_5
 (16 6)  (250 310)  (250 310)  routing T_5_19.sp4_h_r_21 <X> T_5_19.lc_trk_g1_5
 (17 6)  (251 310)  (251 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (252 310)  (252 310)  routing T_5_19.sp4_h_r_21 <X> T_5_19.lc_trk_g1_5
 (21 6)  (255 310)  (255 310)  routing T_5_19.sp4_h_l_10 <X> T_5_19.lc_trk_g1_7
 (22 6)  (256 310)  (256 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (257 310)  (257 310)  routing T_5_19.sp4_h_l_10 <X> T_5_19.lc_trk_g1_7
 (24 6)  (258 310)  (258 310)  routing T_5_19.sp4_h_l_10 <X> T_5_19.lc_trk_g1_7
 (26 6)  (260 310)  (260 310)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 310)  (261 310)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 310)  (262 310)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 310)  (265 310)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 310)  (267 310)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 310)  (269 310)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.input_2_3
 (37 6)  (271 310)  (271 310)  LC_3 Logic Functioning bit
 (39 6)  (273 310)  (273 310)  LC_3 Logic Functioning bit
 (45 6)  (279 310)  (279 310)  LC_3 Logic Functioning bit
 (48 6)  (282 310)  (282 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (3 7)  (237 311)  (237 311)  routing T_5_19.sp12_h_r_0 <X> T_5_19.sp12_v_t_23
 (16 7)  (250 311)  (250 311)  routing T_5_19.sp4_v_b_4 <X> T_5_19.lc_trk_g1_4
 (17 7)  (251 311)  (251 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (252 311)  (252 311)  routing T_5_19.sp4_h_r_21 <X> T_5_19.lc_trk_g1_5
 (21 7)  (255 311)  (255 311)  routing T_5_19.sp4_h_l_10 <X> T_5_19.lc_trk_g1_7
 (27 7)  (261 311)  (261 311)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 311)  (264 311)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 311)  (265 311)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 311)  (266 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (270 311)  (270 311)  LC_3 Logic Functioning bit
 (45 7)  (279 311)  (279 311)  LC_3 Logic Functioning bit
 (53 7)  (287 311)  (287 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (250 312)  (250 312)  routing T_5_19.sp4_v_t_12 <X> T_5_19.lc_trk_g2_1
 (17 8)  (251 312)  (251 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (252 312)  (252 312)  routing T_5_19.sp4_v_t_12 <X> T_5_19.lc_trk_g2_1
 (25 8)  (259 312)  (259 312)  routing T_5_19.sp4_h_r_42 <X> T_5_19.lc_trk_g2_2
 (27 8)  (261 312)  (261 312)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 312)  (265 312)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 312)  (267 312)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 312)  (274 312)  LC_4 Logic Functioning bit
 (42 8)  (276 312)  (276 312)  LC_4 Logic Functioning bit
 (46 8)  (280 312)  (280 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (247 313)  (247 313)  routing T_5_19.sp4_v_t_38 <X> T_5_19.sp4_h_r_8
 (22 9)  (256 313)  (256 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (257 313)  (257 313)  routing T_5_19.sp4_h_r_42 <X> T_5_19.lc_trk_g2_2
 (24 9)  (258 313)  (258 313)  routing T_5_19.sp4_h_r_42 <X> T_5_19.lc_trk_g2_2
 (25 9)  (259 313)  (259 313)  routing T_5_19.sp4_h_r_42 <X> T_5_19.lc_trk_g2_2
 (40 9)  (274 313)  (274 313)  LC_4 Logic Functioning bit
 (42 9)  (276 313)  (276 313)  LC_4 Logic Functioning bit
 (4 10)  (238 314)  (238 314)  routing T_5_19.sp4_h_r_6 <X> T_5_19.sp4_v_t_43
 (11 10)  (245 314)  (245 314)  routing T_5_19.sp4_h_l_38 <X> T_5_19.sp4_v_t_45
 (17 10)  (251 314)  (251 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 314)  (252 314)  routing T_5_19.wire_logic_cluster/lc_5/out <X> T_5_19.lc_trk_g2_5
 (21 10)  (255 314)  (255 314)  routing T_5_19.wire_logic_cluster/lc_7/out <X> T_5_19.lc_trk_g2_7
 (22 10)  (256 314)  (256 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (261 314)  (261 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 314)  (262 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 314)  (267 314)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 314)  (268 314)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (39 10)  (273 314)  (273 314)  LC_5 Logic Functioning bit
 (45 10)  (279 314)  (279 314)  LC_5 Logic Functioning bit
 (50 10)  (284 314)  (284 314)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (239 315)  (239 315)  routing T_5_19.sp4_h_r_6 <X> T_5_19.sp4_v_t_43
 (15 11)  (249 315)  (249 315)  routing T_5_19.sp4_v_t_33 <X> T_5_19.lc_trk_g2_4
 (16 11)  (250 315)  (250 315)  routing T_5_19.sp4_v_t_33 <X> T_5_19.lc_trk_g2_4
 (17 11)  (251 315)  (251 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (256 315)  (256 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (257 315)  (257 315)  routing T_5_19.sp12_v_b_14 <X> T_5_19.lc_trk_g2_6
 (27 11)  (261 315)  (261 315)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 315)  (264 315)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (39 11)  (273 315)  (273 315)  LC_5 Logic Functioning bit
 (40 11)  (274 315)  (274 315)  LC_5 Logic Functioning bit
 (45 11)  (279 315)  (279 315)  LC_5 Logic Functioning bit
 (4 12)  (238 316)  (238 316)  routing T_5_19.sp4_v_t_36 <X> T_5_19.sp4_v_b_9
 (6 12)  (240 316)  (240 316)  routing T_5_19.sp4_v_t_36 <X> T_5_19.sp4_v_b_9
 (10 12)  (244 316)  (244 316)  routing T_5_19.sp4_v_t_40 <X> T_5_19.sp4_h_r_10
 (15 12)  (249 316)  (249 316)  routing T_5_19.sp4_h_r_33 <X> T_5_19.lc_trk_g3_1
 (16 12)  (250 316)  (250 316)  routing T_5_19.sp4_h_r_33 <X> T_5_19.lc_trk_g3_1
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 316)  (252 316)  routing T_5_19.sp4_h_r_33 <X> T_5_19.lc_trk_g3_1
 (22 12)  (256 316)  (256 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (257 316)  (257 316)  routing T_5_19.sp12_v_b_11 <X> T_5_19.lc_trk_g3_3
 (25 12)  (259 316)  (259 316)  routing T_5_19.wire_logic_cluster/lc_2/out <X> T_5_19.lc_trk_g3_2
 (28 12)  (262 316)  (262 316)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 316)  (263 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 316)  (264 316)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 316)  (265 316)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 316)  (267 316)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 316)  (274 316)  LC_6 Logic Functioning bit
 (10 13)  (244 317)  (244 317)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_v_b_10
 (14 13)  (248 317)  (248 317)  routing T_5_19.sp12_v_b_16 <X> T_5_19.lc_trk_g3_0
 (16 13)  (250 317)  (250 317)  routing T_5_19.sp12_v_b_16 <X> T_5_19.lc_trk_g3_0
 (17 13)  (251 317)  (251 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (256 317)  (256 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (260 317)  (260 317)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 317)  (261 317)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 317)  (265 317)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 317)  (266 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (267 317)  (267 317)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.input_2_6
 (35 13)  (269 317)  (269 317)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.input_2_6
 (52 13)  (286 317)  (286 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (234 318)  (234 318)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 318)  (235 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (245 318)  (245 318)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_v_t_46
 (13 14)  (247 318)  (247 318)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_v_t_46
 (15 14)  (249 318)  (249 318)  routing T_5_19.tnr_op_5 <X> T_5_19.lc_trk_g3_5
 (17 14)  (251 318)  (251 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (261 318)  (261 318)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 318)  (262 318)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 318)  (265 318)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (271 318)  (271 318)  LC_7 Logic Functioning bit
 (39 14)  (273 318)  (273 318)  LC_7 Logic Functioning bit
 (45 14)  (279 318)  (279 318)  LC_7 Logic Functioning bit
 (51 14)  (285 318)  (285 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (234 319)  (234 319)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (12 15)  (246 319)  (246 319)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_v_t_46
 (30 15)  (264 319)  (264 319)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (271 319)  (271 319)  LC_7 Logic Functioning bit
 (39 15)  (273 319)  (273 319)  LC_7 Logic Functioning bit
 (45 15)  (279 319)  (279 319)  LC_7 Logic Functioning bit


LogicTile_6_19

 (11 0)  (299 304)  (299 304)  routing T_6_19.sp4_v_t_46 <X> T_6_19.sp4_v_b_2
 (14 0)  (302 304)  (302 304)  routing T_6_19.wire_logic_cluster/lc_0/out <X> T_6_19.lc_trk_g0_0
 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (312 304)  (312 304)  routing T_6_19.top_op_3 <X> T_6_19.lc_trk_g0_3
 (25 0)  (313 304)  (313 304)  routing T_6_19.sp4_v_b_10 <X> T_6_19.lc_trk_g0_2
 (27 0)  (315 304)  (315 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 304)  (316 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 304)  (324 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (41 0)  (329 304)  (329 304)  LC_0 Logic Functioning bit
 (43 0)  (331 304)  (331 304)  LC_0 Logic Functioning bit
 (6 1)  (294 305)  (294 305)  routing T_6_19.sp4_h_l_37 <X> T_6_19.sp4_h_r_0
 (12 1)  (300 305)  (300 305)  routing T_6_19.sp4_v_t_46 <X> T_6_19.sp4_v_b_2
 (17 1)  (305 305)  (305 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (307 305)  (307 305)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (309 305)  (309 305)  routing T_6_19.top_op_3 <X> T_6_19.lc_trk_g0_3
 (22 1)  (310 305)  (310 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (311 305)  (311 305)  routing T_6_19.sp4_v_b_10 <X> T_6_19.lc_trk_g0_2
 (25 1)  (313 305)  (313 305)  routing T_6_19.sp4_v_b_10 <X> T_6_19.lc_trk_g0_2
 (26 1)  (314 305)  (314 305)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 305)  (319 305)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (40 1)  (328 305)  (328 305)  LC_0 Logic Functioning bit
 (42 1)  (330 305)  (330 305)  LC_0 Logic Functioning bit
 (1 2)  (289 306)  (289 306)  routing T_6_19.glb_netwk_5 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (310 306)  (310 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (311 306)  (311 306)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (24 2)  (312 306)  (312 306)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (27 2)  (315 306)  (315 306)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 306)  (316 306)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 306)  (318 306)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 306)  (319 306)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 306)  (322 306)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (39 2)  (327 306)  (327 306)  LC_1 Logic Functioning bit
 (40 2)  (328 306)  (328 306)  LC_1 Logic Functioning bit
 (41 2)  (329 306)  (329 306)  LC_1 Logic Functioning bit
 (50 2)  (338 306)  (338 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_5 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (11 3)  (299 307)  (299 307)  routing T_6_19.sp4_h_r_2 <X> T_6_19.sp4_h_l_39
 (14 3)  (302 307)  (302 307)  routing T_6_19.sp4_r_v_b_28 <X> T_6_19.lc_trk_g0_4
 (17 3)  (305 307)  (305 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (309 307)  (309 307)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (22 3)  (310 307)  (310 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (311 307)  (311 307)  routing T_6_19.sp4_h_r_6 <X> T_6_19.lc_trk_g0_6
 (24 3)  (312 307)  (312 307)  routing T_6_19.sp4_h_r_6 <X> T_6_19.lc_trk_g0_6
 (25 3)  (313 307)  (313 307)  routing T_6_19.sp4_h_r_6 <X> T_6_19.lc_trk_g0_6
 (26 3)  (314 307)  (314 307)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 307)  (318 307)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 307)  (319 307)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (328 307)  (328 307)  LC_1 Logic Functioning bit
 (53 3)  (341 307)  (341 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (289 308)  (289 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (303 308)  (303 308)  routing T_6_19.bot_op_1 <X> T_6_19.lc_trk_g1_1
 (17 4)  (305 308)  (305 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (309 308)  (309 308)  routing T_6_19.wire_logic_cluster/lc_3/out <X> T_6_19.lc_trk_g1_3
 (22 4)  (310 308)  (310 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (315 308)  (315 308)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 308)  (321 308)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 308)  (325 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (41 4)  (329 308)  (329 308)  LC_2 Logic Functioning bit
 (43 4)  (331 308)  (331 308)  LC_2 Logic Functioning bit
 (1 5)  (289 309)  (289 309)  routing T_6_19.lc_trk_g0_2 <X> T_6_19.wire_logic_cluster/lc_7/cen
 (6 5)  (294 309)  (294 309)  routing T_6_19.sp4_h_l_38 <X> T_6_19.sp4_h_r_3
 (22 5)  (310 309)  (310 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (312 309)  (312 309)  routing T_6_19.bot_op_2 <X> T_6_19.lc_trk_g1_2
 (28 5)  (316 309)  (316 309)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 309)  (317 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 309)  (318 309)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (38 5)  (326 309)  (326 309)  LC_2 Logic Functioning bit
 (41 5)  (329 309)  (329 309)  LC_2 Logic Functioning bit
 (43 5)  (331 309)  (331 309)  LC_2 Logic Functioning bit
 (11 6)  (299 310)  (299 310)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_40
 (13 6)  (301 310)  (301 310)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_40
 (22 6)  (310 310)  (310 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (311 310)  (311 310)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g1_7
 (24 6)  (312 310)  (312 310)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g1_7
 (26 6)  (314 310)  (314 310)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 310)  (318 310)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (45 6)  (333 310)  (333 310)  LC_3 Logic Functioning bit
 (50 6)  (338 310)  (338 310)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (297 311)  (297 311)  routing T_6_19.sp4_v_b_4 <X> T_6_19.sp4_v_t_41
 (12 7)  (300 311)  (300 311)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_40
 (21 7)  (309 311)  (309 311)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g1_7
 (22 7)  (310 311)  (310 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (311 311)  (311 311)  routing T_6_19.sp12_h_r_14 <X> T_6_19.lc_trk_g1_6
 (27 7)  (315 311)  (315 311)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 311)  (316 311)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 311)  (324 311)  LC_3 Logic Functioning bit
 (37 7)  (325 311)  (325 311)  LC_3 Logic Functioning bit
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (40 7)  (328 311)  (328 311)  LC_3 Logic Functioning bit
 (42 7)  (330 311)  (330 311)  LC_3 Logic Functioning bit
 (45 7)  (333 311)  (333 311)  LC_3 Logic Functioning bit
 (47 7)  (335 311)  (335 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (336 311)  (336 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (339 311)  (339 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (340 311)  (340 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (3 8)  (291 312)  (291 312)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_v_b_1
 (5 8)  (293 312)  (293 312)  routing T_6_19.sp4_h_l_38 <X> T_6_19.sp4_h_r_6
 (6 8)  (294 312)  (294 312)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_v_b_6
 (14 8)  (302 312)  (302 312)  routing T_6_19.bnl_op_0 <X> T_6_19.lc_trk_g2_0
 (15 8)  (303 312)  (303 312)  routing T_6_19.sp4_h_r_25 <X> T_6_19.lc_trk_g2_1
 (16 8)  (304 312)  (304 312)  routing T_6_19.sp4_h_r_25 <X> T_6_19.lc_trk_g2_1
 (17 8)  (305 312)  (305 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (314 312)  (314 312)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 312)  (318 312)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (323 312)  (323 312)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_4
 (42 8)  (330 312)  (330 312)  LC_4 Logic Functioning bit
 (46 8)  (334 312)  (334 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (291 313)  (291 313)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_v_b_1
 (4 9)  (292 313)  (292 313)  routing T_6_19.sp4_h_l_38 <X> T_6_19.sp4_h_r_6
 (14 9)  (302 313)  (302 313)  routing T_6_19.bnl_op_0 <X> T_6_19.lc_trk_g2_0
 (17 9)  (305 313)  (305 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (306 313)  (306 313)  routing T_6_19.sp4_h_r_25 <X> T_6_19.lc_trk_g2_1
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 313)  (318 313)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 313)  (319 313)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 313)  (320 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (321 313)  (321 313)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_4
 (34 9)  (322 313)  (322 313)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_4
 (35 9)  (323 313)  (323 313)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_4
 (36 9)  (324 313)  (324 313)  LC_4 Logic Functioning bit
 (38 9)  (326 313)  (326 313)  LC_4 Logic Functioning bit
 (43 9)  (331 313)  (331 313)  LC_4 Logic Functioning bit
 (4 10)  (292 314)  (292 314)  routing T_6_19.sp4_h_r_0 <X> T_6_19.sp4_v_t_43
 (6 10)  (294 314)  (294 314)  routing T_6_19.sp4_h_r_0 <X> T_6_19.sp4_v_t_43
 (11 10)  (299 314)  (299 314)  routing T_6_19.sp4_h_l_38 <X> T_6_19.sp4_v_t_45
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (329 314)  (329 314)  LC_5 Logic Functioning bit
 (43 10)  (331 314)  (331 314)  LC_5 Logic Functioning bit
 (46 10)  (334 314)  (334 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (293 315)  (293 315)  routing T_6_19.sp4_h_r_0 <X> T_6_19.sp4_v_t_43
 (15 11)  (303 315)  (303 315)  routing T_6_19.sp4_v_t_33 <X> T_6_19.lc_trk_g2_4
 (16 11)  (304 315)  (304 315)  routing T_6_19.sp4_v_t_33 <X> T_6_19.lc_trk_g2_4
 (17 11)  (305 315)  (305 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (41 11)  (329 315)  (329 315)  LC_5 Logic Functioning bit
 (43 11)  (331 315)  (331 315)  LC_5 Logic Functioning bit
 (8 12)  (296 316)  (296 316)  routing T_6_19.sp4_v_b_10 <X> T_6_19.sp4_h_r_10
 (9 12)  (297 316)  (297 316)  routing T_6_19.sp4_v_b_10 <X> T_6_19.sp4_h_r_10
 (14 12)  (302 316)  (302 316)  routing T_6_19.bnl_op_0 <X> T_6_19.lc_trk_g3_0
 (25 12)  (313 316)  (313 316)  routing T_6_19.rgt_op_2 <X> T_6_19.lc_trk_g3_2
 (27 12)  (315 316)  (315 316)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 316)  (316 316)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 316)  (317 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 316)  (320 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 316)  (321 316)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 316)  (325 316)  LC_6 Logic Functioning bit
 (39 12)  (327 316)  (327 316)  LC_6 Logic Functioning bit
 (41 12)  (329 316)  (329 316)  LC_6 Logic Functioning bit
 (43 12)  (331 316)  (331 316)  LC_6 Logic Functioning bit
 (14 13)  (302 317)  (302 317)  routing T_6_19.bnl_op_0 <X> T_6_19.lc_trk_g3_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (312 317)  (312 317)  routing T_6_19.rgt_op_2 <X> T_6_19.lc_trk_g3_2
 (27 13)  (315 317)  (315 317)  routing T_6_19.lc_trk_g1_1 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 317)  (317 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (325 317)  (325 317)  LC_6 Logic Functioning bit
 (39 13)  (327 317)  (327 317)  LC_6 Logic Functioning bit
 (40 13)  (328 317)  (328 317)  LC_6 Logic Functioning bit
 (42 13)  (330 317)  (330 317)  LC_6 Logic Functioning bit
 (0 14)  (288 318)  (288 318)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (291 318)  (291 318)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_v_t_22
 (6 14)  (294 318)  (294 318)  routing T_6_19.sp4_h_l_41 <X> T_6_19.sp4_v_t_44
 (21 14)  (309 318)  (309 318)  routing T_6_19.wire_logic_cluster/lc_7/out <X> T_6_19.lc_trk_g3_7
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (314 318)  (314 318)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 318)  (317 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 318)  (318 318)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 318)  (319 318)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 318)  (321 318)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 318)  (324 318)  LC_7 Logic Functioning bit
 (45 14)  (333 318)  (333 318)  LC_7 Logic Functioning bit
 (46 14)  (334 318)  (334 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (338 318)  (338 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (339 318)  (339 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (288 319)  (288 319)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (291 319)  (291 319)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_v_t_22
 (9 15)  (297 319)  (297 319)  routing T_6_19.sp4_v_b_10 <X> T_6_19.sp4_v_t_47
 (14 15)  (302 319)  (302 319)  routing T_6_19.sp4_h_l_17 <X> T_6_19.lc_trk_g3_4
 (15 15)  (303 319)  (303 319)  routing T_6_19.sp4_h_l_17 <X> T_6_19.lc_trk_g3_4
 (16 15)  (304 319)  (304 319)  routing T_6_19.sp4_h_l_17 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (314 319)  (314 319)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 319)  (315 319)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 319)  (317 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 319)  (318 319)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 319)  (324 319)  LC_7 Logic Functioning bit
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (39 15)  (327 319)  (327 319)  LC_7 Logic Functioning bit
 (40 15)  (328 319)  (328 319)  LC_7 Logic Functioning bit
 (42 15)  (330 319)  (330 319)  LC_7 Logic Functioning bit
 (45 15)  (333 319)  (333 319)  LC_7 Logic Functioning bit
 (52 15)  (340 319)  (340 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_19

 (27 0)  (369 304)  (369 304)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (379 304)  (379 304)  LC_0 Logic Functioning bit
 (39 0)  (381 304)  (381 304)  LC_0 Logic Functioning bit
 (44 0)  (386 304)  (386 304)  LC_0 Logic Functioning bit
 (45 0)  (387 304)  (387 304)  LC_0 Logic Functioning bit
 (46 0)  (388 304)  (388 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (350 305)  (350 305)  routing T_7_19.sp4_h_r_1 <X> T_7_19.sp4_v_b_1
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (367 305)  (367 305)  routing T_7_19.sp4_r_v_b_33 <X> T_7_19.lc_trk_g0_2
 (26 1)  (368 305)  (368 305)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (383 305)  (383 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (45 1)  (387 305)  (387 305)  LC_0 Logic Functioning bit
 (50 1)  (392 305)  (392 305)  Carry_In_Mux bit 

 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_5 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (44 2)  (386 306)  (386 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (46 2)  (388 306)  (388 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_5 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (45 3)  (387 307)  (387 307)  LC_1 Logic Functioning bit
 (0 4)  (342 308)  (342 308)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (1 4)  (343 308)  (343 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (353 308)  (353 308)  routing T_7_19.sp4_v_t_39 <X> T_7_19.sp4_v_b_5
 (14 4)  (356 308)  (356 308)  routing T_7_19.sp4_h_l_5 <X> T_7_19.lc_trk_g1_0
 (21 4)  (363 308)  (363 308)  routing T_7_19.wire_logic_cluster/lc_3/out <X> T_7_19.lc_trk_g1_3
 (22 4)  (364 308)  (364 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 308)  (367 308)  routing T_7_19.wire_logic_cluster/lc_2/out <X> T_7_19.lc_trk_g1_2
 (27 4)  (369 308)  (369 308)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (39 4)  (381 308)  (381 308)  LC_2 Logic Functioning bit
 (44 4)  (386 308)  (386 308)  LC_2 Logic Functioning bit
 (45 4)  (387 308)  (387 308)  LC_2 Logic Functioning bit
 (1 5)  (343 309)  (343 309)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (12 5)  (354 309)  (354 309)  routing T_7_19.sp4_v_t_39 <X> T_7_19.sp4_v_b_5
 (13 5)  (355 309)  (355 309)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_r_5
 (14 5)  (356 309)  (356 309)  routing T_7_19.sp4_h_l_5 <X> T_7_19.lc_trk_g1_0
 (15 5)  (357 309)  (357 309)  routing T_7_19.sp4_h_l_5 <X> T_7_19.lc_trk_g1_0
 (16 5)  (358 309)  (358 309)  routing T_7_19.sp4_h_l_5 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (368 309)  (368 309)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 309)  (372 309)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (41 5)  (383 309)  (383 309)  LC_2 Logic Functioning bit
 (43 5)  (385 309)  (385 309)  LC_2 Logic Functioning bit
 (45 5)  (387 309)  (387 309)  LC_2 Logic Functioning bit
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 310)  (360 310)  routing T_7_19.wire_logic_cluster/lc_5/out <X> T_7_19.lc_trk_g1_5
 (25 6)  (367 310)  (367 310)  routing T_7_19.wire_logic_cluster/lc_6/out <X> T_7_19.lc_trk_g1_6
 (27 6)  (369 310)  (369 310)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (37 6)  (379 310)  (379 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (39 6)  (381 310)  (381 310)  LC_3 Logic Functioning bit
 (41 6)  (383 310)  (383 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (44 6)  (386 310)  (386 310)  LC_3 Logic Functioning bit
 (45 6)  (387 310)  (387 310)  LC_3 Logic Functioning bit
 (22 7)  (364 311)  (364 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (370 311)  (370 311)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (379 311)  (379 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (40 7)  (382 311)  (382 311)  LC_3 Logic Functioning bit
 (41 7)  (383 311)  (383 311)  LC_3 Logic Functioning bit
 (42 7)  (384 311)  (384 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (44 7)  (386 311)  (386 311)  LC_3 Logic Functioning bit
 (45 7)  (387 311)  (387 311)  LC_3 Logic Functioning bit
 (6 8)  (348 312)  (348 312)  routing T_7_19.sp4_v_t_38 <X> T_7_19.sp4_v_b_6
 (12 8)  (354 312)  (354 312)  routing T_7_19.sp4_h_l_40 <X> T_7_19.sp4_h_r_8
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (367 312)  (367 312)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (27 8)  (369 312)  (369 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 312)  (370 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 312)  (372 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (44 8)  (386 312)  (386 312)  LC_4 Logic Functioning bit
 (45 8)  (387 312)  (387 312)  LC_4 Logic Functioning bit
 (51 8)  (393 312)  (393 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (347 313)  (347 313)  routing T_7_19.sp4_v_t_38 <X> T_7_19.sp4_v_b_6
 (13 9)  (355 313)  (355 313)  routing T_7_19.sp4_h_l_40 <X> T_7_19.sp4_h_r_8
 (18 9)  (360 313)  (360 313)  routing T_7_19.sp4_r_v_b_33 <X> T_7_19.lc_trk_g2_1
 (22 9)  (364 313)  (364 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 313)  (365 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (24 9)  (366 313)  (366 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (25 9)  (367 313)  (367 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (26 9)  (368 313)  (368 313)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (383 313)  (383 313)  LC_4 Logic Functioning bit
 (43 9)  (385 313)  (385 313)  LC_4 Logic Functioning bit
 (45 9)  (387 313)  (387 313)  LC_4 Logic Functioning bit
 (12 10)  (354 314)  (354 314)  routing T_7_19.sp4_v_t_39 <X> T_7_19.sp4_h_l_45
 (27 10)  (369 314)  (369 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 314)  (372 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (44 10)  (386 314)  (386 314)  LC_5 Logic Functioning bit
 (45 10)  (387 314)  (387 314)  LC_5 Logic Functioning bit
 (51 10)  (393 314)  (393 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (353 315)  (353 315)  routing T_7_19.sp4_v_t_39 <X> T_7_19.sp4_h_l_45
 (13 11)  (355 315)  (355 315)  routing T_7_19.sp4_v_t_39 <X> T_7_19.sp4_h_l_45
 (28 11)  (370 315)  (370 315)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (383 315)  (383 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (45 11)  (387 315)  (387 315)  LC_5 Logic Functioning bit
 (6 12)  (348 316)  (348 316)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_v_b_9
 (10 12)  (352 316)  (352 316)  routing T_7_19.sp4_v_t_40 <X> T_7_19.sp4_h_r_10
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 316)  (360 316)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g3_1
 (27 12)  (369 316)  (369 316)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 316)  (372 316)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (379 316)  (379 316)  LC_6 Logic Functioning bit
 (39 12)  (381 316)  (381 316)  LC_6 Logic Functioning bit
 (44 12)  (386 316)  (386 316)  LC_6 Logic Functioning bit
 (45 12)  (387 316)  (387 316)  LC_6 Logic Functioning bit
 (51 12)  (393 316)  (393 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (347 317)  (347 317)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_v_b_9
 (12 13)  (354 317)  (354 317)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_v_b_11
 (26 13)  (368 317)  (368 317)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 317)  (372 317)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (41 13)  (383 317)  (383 317)  LC_6 Logic Functioning bit
 (43 13)  (385 317)  (385 317)  LC_6 Logic Functioning bit
 (45 13)  (387 317)  (387 317)  LC_6 Logic Functioning bit
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_4 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 318)  (346 318)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_t_44
 (6 14)  (348 318)  (348 318)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_t_44
 (14 14)  (356 318)  (356 318)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g3_4
 (21 14)  (363 318)  (363 318)  routing T_7_19.wire_logic_cluster/lc_7/out <X> T_7_19.lc_trk_g3_7
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (369 318)  (369 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 318)  (370 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 318)  (372 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (379 318)  (379 318)  LC_7 Logic Functioning bit
 (39 14)  (381 318)  (381 318)  LC_7 Logic Functioning bit
 (44 14)  (386 318)  (386 318)  LC_7 Logic Functioning bit
 (45 14)  (387 318)  (387 318)  LC_7 Logic Functioning bit
 (5 15)  (347 319)  (347 319)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_t_44
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (370 319)  (370 319)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 319)  (372 319)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (41 15)  (383 319)  (383 319)  LC_7 Logic Functioning bit
 (43 15)  (385 319)  (385 319)  LC_7 Logic Functioning bit
 (45 15)  (387 319)  (387 319)  LC_7 Logic Functioning bit
 (53 15)  (395 319)  (395 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_19

 (5 0)  (401 304)  (401 304)  routing T_8_19.sp4_v_t_37 <X> T_8_19.sp4_h_r_0
 (6 0)  (402 304)  (402 304)  routing T_8_19.sp4_v_t_44 <X> T_8_19.sp4_v_b_0
 (14 0)  (410 304)  (410 304)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (27 0)  (423 304)  (423 304)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_bram/ram/WDATA_15
 (28 0)  (424 304)  (424 304)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_bram/ram/WDATA_15
 (29 0)  (425 304)  (425 304)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_2 wire_bram/ram/WDATA_15
 (38 0)  (434 304)  (434 304)  Enable bit of Mux _out_links/OutMux2_0 => wire_bram/ram/RDATA_15 sp4_v_b_32
 (5 1)  (401 305)  (401 305)  routing T_8_19.sp4_v_t_44 <X> T_8_19.sp4_v_b_0
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 305)  (410 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (15 1)  (411 305)  (411 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (16 1)  (412 305)  (412 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (30 1)  (426 305)  (426 305)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_bram/ram/WDATA_15
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_5 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (21 2)  (417 306)  (417 306)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g0_7
 (22 2)  (418 306)  (418 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (419 306)  (419 306)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g0_7
 (24 2)  (420 306)  (420 306)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g0_7
 (29 2)  (425 306)  (425 306)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_0 wire_bram/ram/WDATA_14
 (0 3)  (396 307)  (396 307)  routing T_8_19.glb_netwk_5 <X> T_8_19.wire_bram/ram/RCLK
 (21 3)  (417 307)  (417 307)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g0_7
 (40 3)  (436 307)  (436 307)  Enable bit of Mux _out_links/OutMux4_1 => wire_bram/ram/RDATA_14 sp12_v_b_18
 (29 4)  (425 308)  (425 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_13
 (30 4)  (426 308)  (426 308)  routing T_8_19.lc_trk_g0_7 <X> T_8_19.wire_bram/ram/WDATA_13
 (37 4)  (433 308)  (433 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (4 5)  (400 309)  (400 309)  routing T_8_19.sp4_v_t_47 <X> T_8_19.sp4_h_r_3
 (30 5)  (426 309)  (426 309)  routing T_8_19.lc_trk_g0_7 <X> T_8_19.wire_bram/ram/WDATA_13
 (27 6)  (423 310)  (423 310)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_12
 (28 6)  (424 310)  (424 310)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_12
 (29 6)  (425 310)  (425 310)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_3 wire_bram/ram/WDATA_12
 (30 7)  (426 311)  (426 311)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_12
 (41 7)  (437 311)  (437 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_bram/ram/RDATA_12 sp4_r_v_b_7
 (8 8)  (404 312)  (404 312)  routing T_8_19.sp4_v_b_7 <X> T_8_19.sp4_h_r_7
 (9 8)  (405 312)  (405 312)  routing T_8_19.sp4_v_b_7 <X> T_8_19.sp4_h_r_7
 (28 8)  (424 312)  (424 312)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (426 312)  (426 312)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_11
 (22 9)  (418 313)  (418 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 313)  (421 313)  routing T_8_19.sp4_r_v_b_34 <X> T_8_19.lc_trk_g2_2
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_11
 (38 9)  (434 313)  (434 313)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (9 10)  (405 314)  (405 314)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_h_l_42
 (10 10)  (406 314)  (406 314)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_h_l_42
 (13 10)  (409 314)  (409 314)  routing T_8_19.sp4_v_b_8 <X> T_8_19.sp4_v_t_45
 (14 10)  (410 314)  (410 314)  routing T_8_19.sp4_h_r_44 <X> T_8_19.lc_trk_g2_4
 (21 10)  (417 314)  (417 314)  routing T_8_19.sp4_v_t_26 <X> T_8_19.lc_trk_g2_7
 (22 10)  (418 314)  (418 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (419 314)  (419 314)  routing T_8_19.sp4_v_t_26 <X> T_8_19.lc_trk_g2_7
 (28 10)  (424 314)  (424 314)  routing T_8_19.lc_trk_g2_2 <X> T_8_19.wire_bram/ram/WDATA_10
 (29 10)  (425 314)  (425 314)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (37 10)  (433 314)  (433 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_10 sp12_h_l_1
 (10 11)  (406 315)  (406 315)  routing T_8_19.sp4_h_l_39 <X> T_8_19.sp4_v_t_42
 (14 11)  (410 315)  (410 315)  routing T_8_19.sp4_h_r_44 <X> T_8_19.lc_trk_g2_4
 (15 11)  (411 315)  (411 315)  routing T_8_19.sp4_h_r_44 <X> T_8_19.lc_trk_g2_4
 (16 11)  (412 315)  (412 315)  routing T_8_19.sp4_h_r_44 <X> T_8_19.lc_trk_g2_4
 (17 11)  (413 315)  (413 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (417 315)  (417 315)  routing T_8_19.sp4_v_t_26 <X> T_8_19.lc_trk_g2_7
 (30 11)  (426 315)  (426 315)  routing T_8_19.lc_trk_g2_2 <X> T_8_19.wire_bram/ram/WDATA_10
 (10 12)  (406 316)  (406 316)  routing T_8_19.sp4_v_t_40 <X> T_8_19.sp4_h_r_10
 (14 12)  (410 316)  (410 316)  routing T_8_19.sp4_v_t_13 <X> T_8_19.lc_trk_g3_0
 (22 12)  (418 316)  (418 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_43 lc_trk_g3_3
 (23 12)  (419 316)  (419 316)  routing T_8_19.sp4_v_b_43 <X> T_8_19.lc_trk_g3_3
 (24 12)  (420 316)  (420 316)  routing T_8_19.sp4_v_b_43 <X> T_8_19.lc_trk_g3_3
 (25 12)  (421 316)  (421 316)  routing T_8_19.sp4_h_r_42 <X> T_8_19.lc_trk_g3_2
 (27 12)  (423 316)  (423 316)  routing T_8_19.lc_trk_g3_0 <X> T_8_19.wire_bram/ram/WDATA_9
 (28 12)  (424 316)  (424 316)  routing T_8_19.lc_trk_g3_0 <X> T_8_19.wire_bram/ram/WDATA_9
 (29 12)  (425 316)  (425 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (3 13)  (399 317)  (399 317)  routing T_8_19.sp12_h_l_22 <X> T_8_19.sp12_h_r_1
 (9 13)  (405 317)  (405 317)  routing T_8_19.sp4_v_t_47 <X> T_8_19.sp4_v_b_10
 (16 13)  (412 317)  (412 317)  routing T_8_19.sp4_v_t_13 <X> T_8_19.lc_trk_g3_0
 (17 13)  (413 317)  (413 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (22 13)  (418 317)  (418 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (419 317)  (419 317)  routing T_8_19.sp4_h_r_42 <X> T_8_19.lc_trk_g3_2
 (24 13)  (420 317)  (420 317)  routing T_8_19.sp4_h_r_42 <X> T_8_19.lc_trk_g3_2
 (25 13)  (421 317)  (421 317)  routing T_8_19.sp4_h_r_42 <X> T_8_19.lc_trk_g3_2
 (38 13)  (434 317)  (434 317)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (9 14)  (405 318)  (405 318)  routing T_8_19.sp4_h_r_7 <X> T_8_19.sp4_h_l_47
 (10 14)  (406 318)  (406 318)  routing T_8_19.sp4_h_r_7 <X> T_8_19.sp4_h_l_47
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (423 318)  (423 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/WDATA_8
 (28 14)  (424 318)  (424 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/WDATA_8
 (29 14)  (425 318)  (425 318)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_5 wire_bram/ram/WDATA_8
 (30 14)  (426 318)  (426 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/WDATA_8
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (18 15)  (414 319)  (414 319)  routing T_8_19.sp4_r_v_b_45 <X> T_8_19.lc_trk_g3_5
 (36 15)  (432 319)  (432 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_8 sp4_h_l_3


LogicTile_9_19

 (3 0)  (441 304)  (441 304)  routing T_9_19.sp12_v_t_23 <X> T_9_19.sp12_v_b_0
 (14 0)  (452 304)  (452 304)  routing T_9_19.sp4_v_b_8 <X> T_9_19.lc_trk_g0_0
 (26 0)  (464 304)  (464 304)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 304)  (473 304)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_0
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (40 0)  (478 304)  (478 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (42 0)  (480 304)  (480 304)  LC_0 Logic Functioning bit
 (53 0)  (491 304)  (491 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (446 305)  (446 305)  routing T_9_19.sp4_v_t_47 <X> T_9_19.sp4_v_b_1
 (10 1)  (448 305)  (448 305)  routing T_9_19.sp4_v_t_47 <X> T_9_19.sp4_v_b_1
 (14 1)  (452 305)  (452 305)  routing T_9_19.sp4_v_b_8 <X> T_9_19.lc_trk_g0_0
 (16 1)  (454 305)  (454 305)  routing T_9_19.sp4_v_b_8 <X> T_9_19.lc_trk_g0_0
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (464 305)  (464 305)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (472 305)  (472 305)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_0
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (41 1)  (479 305)  (479 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (14 2)  (452 306)  (452 306)  routing T_9_19.sp4_v_b_4 <X> T_9_19.lc_trk_g0_4
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 306)  (473 306)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_1
 (37 2)  (475 306)  (475 306)  LC_1 Logic Functioning bit
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (40 2)  (478 306)  (478 306)  LC_1 Logic Functioning bit
 (41 2)  (479 306)  (479 306)  LC_1 Logic Functioning bit
 (42 2)  (480 306)  (480 306)  LC_1 Logic Functioning bit
 (4 3)  (442 307)  (442 307)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_h_l_37
 (6 3)  (444 307)  (444 307)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_h_l_37
 (12 3)  (450 307)  (450 307)  routing T_9_19.sp4_h_l_39 <X> T_9_19.sp4_v_t_39
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp4_v_b_4 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 307)  (466 307)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (471 307)  (471 307)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_1
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (40 3)  (478 307)  (478 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (42 3)  (480 307)  (480 307)  LC_1 Logic Functioning bit
 (53 3)  (491 307)  (491 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (28 4)  (466 308)  (466 308)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 308)  (468 308)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (40 4)  (478 308)  (478 308)  LC_2 Logic Functioning bit
 (41 4)  (479 308)  (479 308)  LC_2 Logic Functioning bit
 (42 4)  (480 308)  (480 308)  LC_2 Logic Functioning bit
 (46 4)  (484 308)  (484 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 309)  (469 309)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (471 309)  (471 309)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.input_2_2
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (40 5)  (478 309)  (478 309)  LC_2 Logic Functioning bit
 (41 5)  (479 309)  (479 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (5 6)  (443 310)  (443 310)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_h_l_38
 (12 6)  (450 310)  (450 310)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_h_l_40
 (15 6)  (453 310)  (453 310)  routing T_9_19.sp4_h_r_13 <X> T_9_19.lc_trk_g1_5
 (16 6)  (454 310)  (454 310)  routing T_9_19.sp4_h_r_13 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 310)  (456 310)  routing T_9_19.sp4_h_r_13 <X> T_9_19.lc_trk_g1_5
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (28 6)  (466 310)  (466 310)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 310)  (471 310)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 310)  (473 310)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_3
 (37 6)  (475 310)  (475 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (40 6)  (478 310)  (478 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (42 6)  (480 310)  (480 310)  LC_3 Logic Functioning bit
 (46 6)  (484 310)  (484 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (442 311)  (442 311)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_h_l_38
 (13 7)  (451 311)  (451 311)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_h_l_40
 (21 7)  (459 311)  (459 311)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 311)  (466 311)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (471 311)  (471 311)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_3
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (40 7)  (478 311)  (478 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (42 7)  (480 311)  (480 311)  LC_3 Logic Functioning bit
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (461 312)  (461 312)  routing T_9_19.sp12_v_b_11 <X> T_9_19.lc_trk_g2_3
 (15 9)  (453 313)  (453 313)  routing T_9_19.sp4_v_t_29 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_v_t_29 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 313)  (461 313)  routing T_9_19.sp4_v_b_42 <X> T_9_19.lc_trk_g2_2
 (24 9)  (462 313)  (462 313)  routing T_9_19.sp4_v_b_42 <X> T_9_19.lc_trk_g2_2
 (8 10)  (446 314)  (446 314)  routing T_9_19.sp4_v_t_36 <X> T_9_19.sp4_h_l_42
 (9 10)  (447 314)  (447 314)  routing T_9_19.sp4_v_t_36 <X> T_9_19.sp4_h_l_42
 (10 10)  (448 314)  (448 314)  routing T_9_19.sp4_v_t_36 <X> T_9_19.sp4_h_l_42
 (16 10)  (454 314)  (454 314)  routing T_9_19.sp12_v_t_10 <X> T_9_19.lc_trk_g2_5
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 314)  (473 314)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_5
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (39 10)  (477 314)  (477 314)  LC_5 Logic Functioning bit
 (40 10)  (478 314)  (478 314)  LC_5 Logic Functioning bit
 (41 10)  (479 314)  (479 314)  LC_5 Logic Functioning bit
 (42 10)  (480 314)  (480 314)  LC_5 Logic Functioning bit
 (6 11)  (444 315)  (444 315)  routing T_9_19.sp4_h_r_6 <X> T_9_19.sp4_h_l_43
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (462 315)  (462 315)  routing T_9_19.tnl_op_6 <X> T_9_19.lc_trk_g2_6
 (25 11)  (463 315)  (463 315)  routing T_9_19.tnl_op_6 <X> T_9_19.lc_trk_g2_6
 (26 11)  (464 315)  (464 315)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 315)  (471 315)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_5
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (41 11)  (479 315)  (479 315)  LC_5 Logic Functioning bit
 (42 11)  (480 315)  (480 315)  LC_5 Logic Functioning bit
 (51 11)  (489 315)  (489 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (453 316)  (453 316)  routing T_9_19.sp4_h_r_33 <X> T_9_19.lc_trk_g3_1
 (16 12)  (454 316)  (454 316)  routing T_9_19.sp4_h_r_33 <X> T_9_19.lc_trk_g3_1
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 316)  (456 316)  routing T_9_19.sp4_h_r_33 <X> T_9_19.lc_trk_g3_1
 (21 12)  (459 316)  (459 316)  routing T_9_19.bnl_op_3 <X> T_9_19.lc_trk_g3_3
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (8 13)  (446 317)  (446 317)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_v_b_10
 (10 13)  (448 317)  (448 317)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_v_b_10
 (21 13)  (459 317)  (459 317)  routing T_9_19.bnl_op_3 <X> T_9_19.lc_trk_g3_3
 (4 14)  (442 318)  (442 318)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_v_t_44
 (5 14)  (443 318)  (443 318)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_44
 (15 14)  (453 318)  (453 318)  routing T_9_19.tnl_op_5 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (4 15)  (442 319)  (442 319)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_44
 (6 15)  (444 319)  (444 319)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_44
 (18 15)  (456 319)  (456 319)  routing T_9_19.tnl_op_5 <X> T_9_19.lc_trk_g3_5


LogicTile_10_19

 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (515 305)  (515 305)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g0_2
 (24 1)  (516 305)  (516 305)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g0_2
 (25 1)  (517 305)  (517 305)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g0_2
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_5 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (496 306)  (496 306)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_v_t_37
 (6 2)  (498 306)  (498 306)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_v_t_37
 (8 2)  (500 306)  (500 306)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_h_l_36
 (10 2)  (502 306)  (502 306)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_h_l_36
 (12 2)  (504 306)  (504 306)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_l_39
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (0 3)  (492 307)  (492 307)  routing T_10_19.glb_netwk_5 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (5 3)  (497 307)  (497 307)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_v_t_37
 (11 3)  (503 307)  (503 307)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_l_39
 (13 3)  (505 307)  (505 307)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_l_39
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (45 3)  (537 307)  (537 307)  LC_1 Logic Functioning bit
 (51 3)  (543 307)  (543 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (45 5)  (537 309)  (537 309)  LC_2 Logic Functioning bit
 (53 5)  (545 309)  (545 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (498 310)  (498 310)  routing T_10_19.sp4_h_l_47 <X> T_10_19.sp4_v_t_38
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (41 6)  (533 310)  (533 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (51 6)  (543 310)  (543 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (495 311)  (495 311)  routing T_10_19.sp12_h_l_23 <X> T_10_19.sp12_v_t_23
 (26 7)  (518 311)  (518 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (40 7)  (532 311)  (532 311)  LC_3 Logic Functioning bit
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (45 7)  (537 311)  (537 311)  LC_3 Logic Functioning bit
 (5 8)  (497 312)  (497 312)  routing T_10_19.sp4_h_l_38 <X> T_10_19.sp4_h_r_6
 (21 8)  (513 312)  (513 312)  routing T_10_19.rgt_op_3 <X> T_10_19.lc_trk_g2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.rgt_op_3 <X> T_10_19.lc_trk_g2_3
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (53 8)  (545 312)  (545 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (496 313)  (496 313)  routing T_10_19.sp4_h_l_38 <X> T_10_19.sp4_h_r_6
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (45 9)  (537 313)  (537 313)  LC_4 Logic Functioning bit
 (2 10)  (494 314)  (494 314)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (37 10)  (529 314)  (529 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (39 10)  (531 314)  (531 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (46 10)  (538 314)  (538 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (45 11)  (537 315)  (537 315)  LC_5 Logic Functioning bit
 (15 12)  (507 316)  (507 316)  routing T_10_19.rgt_op_1 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.rgt_op_1 <X> T_10_19.lc_trk_g3_1
 (25 12)  (517 316)  (517 316)  routing T_10_19.rgt_op_2 <X> T_10_19.lc_trk_g3_2
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 317)  (516 317)  routing T_10_19.rgt_op_2 <X> T_10_19.lc_trk_g3_2
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (45 13)  (537 317)  (537 317)  LC_6 Logic Functioning bit
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 318)  (496 318)  routing T_10_19.sp4_h_r_9 <X> T_10_19.sp4_v_t_44
 (11 14)  (503 318)  (503 318)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (13 14)  (505 318)  (505 318)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (14 14)  (506 318)  (506 318)  routing T_10_19.rgt_op_4 <X> T_10_19.lc_trk_g3_4
 (15 14)  (507 318)  (507 318)  routing T_10_19.rgt_op_5 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 318)  (510 318)  routing T_10_19.rgt_op_5 <X> T_10_19.lc_trk_g3_5
 (21 14)  (513 318)  (513 318)  routing T_10_19.rgt_op_7 <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.rgt_op_7 <X> T_10_19.lc_trk_g3_7
 (25 14)  (517 318)  (517 318)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g3_6
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (37 14)  (529 318)  (529 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (53 14)  (545 318)  (545 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (492 319)  (492 319)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (497 319)  (497 319)  routing T_10_19.sp4_h_r_9 <X> T_10_19.sp4_v_t_44
 (10 15)  (502 319)  (502 319)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_t_47
 (11 15)  (503 319)  (503 319)  routing T_10_19.sp4_h_r_11 <X> T_10_19.sp4_h_l_46
 (12 15)  (504 319)  (504 319)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (15 15)  (507 319)  (507 319)  routing T_10_19.rgt_op_4 <X> T_10_19.lc_trk_g3_4
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 319)  (516 319)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g3_6
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 319)  (528 319)  LC_7 Logic Functioning bit
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (38 15)  (530 319)  (530 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit
 (45 15)  (537 319)  (537 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (3 0)  (549 304)  (549 304)  routing T_11_19.sp12_h_r_0 <X> T_11_19.sp12_v_b_0
 (21 0)  (567 304)  (567 304)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 304)  (571 304)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g0_2
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (46 0)  (592 304)  (592 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (549 305)  (549 305)  routing T_11_19.sp12_h_r_0 <X> T_11_19.sp12_v_b_0
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (45 1)  (591 305)  (591 305)  LC_0 Logic Functioning bit
 (48 1)  (594 305)  (594 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (597 305)  (597 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (4 2)  (550 306)  (550 306)  routing T_11_19.sp4_h_r_0 <X> T_11_19.sp4_v_t_37
 (9 2)  (555 306)  (555 306)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_h_l_36
 (10 2)  (556 306)  (556 306)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_h_l_36
 (12 2)  (558 306)  (558 306)  routing T_11_19.sp4_h_r_11 <X> T_11_19.sp4_h_l_39
 (14 2)  (560 306)  (560 306)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g0_4
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (47 2)  (593 306)  (593 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (551 307)  (551 307)  routing T_11_19.sp4_h_r_0 <X> T_11_19.sp4_v_t_37
 (10 3)  (556 307)  (556 307)  routing T_11_19.sp4_h_l_45 <X> T_11_19.sp4_v_t_36
 (13 3)  (559 307)  (559 307)  routing T_11_19.sp4_h_r_11 <X> T_11_19.sp4_h_l_39
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (45 3)  (591 307)  (591 307)  LC_1 Logic Functioning bit
 (51 3)  (597 307)  (597 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (546 308)  (546 308)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (1 4)  (547 308)  (547 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (47 4)  (593 308)  (593 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (546 309)  (546 309)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (1 5)  (547 309)  (547 309)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (45 5)  (591 309)  (591 309)  LC_2 Logic Functioning bit
 (53 5)  (599 309)  (599 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (562 310)  (562 310)  routing T_11_19.sp4_v_b_5 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.sp4_v_b_5 <X> T_11_19.lc_trk_g1_5
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (46 6)  (592 310)  (592 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (598 310)  (598 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (45 7)  (591 311)  (591 311)  LC_3 Logic Functioning bit
 (48 7)  (594 311)  (594 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (557 312)  (557 312)  routing T_11_19.sp4_h_l_39 <X> T_11_19.sp4_v_b_8
 (13 8)  (559 312)  (559 312)  routing T_11_19.sp4_h_l_39 <X> T_11_19.sp4_v_b_8
 (14 8)  (560 312)  (560 312)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g2_0
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g2_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (46 8)  (592 312)  (592 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (598 312)  (598 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (12 9)  (558 313)  (558 313)  routing T_11_19.sp4_h_l_39 <X> T_11_19.sp4_v_b_8
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (45 9)  (591 313)  (591 313)  LC_4 Logic Functioning bit
 (46 9)  (592 313)  (592 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g2_5
 (25 10)  (571 314)  (571 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (46 10)  (592 314)  (592 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (45 11)  (591 315)  (591 315)  LC_5 Logic Functioning bit
 (46 11)  (592 315)  (592 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp12_v_b_11 <X> T_11_19.lc_trk_g3_3
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (46 12)  (592 316)  (592 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (597 316)  (597 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (45 13)  (591 317)  (591 317)  LC_6 Logic Functioning bit
 (0 14)  (546 318)  (546 318)  routing T_11_19.glb_netwk_4 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 318)  (551 318)  routing T_11_19.sp4_v_t_38 <X> T_11_19.sp4_h_l_44
 (12 14)  (558 318)  (558 318)  routing T_11_19.sp4_h_r_8 <X> T_11_19.sp4_h_l_46
 (19 14)  (565 318)  (565 318)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (46 14)  (592 318)  (592 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (597 318)  (597 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (550 319)  (550 319)  routing T_11_19.sp4_v_t_38 <X> T_11_19.sp4_h_l_44
 (6 15)  (552 319)  (552 319)  routing T_11_19.sp4_v_t_38 <X> T_11_19.sp4_h_l_44
 (13 15)  (559 319)  (559 319)  routing T_11_19.sp4_h_r_8 <X> T_11_19.sp4_h_l_46
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (45 15)  (591 319)  (591 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (6 0)  (606 304)  (606 304)  routing T_12_19.sp4_v_t_44 <X> T_12_19.sp4_v_b_0
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (44 0)  (644 304)  (644 304)  LC_0 Logic Functioning bit
 (5 1)  (605 305)  (605 305)  routing T_12_19.sp4_v_t_44 <X> T_12_19.sp4_v_b_0
 (11 1)  (611 305)  (611 305)  routing T_12_19.sp4_h_l_39 <X> T_12_19.sp4_h_r_2
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (49 1)  (649 305)  (649 305)  Carry_In_Mux bit 

 (11 2)  (611 306)  (611 306)  routing T_12_19.sp4_h_l_44 <X> T_12_19.sp4_v_t_39
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 306)  (640 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (44 2)  (644 306)  (644 306)  LC_1 Logic Functioning bit
 (1 3)  (601 307)  (601 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (614 307)  (614 307)  routing T_12_19.sp4_r_v_b_28 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (618 307)  (618 307)  routing T_12_19.sp4_r_v_b_29 <X> T_12_19.lc_trk_g0_5
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 307)  (623 307)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (21 4)  (621 308)  (621 308)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 308)  (625 308)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g1_2
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 308)  (640 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (42 4)  (642 308)  (642 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (44 4)  (644 308)  (644 308)  LC_2 Logic Functioning bit
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (9 6)  (609 310)  (609 310)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_h_l_41
 (10 6)  (610 310)  (610 310)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_h_l_41
 (14 6)  (614 310)  (614 310)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g1_5
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (625 310)  (625 310)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g1_6
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (44 6)  (644 310)  (644 310)  LC_3 Logic Functioning bit
 (3 7)  (603 311)  (603 311)  routing T_12_19.sp12_h_l_23 <X> T_12_19.sp12_v_t_23
 (5 7)  (605 311)  (605 311)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_t_38
 (10 7)  (610 311)  (610 311)  routing T_12_19.sp4_h_l_46 <X> T_12_19.sp4_v_t_41
 (15 7)  (615 311)  (615 311)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (621 311)  (621 311)  routing T_12_19.sp4_r_v_b_31 <X> T_12_19.lc_trk_g1_7
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_4
 (40 8)  (640 312)  (640 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (44 8)  (644 312)  (644 312)  LC_4 Logic Functioning bit
 (4 9)  (604 313)  (604 313)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_r_6
 (14 9)  (614 313)  (614 313)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g2_0
 (15 9)  (615 313)  (615 313)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g2_0
 (16 9)  (616 313)  (616 313)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp4_r_v_b_33 <X> T_12_19.lc_trk_g2_1
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_4
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (11 10)  (611 314)  (611 314)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_v_t_45
 (13 10)  (613 314)  (613 314)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_v_t_45
 (14 10)  (614 314)  (614 314)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g2_4
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 314)  (640 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (44 10)  (644 314)  (644 314)  LC_5 Logic Functioning bit
 (8 11)  (608 315)  (608 315)  routing T_12_19.sp4_v_b_4 <X> T_12_19.sp4_v_t_42
 (10 11)  (610 315)  (610 315)  routing T_12_19.sp4_v_b_4 <X> T_12_19.sp4_v_t_42
 (12 11)  (612 315)  (612 315)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_v_t_45
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (2 12)  (602 316)  (602 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (6 12)  (606 316)  (606 316)  routing T_12_19.sp4_v_t_43 <X> T_12_19.sp4_v_b_9
 (14 12)  (614 316)  (614 316)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g3_0
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 316)  (640 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (44 12)  (644 316)  (644 316)  LC_6 Logic Functioning bit
 (5 13)  (605 317)  (605 317)  routing T_12_19.sp4_v_t_43 <X> T_12_19.sp4_v_b_9
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (14 14)  (614 318)  (614 318)  routing T_12_19.sp12_v_t_3 <X> T_12_19.lc_trk_g3_4
 (21 14)  (621 318)  (621 318)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 318)  (640 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (44 14)  (644 318)  (644 318)  LC_7 Logic Functioning bit
 (8 15)  (608 319)  (608 319)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_v_t_47
 (10 15)  (610 319)  (610 319)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_v_t_47
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp12_v_t_3 <X> T_12_19.lc_trk_g3_4
 (15 15)  (615 319)  (615 319)  routing T_12_19.sp12_v_t_3 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (11 0)  (665 304)  (665 304)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_v_b_2
 (13 0)  (667 304)  (667 304)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_v_b_2
 (25 0)  (679 304)  (679 304)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g0_2
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (46 0)  (700 304)  (700 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (666 305)  (666 305)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_v_b_2
 (15 1)  (669 305)  (669 305)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (48 1)  (702 305)  (702 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (706 305)  (706 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_5 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_5 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g1_1
 (25 4)  (679 308)  (679 308)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g1_2
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (15 5)  (669 309)  (669 309)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 309)  (689 309)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_2
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (45 5)  (699 309)  (699 309)  LC_2 Logic Functioning bit
 (14 6)  (668 310)  (668 310)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g1_4
 (21 6)  (675 310)  (675 310)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (40 6)  (694 310)  (694 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 311)  (675 311)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g1_7
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (688 311)  (688 311)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.input_2_3
 (35 7)  (689 311)  (689 311)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.input_2_3
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (5 8)  (659 312)  (659 312)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_h_r_6
 (8 8)  (662 312)  (662 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (9 8)  (663 312)  (663 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (10 8)  (664 312)  (664 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_v_b_24 <X> T_13_19.lc_trk_g2_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (46 8)  (700 312)  (700 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (705 312)  (705 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (660 313)  (660 313)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_h_r_6
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_v_b_24 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.tnl_op_2 <X> T_13_19.lc_trk_g2_2
 (25 9)  (679 313)  (679 313)  routing T_13_19.tnl_op_2 <X> T_13_19.lc_trk_g2_2
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (45 9)  (699 313)  (699 313)  LC_4 Logic Functioning bit
 (52 9)  (706 313)  (706 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (707 313)  (707 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (51 11)  (705 315)  (705 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (665 316)  (665 316)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_v_b_11
 (13 12)  (667 316)  (667 316)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_v_b_11
 (25 12)  (679 316)  (679 316)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (47 12)  (701 316)  (701 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (668 317)  (668 317)  routing T_13_19.tnl_op_0 <X> T_13_19.lc_trk_g3_0
 (15 13)  (669 317)  (669 317)  routing T_13_19.tnl_op_0 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (660 318)  (660 318)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_v_t_44
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (52 14)  (706 318)  (706 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (659 319)  (659 319)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_v_t_44
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_5 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (713 306)  (713 306)  routing T_14_19.sp4_v_t_43 <X> T_14_19.sp4_h_l_37
 (0 3)  (708 307)  (708 307)  routing T_14_19.glb_netwk_5 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (4 3)  (712 307)  (712 307)  routing T_14_19.sp4_v_t_43 <X> T_14_19.sp4_h_l_37
 (6 3)  (714 307)  (714 307)  routing T_14_19.sp4_v_t_43 <X> T_14_19.sp4_h_l_37
 (9 4)  (717 308)  (717 308)  routing T_14_19.sp4_v_t_41 <X> T_14_19.sp4_h_r_4
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (726 308)  (726 308)  routing T_14_19.bnr_op_1 <X> T_14_19.lc_trk_g1_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (46 4)  (754 308)  (754 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (726 309)  (726 309)  routing T_14_19.bnr_op_1 <X> T_14_19.lc_trk_g1_1
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (45 5)  (753 309)  (753 309)  LC_2 Logic Functioning bit
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (46 6)  (754 310)  (754 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (45 7)  (753 311)  (753 311)  LC_3 Logic Functioning bit
 (53 7)  (761 311)  (761 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (722 312)  (722 312)  routing T_14_19.bnl_op_0 <X> T_14_19.lc_trk_g2_0
 (14 9)  (722 313)  (722 313)  routing T_14_19.bnl_op_0 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (13 10)  (721 314)  (721 314)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_v_t_45
 (12 11)  (720 315)  (720 315)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_v_t_45
 (0 14)  (708 318)  (708 318)  routing T_14_19.glb_netwk_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (721 318)  (721 318)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_v_t_46
 (25 14)  (733 318)  (733 318)  routing T_14_19.bnl_op_6 <X> T_14_19.lc_trk_g3_6
 (4 15)  (712 319)  (712 319)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_h_l_44
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 319)  (733 319)  routing T_14_19.bnl_op_6 <X> T_14_19.lc_trk_g3_6


LogicTile_15_19

 (21 0)  (783 304)  (783 304)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g0_3
 (25 0)  (787 304)  (787 304)  routing T_15_19.sp4_v_b_2 <X> T_15_19.lc_trk_g0_2
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_1
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 305)  (785 305)  routing T_15_19.sp4_v_b_2 <X> T_15_19.lc_trk_g0_2
 (8 2)  (770 306)  (770 306)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_36
 (9 2)  (771 306)  (771 306)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_36
 (15 2)  (777 306)  (777 306)  routing T_15_19.bot_op_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 306)  (802 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (5 3)  (767 307)  (767 307)  routing T_15_19.sp4_h_l_37 <X> T_15_19.sp4_v_t_37
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (4 4)  (766 308)  (766 308)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_v_b_3
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (47 5)  (809 309)  (809 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (810 309)  (810 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (767 310)  (767 310)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_h_l_38
 (15 6)  (777 310)  (777 310)  routing T_15_19.sp4_v_b_21 <X> T_15_19.lc_trk_g1_5
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_v_b_21 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (783 310)  (783 310)  routing T_15_19.bnr_op_7 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (787 310)  (787 310)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (6 7)  (768 311)  (768 311)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_h_l_38
 (21 7)  (783 311)  (783 311)  routing T_15_19.bnr_op_7 <X> T_15_19.lc_trk_g1_7
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 311)  (785 311)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (25 7)  (787 311)  (787 311)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g2_1
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 312)  (797 312)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.input_2_4
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (15 9)  (777 313)  (777 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.input_2_4
 (34 9)  (796 313)  (796 313)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.input_2_4
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g2_5
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (780 315)  (780 315)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g2_5
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g2_6
 (24 11)  (786 315)  (786 315)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g2_6
 (25 11)  (787 315)  (787 315)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g2_6
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (42 12)  (804 316)  (804 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (50 12)  (812 316)  (812 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (813 316)  (813 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (43 13)  (805 317)  (805 317)  LC_6 Logic Functioning bit
 (48 13)  (810 317)  (810 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (6 14)  (768 318)  (768 318)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_v_t_44
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g3_4
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g3_5
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (40 14)  (802 318)  (802 318)  LC_7 Logic Functioning bit
 (41 14)  (803 318)  (803 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (50 14)  (812 318)  (812 318)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (780 319)  (780 319)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g3_5
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (40 15)  (802 319)  (802 319)  LC_7 Logic Functioning bit
 (41 15)  (803 319)  (803 319)  LC_7 Logic Functioning bit
 (42 15)  (804 319)  (804 319)  LC_7 Logic Functioning bit
 (43 15)  (805 319)  (805 319)  LC_7 Logic Functioning bit
 (51 15)  (813 319)  (813 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_19

 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (46 1)  (862 305)  (862 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (863 305)  (863 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (869 305)  (869 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 307)  (841 307)  routing T_16_19.sp4_r_v_b_30 <X> T_16_19.lc_trk_g0_6
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g2_1
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (51 8)  (867 312)  (867 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (834 313)  (834 313)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g2_1
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (4 10)  (820 314)  (820 314)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (6 10)  (822 314)  (822 314)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (14 10)  (830 314)  (830 314)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g2_4
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (5 11)  (821 315)  (821 315)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g2_4
 (15 11)  (831 315)  (831 315)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 315)  (849 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_5
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (15 12)  (831 316)  (831 316)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g3_1
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (841 316)  (841 316)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (25 14)  (841 318)  (841 318)  routing T_16_19.sp4_h_r_46 <X> T_16_19.lc_trk_g3_6
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp4_h_r_46 <X> T_16_19.lc_trk_g3_6
 (24 15)  (840 319)  (840 319)  routing T_16_19.sp4_h_r_46 <X> T_16_19.lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.sp4_h_r_46 <X> T_16_19.lc_trk_g3_6


LogicTile_17_19

 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g0_2
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (48 1)  (922 305)  (922 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 306)  (898 306)  routing T_17_19.top_op_7 <X> T_17_19.lc_trk_g0_7
 (21 3)  (895 307)  (895 307)  routing T_17_19.top_op_7 <X> T_17_19.lc_trk_g0_7
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (42 4)  (916 308)  (916 308)  LC_2 Logic Functioning bit
 (14 5)  (888 309)  (888 309)  routing T_17_19.top_op_0 <X> T_17_19.lc_trk_g1_0
 (15 5)  (889 309)  (889 309)  routing T_17_19.top_op_0 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 309)  (899 309)  routing T_17_19.sp4_r_v_b_26 <X> T_17_19.lc_trk_g1_2
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 309)  (909 309)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.input_2_2
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (51 5)  (925 309)  (925 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 8)  (889 312)  (889 312)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g2_1
 (16 8)  (890 312)  (890 312)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g2_1
 (18 9)  (892 313)  (892 313)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g2_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (51 10)  (925 314)  (925 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (907 315)  (907 315)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.input_2_5
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g3_7
 (24 14)  (898 318)  (898 318)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g3_7


LogicTile_18_19

 (4 4)  (932 308)  (932 308)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_v_b_3
 (6 4)  (934 308)  (934 308)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_v_b_3


LogicTile_19_19

 (8 13)  (990 317)  (990 317)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_v_b_10
 (10 13)  (992 317)  (992 317)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_v_b_10


IO_Tile_0_18

 (13 12)  (4 300)  (4 300)  routing T_0_18.span4_horz_43 <X> T_0_18.span4_horz_19


LogicTile_1_18

 (8 3)  (26 291)  (26 291)  routing T_1_18.sp4_h_r_1 <X> T_1_18.sp4_v_t_36
 (9 3)  (27 291)  (27 291)  routing T_1_18.sp4_h_r_1 <X> T_1_18.sp4_v_t_36
 (4 11)  (22 299)  (22 299)  routing T_1_18.sp4_h_r_10 <X> T_1_18.sp4_h_l_43
 (6 11)  (24 299)  (24 299)  routing T_1_18.sp4_h_r_10 <X> T_1_18.sp4_h_l_43


LogicTile_2_18

 (5 0)  (77 288)  (77 288)  routing T_2_18.sp4_v_t_37 <X> T_2_18.sp4_h_r_0
 (15 0)  (87 288)  (87 288)  routing T_2_18.sp4_h_r_1 <X> T_2_18.lc_trk_g0_1
 (16 0)  (88 288)  (88 288)  routing T_2_18.sp4_h_r_1 <X> T_2_18.lc_trk_g0_1
 (17 0)  (89 288)  (89 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (98 288)  (98 288)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 288)  (101 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 288)  (103 288)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 288)  (104 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (42 0)  (114 288)  (114 288)  LC_0 Logic Functioning bit
 (46 0)  (118 288)  (118 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (80 289)  (80 289)  routing T_2_18.sp4_h_r_1 <X> T_2_18.sp4_v_b_1
 (18 1)  (90 289)  (90 289)  routing T_2_18.sp4_h_r_1 <X> T_2_18.lc_trk_g0_1
 (26 1)  (98 289)  (98 289)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 289)  (101 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 289)  (103 289)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 289)  (104 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (106 289)  (106 289)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_0
 (35 1)  (107 289)  (107 289)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_0
 (21 2)  (93 290)  (93 290)  routing T_2_18.sp4_h_l_10 <X> T_2_18.lc_trk_g0_7
 (22 2)  (94 290)  (94 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (95 290)  (95 290)  routing T_2_18.sp4_h_l_10 <X> T_2_18.lc_trk_g0_7
 (24 2)  (96 290)  (96 290)  routing T_2_18.sp4_h_l_10 <X> T_2_18.lc_trk_g0_7
 (26 2)  (98 290)  (98 290)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 290)  (99 290)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 290)  (101 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 290)  (104 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 290)  (106 290)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 290)  (108 290)  LC_1 Logic Functioning bit
 (38 2)  (110 290)  (110 290)  LC_1 Logic Functioning bit
 (41 2)  (113 290)  (113 290)  LC_1 Logic Functioning bit
 (43 2)  (115 290)  (115 290)  LC_1 Logic Functioning bit
 (21 3)  (93 291)  (93 291)  routing T_2_18.sp4_h_l_10 <X> T_2_18.lc_trk_g0_7
 (22 3)  (94 291)  (94 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 291)  (95 291)  routing T_2_18.sp4_h_r_6 <X> T_2_18.lc_trk_g0_6
 (24 3)  (96 291)  (96 291)  routing T_2_18.sp4_h_r_6 <X> T_2_18.lc_trk_g0_6
 (25 3)  (97 291)  (97 291)  routing T_2_18.sp4_h_r_6 <X> T_2_18.lc_trk_g0_6
 (26 3)  (98 291)  (98 291)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 291)  (101 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 291)  (102 291)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (109 291)  (109 291)  LC_1 Logic Functioning bit
 (39 3)  (111 291)  (111 291)  LC_1 Logic Functioning bit
 (15 4)  (87 292)  (87 292)  routing T_2_18.sp4_h_r_1 <X> T_2_18.lc_trk_g1_1
 (16 4)  (88 292)  (88 292)  routing T_2_18.sp4_h_r_1 <X> T_2_18.lc_trk_g1_1
 (17 4)  (89 292)  (89 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (93 292)  (93 292)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g1_3
 (22 4)  (94 292)  (94 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (96 292)  (96 292)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g1_3
 (26 4)  (98 292)  (98 292)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 292)  (101 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 292)  (103 292)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 292)  (104 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (109 292)  (109 292)  LC_2 Logic Functioning bit
 (18 5)  (90 293)  (90 293)  routing T_2_18.sp4_h_r_1 <X> T_2_18.lc_trk_g1_1
 (21 5)  (93 293)  (93 293)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g1_3
 (26 5)  (98 293)  (98 293)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 293)  (101 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 293)  (103 293)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 293)  (104 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (106 293)  (106 293)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_2
 (35 5)  (107 293)  (107 293)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_2
 (28 6)  (100 294)  (100 294)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 294)  (101 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 294)  (103 294)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 294)  (104 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 294)  (108 294)  LC_3 Logic Functioning bit
 (43 6)  (115 294)  (115 294)  LC_3 Logic Functioning bit
 (50 6)  (122 294)  (122 294)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (100 295)  (100 295)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 295)  (101 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 295)  (102 295)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 295)  (103 295)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 295)  (108 295)  LC_3 Logic Functioning bit
 (41 7)  (113 295)  (113 295)  LC_3 Logic Functioning bit
 (43 7)  (115 295)  (115 295)  LC_3 Logic Functioning bit
 (17 8)  (89 296)  (89 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 296)  (90 296)  routing T_2_18.wire_logic_cluster/lc_1/out <X> T_2_18.lc_trk_g2_1
 (25 8)  (97 296)  (97 296)  routing T_2_18.rgt_op_2 <X> T_2_18.lc_trk_g2_2
 (26 8)  (98 296)  (98 296)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 296)  (101 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 296)  (103 296)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 296)  (104 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (109 296)  (109 296)  LC_4 Logic Functioning bit
 (52 8)  (124 296)  (124 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (77 297)  (77 297)  routing T_2_18.sp4_h_r_6 <X> T_2_18.sp4_v_b_6
 (22 9)  (94 297)  (94 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (96 297)  (96 297)  routing T_2_18.rgt_op_2 <X> T_2_18.lc_trk_g2_2
 (26 9)  (98 297)  (98 297)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 297)  (101 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 297)  (103 297)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 297)  (104 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (106 297)  (106 297)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_4
 (35 9)  (107 297)  (107 297)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_4
 (41 9)  (113 297)  (113 297)  LC_4 Logic Functioning bit
 (43 9)  (115 297)  (115 297)  LC_4 Logic Functioning bit
 (53 9)  (125 297)  (125 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (87 298)  (87 298)  routing T_2_18.tnl_op_5 <X> T_2_18.lc_trk_g2_5
 (17 10)  (89 298)  (89 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (98 298)  (98 298)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 298)  (99 298)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 298)  (101 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 298)  (103 298)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 298)  (104 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (107 298)  (107 298)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.input_2_5
 (8 11)  (80 299)  (80 299)  routing T_2_18.sp4_h_r_1 <X> T_2_18.sp4_v_t_42
 (9 11)  (81 299)  (81 299)  routing T_2_18.sp4_h_r_1 <X> T_2_18.sp4_v_t_42
 (10 11)  (82 299)  (82 299)  routing T_2_18.sp4_h_r_1 <X> T_2_18.sp4_v_t_42
 (18 11)  (90 299)  (90 299)  routing T_2_18.tnl_op_5 <X> T_2_18.lc_trk_g2_5
 (26 11)  (98 299)  (98 299)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 299)  (101 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 299)  (103 299)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 299)  (104 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 299)  (105 299)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.input_2_5
 (42 11)  (114 299)  (114 299)  LC_5 Logic Functioning bit
 (26 12)  (98 300)  (98 300)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 300)  (101 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 300)  (103 300)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 300)  (104 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 300)  (108 300)  LC_6 Logic Functioning bit
 (37 12)  (109 300)  (109 300)  LC_6 Logic Functioning bit
 (38 12)  (110 300)  (110 300)  LC_6 Logic Functioning bit
 (39 12)  (111 300)  (111 300)  LC_6 Logic Functioning bit
 (40 12)  (112 300)  (112 300)  LC_6 Logic Functioning bit
 (41 12)  (113 300)  (113 300)  LC_6 Logic Functioning bit
 (43 12)  (115 300)  (115 300)  LC_6 Logic Functioning bit
 (26 13)  (98 301)  (98 301)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 301)  (101 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 301)  (103 301)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 301)  (104 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (106 301)  (106 301)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_6
 (35 13)  (107 301)  (107 301)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_6
 (36 13)  (108 301)  (108 301)  LC_6 Logic Functioning bit
 (37 13)  (109 301)  (109 301)  LC_6 Logic Functioning bit
 (38 13)  (110 301)  (110 301)  LC_6 Logic Functioning bit
 (39 13)  (111 301)  (111 301)  LC_6 Logic Functioning bit
 (40 13)  (112 301)  (112 301)  LC_6 Logic Functioning bit
 (41 13)  (113 301)  (113 301)  LC_6 Logic Functioning bit
 (42 13)  (114 301)  (114 301)  LC_6 Logic Functioning bit
 (43 13)  (115 301)  (115 301)  LC_6 Logic Functioning bit
 (46 13)  (118 301)  (118 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (125 301)  (125 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (13 14)  (85 302)  (85 302)  routing T_2_18.sp4_h_r_11 <X> T_2_18.sp4_v_t_46
 (26 14)  (98 302)  (98 302)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 302)  (99 302)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 302)  (101 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 302)  (103 302)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 302)  (104 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 302)  (108 302)  LC_7 Logic Functioning bit
 (37 14)  (109 302)  (109 302)  LC_7 Logic Functioning bit
 (38 14)  (110 302)  (110 302)  LC_7 Logic Functioning bit
 (39 14)  (111 302)  (111 302)  LC_7 Logic Functioning bit
 (41 14)  (113 302)  (113 302)  LC_7 Logic Functioning bit
 (43 14)  (115 302)  (115 302)  LC_7 Logic Functioning bit
 (53 14)  (125 302)  (125 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (12 15)  (84 303)  (84 303)  routing T_2_18.sp4_h_r_11 <X> T_2_18.sp4_v_t_46
 (26 15)  (98 303)  (98 303)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 303)  (101 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 303)  (103 303)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 303)  (108 303)  LC_7 Logic Functioning bit
 (37 15)  (109 303)  (109 303)  LC_7 Logic Functioning bit
 (38 15)  (110 303)  (110 303)  LC_7 Logic Functioning bit
 (39 15)  (111 303)  (111 303)  LC_7 Logic Functioning bit


LogicTile_3_18

 (4 0)  (130 288)  (130 288)  routing T_3_18.sp4_h_l_43 <X> T_3_18.sp4_v_b_0
 (6 0)  (132 288)  (132 288)  routing T_3_18.sp4_h_l_43 <X> T_3_18.sp4_v_b_0
 (27 0)  (153 288)  (153 288)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 288)  (154 288)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 288)  (157 288)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 288)  (159 288)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 288)  (161 288)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.input_2_0
 (37 0)  (163 288)  (163 288)  LC_0 Logic Functioning bit
 (39 0)  (165 288)  (165 288)  LC_0 Logic Functioning bit
 (40 0)  (166 288)  (166 288)  LC_0 Logic Functioning bit
 (42 0)  (168 288)  (168 288)  LC_0 Logic Functioning bit
 (46 0)  (172 288)  (172 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (178 288)  (178 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (179 288)  (179 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (131 289)  (131 289)  routing T_3_18.sp4_h_l_43 <X> T_3_18.sp4_v_b_0
 (26 1)  (152 289)  (152 289)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 289)  (154 289)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 289)  (155 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 289)  (156 289)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 289)  (157 289)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 289)  (158 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (162 289)  (162 289)  LC_0 Logic Functioning bit
 (38 1)  (164 289)  (164 289)  LC_0 Logic Functioning bit
 (41 1)  (167 289)  (167 289)  LC_0 Logic Functioning bit
 (42 1)  (168 289)  (168 289)  LC_0 Logic Functioning bit
 (43 1)  (169 289)  (169 289)  LC_0 Logic Functioning bit
 (1 2)  (127 290)  (127 290)  routing T_3_18.glb_netwk_5 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (128 290)  (128 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (130 290)  (130 290)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_v_t_37
 (6 2)  (132 290)  (132 290)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_v_t_37
 (13 2)  (139 290)  (139 290)  routing T_3_18.sp4_v_b_2 <X> T_3_18.sp4_v_t_39
 (14 2)  (140 290)  (140 290)  routing T_3_18.sp4_h_l_1 <X> T_3_18.lc_trk_g0_4
 (15 2)  (141 290)  (141 290)  routing T_3_18.bot_op_5 <X> T_3_18.lc_trk_g0_5
 (17 2)  (143 290)  (143 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (147 290)  (147 290)  routing T_3_18.wire_logic_cluster/lc_7/out <X> T_3_18.lc_trk_g0_7
 (22 2)  (148 290)  (148 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (32 2)  (158 290)  (158 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 290)  (160 290)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (164 290)  (164 290)  LC_1 Logic Functioning bit
 (39 2)  (165 290)  (165 290)  LC_1 Logic Functioning bit
 (47 2)  (173 290)  (173 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (176 290)  (176 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 291)  (126 291)  routing T_3_18.glb_netwk_5 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (5 3)  (131 291)  (131 291)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_v_t_37
 (15 3)  (141 291)  (141 291)  routing T_3_18.sp4_h_l_1 <X> T_3_18.lc_trk_g0_4
 (16 3)  (142 291)  (142 291)  routing T_3_18.sp4_h_l_1 <X> T_3_18.lc_trk_g0_4
 (17 3)  (143 291)  (143 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 3)  (157 291)  (157 291)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (38 3)  (164 291)  (164 291)  LC_1 Logic Functioning bit
 (39 3)  (165 291)  (165 291)  LC_1 Logic Functioning bit
 (15 4)  (141 292)  (141 292)  routing T_3_18.top_op_1 <X> T_3_18.lc_trk_g1_1
 (17 4)  (143 292)  (143 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (147 292)  (147 292)  routing T_3_18.sp12_h_r_3 <X> T_3_18.lc_trk_g1_3
 (22 4)  (148 292)  (148 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (150 292)  (150 292)  routing T_3_18.sp12_h_r_3 <X> T_3_18.lc_trk_g1_3
 (25 4)  (151 292)  (151 292)  routing T_3_18.sp4_h_l_7 <X> T_3_18.lc_trk_g1_2
 (27 4)  (153 292)  (153 292)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 292)  (154 292)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 292)  (155 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 292)  (158 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 292)  (160 292)  routing T_3_18.lc_trk_g1_2 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 292)  (163 292)  LC_2 Logic Functioning bit
 (39 4)  (165 292)  (165 292)  LC_2 Logic Functioning bit
 (45 4)  (171 292)  (171 292)  LC_2 Logic Functioning bit
 (46 4)  (172 292)  (172 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (179 292)  (179 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (144 293)  (144 293)  routing T_3_18.top_op_1 <X> T_3_18.lc_trk_g1_1
 (21 5)  (147 293)  (147 293)  routing T_3_18.sp12_h_r_3 <X> T_3_18.lc_trk_g1_3
 (22 5)  (148 293)  (148 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 293)  (149 293)  routing T_3_18.sp4_h_l_7 <X> T_3_18.lc_trk_g1_2
 (24 5)  (150 293)  (150 293)  routing T_3_18.sp4_h_l_7 <X> T_3_18.lc_trk_g1_2
 (25 5)  (151 293)  (151 293)  routing T_3_18.sp4_h_l_7 <X> T_3_18.lc_trk_g1_2
 (27 5)  (153 293)  (153 293)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 293)  (154 293)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 293)  (155 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 293)  (157 293)  routing T_3_18.lc_trk_g1_2 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (45 5)  (171 293)  (171 293)  LC_2 Logic Functioning bit
 (51 5)  (177 293)  (177 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (178 293)  (178 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (130 294)  (130 294)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_v_t_38
 (11 6)  (137 294)  (137 294)  routing T_3_18.sp4_h_r_11 <X> T_3_18.sp4_v_t_40
 (13 6)  (139 294)  (139 294)  routing T_3_18.sp4_h_r_11 <X> T_3_18.sp4_v_t_40
 (15 6)  (141 294)  (141 294)  routing T_3_18.lft_op_5 <X> T_3_18.lc_trk_g1_5
 (17 6)  (143 294)  (143 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 294)  (144 294)  routing T_3_18.lft_op_5 <X> T_3_18.lc_trk_g1_5
 (22 6)  (148 294)  (148 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 294)  (149 294)  routing T_3_18.sp4_h_r_7 <X> T_3_18.lc_trk_g1_7
 (24 6)  (150 294)  (150 294)  routing T_3_18.sp4_h_r_7 <X> T_3_18.lc_trk_g1_7
 (27 6)  (153 294)  (153 294)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 294)  (154 294)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 294)  (155 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 294)  (158 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 294)  (159 294)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 294)  (162 294)  LC_3 Logic Functioning bit
 (38 6)  (164 294)  (164 294)  LC_3 Logic Functioning bit
 (40 6)  (166 294)  (166 294)  LC_3 Logic Functioning bit
 (41 6)  (167 294)  (167 294)  LC_3 Logic Functioning bit
 (42 6)  (168 294)  (168 294)  LC_3 Logic Functioning bit
 (43 6)  (169 294)  (169 294)  LC_3 Logic Functioning bit
 (46 6)  (172 294)  (172 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (131 295)  (131 295)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_v_t_38
 (12 7)  (138 295)  (138 295)  routing T_3_18.sp4_h_r_11 <X> T_3_18.sp4_v_t_40
 (21 7)  (147 295)  (147 295)  routing T_3_18.sp4_h_r_7 <X> T_3_18.lc_trk_g1_7
 (31 7)  (157 295)  (157 295)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 295)  (162 295)  LC_3 Logic Functioning bit
 (38 7)  (164 295)  (164 295)  LC_3 Logic Functioning bit
 (40 7)  (166 295)  (166 295)  LC_3 Logic Functioning bit
 (41 7)  (167 295)  (167 295)  LC_3 Logic Functioning bit
 (42 7)  (168 295)  (168 295)  LC_3 Logic Functioning bit
 (43 7)  (169 295)  (169 295)  LC_3 Logic Functioning bit
 (48 7)  (174 295)  (174 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (141 296)  (141 296)  routing T_3_18.sp4_h_r_33 <X> T_3_18.lc_trk_g2_1
 (16 8)  (142 296)  (142 296)  routing T_3_18.sp4_h_r_33 <X> T_3_18.lc_trk_g2_1
 (17 8)  (143 296)  (143 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (144 296)  (144 296)  routing T_3_18.sp4_h_r_33 <X> T_3_18.lc_trk_g2_1
 (25 8)  (151 296)  (151 296)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g2_2
 (26 8)  (152 296)  (152 296)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 296)  (153 296)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 296)  (154 296)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 296)  (155 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 296)  (157 296)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 296)  (158 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 296)  (159 296)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (164 296)  (164 296)  LC_4 Logic Functioning bit
 (39 8)  (165 296)  (165 296)  LC_4 Logic Functioning bit
 (41 8)  (167 296)  (167 296)  LC_4 Logic Functioning bit
 (50 8)  (176 296)  (176 296)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (148 297)  (148 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (155 297)  (155 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 297)  (156 297)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 297)  (157 297)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (38 9)  (164 297)  (164 297)  LC_4 Logic Functioning bit
 (39 9)  (165 297)  (165 297)  LC_4 Logic Functioning bit
 (17 10)  (143 298)  (143 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (147 298)  (147 298)  routing T_3_18.rgt_op_7 <X> T_3_18.lc_trk_g2_7
 (22 10)  (148 298)  (148 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (150 298)  (150 298)  routing T_3_18.rgt_op_7 <X> T_3_18.lc_trk_g2_7
 (26 10)  (152 298)  (152 298)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 298)  (153 298)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 298)  (155 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 298)  (156 298)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 298)  (157 298)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 298)  (158 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 298)  (160 298)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 298)  (162 298)  LC_5 Logic Functioning bit
 (37 10)  (163 298)  (163 298)  LC_5 Logic Functioning bit
 (38 10)  (164 298)  (164 298)  LC_5 Logic Functioning bit
 (41 10)  (167 298)  (167 298)  LC_5 Logic Functioning bit
 (42 10)  (168 298)  (168 298)  LC_5 Logic Functioning bit
 (43 10)  (169 298)  (169 298)  LC_5 Logic Functioning bit
 (50 10)  (176 298)  (176 298)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (142 299)  (142 299)  routing T_3_18.sp12_v_b_12 <X> T_3_18.lc_trk_g2_4
 (17 11)  (143 299)  (143 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (144 299)  (144 299)  routing T_3_18.sp4_r_v_b_37 <X> T_3_18.lc_trk_g2_5
 (28 11)  (154 299)  (154 299)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 299)  (155 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 299)  (157 299)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 299)  (162 299)  LC_5 Logic Functioning bit
 (37 11)  (163 299)  (163 299)  LC_5 Logic Functioning bit
 (38 11)  (164 299)  (164 299)  LC_5 Logic Functioning bit
 (42 11)  (168 299)  (168 299)  LC_5 Logic Functioning bit
 (43 11)  (169 299)  (169 299)  LC_5 Logic Functioning bit
 (51 11)  (177 299)  (177 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (16 12)  (142 300)  (142 300)  routing T_3_18.sp4_v_b_33 <X> T_3_18.lc_trk_g3_1
 (17 12)  (143 300)  (143 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (144 300)  (144 300)  routing T_3_18.sp4_v_b_33 <X> T_3_18.lc_trk_g3_1
 (25 12)  (151 300)  (151 300)  routing T_3_18.sp4_h_r_34 <X> T_3_18.lc_trk_g3_2
 (29 12)  (155 300)  (155 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 300)  (156 300)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 300)  (158 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 300)  (159 300)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 300)  (161 300)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.input_2_6
 (40 12)  (166 300)  (166 300)  LC_6 Logic Functioning bit
 (14 13)  (140 301)  (140 301)  routing T_3_18.sp4_h_r_24 <X> T_3_18.lc_trk_g3_0
 (15 13)  (141 301)  (141 301)  routing T_3_18.sp4_h_r_24 <X> T_3_18.lc_trk_g3_0
 (16 13)  (142 301)  (142 301)  routing T_3_18.sp4_h_r_24 <X> T_3_18.lc_trk_g3_0
 (17 13)  (143 301)  (143 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (144 301)  (144 301)  routing T_3_18.sp4_v_b_33 <X> T_3_18.lc_trk_g3_1
 (22 13)  (148 301)  (148 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 301)  (149 301)  routing T_3_18.sp4_h_r_34 <X> T_3_18.lc_trk_g3_2
 (24 13)  (150 301)  (150 301)  routing T_3_18.sp4_h_r_34 <X> T_3_18.lc_trk_g3_2
 (26 13)  (152 301)  (152 301)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 301)  (154 301)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 301)  (155 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 301)  (156 301)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 301)  (158 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (159 301)  (159 301)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.input_2_6
 (51 13)  (177 301)  (177 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (126 302)  (126 302)  routing T_3_18.glb_netwk_6 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 302)  (127 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (152 302)  (152 302)  routing T_3_18.lc_trk_g0_5 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 302)  (153 302)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 302)  (154 302)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 302)  (155 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 302)  (158 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 302)  (160 302)  routing T_3_18.lc_trk_g1_1 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 302)  (163 302)  LC_7 Logic Functioning bit
 (39 14)  (165 302)  (165 302)  LC_7 Logic Functioning bit
 (45 14)  (171 302)  (171 302)  LC_7 Logic Functioning bit
 (47 14)  (173 302)  (173 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (126 303)  (126 303)  routing T_3_18.glb_netwk_6 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (29 15)  (155 303)  (155 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (45 15)  (171 303)  (171 303)  LC_7 Logic Functioning bit
 (51 15)  (177 303)  (177 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (178 303)  (178 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_4_18

 (6 0)  (186 288)  (186 288)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_b_0
 (17 0)  (197 288)  (197 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (202 288)  (202 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (203 288)  (203 288)  routing T_4_18.sp4_h_r_3 <X> T_4_18.lc_trk_g0_3
 (24 0)  (204 288)  (204 288)  routing T_4_18.sp4_h_r_3 <X> T_4_18.lc_trk_g0_3
 (29 0)  (209 288)  (209 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 288)  (210 288)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 288)  (211 288)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 288)  (212 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 288)  (213 288)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 288)  (217 288)  LC_0 Logic Functioning bit
 (18 1)  (198 289)  (198 289)  routing T_4_18.sp4_r_v_b_34 <X> T_4_18.lc_trk_g0_1
 (21 1)  (201 289)  (201 289)  routing T_4_18.sp4_h_r_3 <X> T_4_18.lc_trk_g0_3
 (22 1)  (202 289)  (202 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (205 289)  (205 289)  routing T_4_18.sp4_r_v_b_33 <X> T_4_18.lc_trk_g0_2
 (26 1)  (206 289)  (206 289)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 289)  (208 289)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 289)  (209 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 289)  (210 289)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 289)  (212 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (213 289)  (213 289)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.input_2_0
 (34 1)  (214 289)  (214 289)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.input_2_0
 (39 1)  (219 289)  (219 289)  LC_0 Logic Functioning bit
 (47 1)  (227 289)  (227 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (21 2)  (201 290)  (201 290)  routing T_4_18.wire_logic_cluster/lc_7/out <X> T_4_18.lc_trk_g0_7
 (22 2)  (202 290)  (202 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (206 290)  (206 290)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 290)  (207 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 290)  (208 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 290)  (209 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 290)  (212 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 290)  (213 290)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 290)  (217 290)  LC_1 Logic Functioning bit
 (39 2)  (219 290)  (219 290)  LC_1 Logic Functioning bit
 (26 3)  (206 291)  (206 291)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 291)  (209 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 291)  (211 291)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (48 3)  (228 291)  (228 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (233 291)  (233 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (207 292)  (207 292)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 292)  (208 292)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 292)  (209 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 292)  (211 292)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 292)  (212 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 292)  (216 292)  LC_2 Logic Functioning bit
 (37 4)  (217 292)  (217 292)  LC_2 Logic Functioning bit
 (38 4)  (218 292)  (218 292)  LC_2 Logic Functioning bit
 (39 4)  (219 292)  (219 292)  LC_2 Logic Functioning bit
 (40 4)  (220 292)  (220 292)  LC_2 Logic Functioning bit
 (41 4)  (221 292)  (221 292)  LC_2 Logic Functioning bit
 (42 4)  (222 292)  (222 292)  LC_2 Logic Functioning bit
 (43 4)  (223 292)  (223 292)  LC_2 Logic Functioning bit
 (27 5)  (207 293)  (207 293)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 293)  (208 293)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 293)  (209 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 293)  (210 293)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 293)  (211 293)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 293)  (216 293)  LC_2 Logic Functioning bit
 (37 5)  (217 293)  (217 293)  LC_2 Logic Functioning bit
 (38 5)  (218 293)  (218 293)  LC_2 Logic Functioning bit
 (39 5)  (219 293)  (219 293)  LC_2 Logic Functioning bit
 (41 5)  (221 293)  (221 293)  LC_2 Logic Functioning bit
 (43 5)  (223 293)  (223 293)  LC_2 Logic Functioning bit
 (51 5)  (231 293)  (231 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (233 293)  (233 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (13 6)  (193 294)  (193 294)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_40
 (26 6)  (206 294)  (206 294)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 294)  (207 294)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 294)  (208 294)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 294)  (209 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 294)  (212 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 294)  (213 294)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (39 6)  (219 294)  (219 294)  LC_3 Logic Functioning bit
 (46 6)  (226 294)  (226 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (192 295)  (192 295)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_40
 (22 7)  (202 295)  (202 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (205 295)  (205 295)  routing T_4_18.sp4_r_v_b_30 <X> T_4_18.lc_trk_g1_6
 (26 7)  (206 295)  (206 295)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 295)  (209 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 295)  (211 295)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 295)  (212 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (213 295)  (213 295)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.input_2_3
 (34 7)  (214 295)  (214 295)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.input_2_3
 (47 7)  (227 295)  (227 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 8)  (202 296)  (202 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (203 296)  (203 296)  routing T_4_18.sp12_v_b_19 <X> T_4_18.lc_trk_g2_3
 (25 8)  (205 296)  (205 296)  routing T_4_18.rgt_op_2 <X> T_4_18.lc_trk_g2_2
 (8 9)  (188 297)  (188 297)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_b_7
 (14 9)  (194 297)  (194 297)  routing T_4_18.sp4_h_r_24 <X> T_4_18.lc_trk_g2_0
 (15 9)  (195 297)  (195 297)  routing T_4_18.sp4_h_r_24 <X> T_4_18.lc_trk_g2_0
 (16 9)  (196 297)  (196 297)  routing T_4_18.sp4_h_r_24 <X> T_4_18.lc_trk_g2_0
 (17 9)  (197 297)  (197 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (201 297)  (201 297)  routing T_4_18.sp12_v_b_19 <X> T_4_18.lc_trk_g2_3
 (22 9)  (202 297)  (202 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (204 297)  (204 297)  routing T_4_18.rgt_op_2 <X> T_4_18.lc_trk_g2_2
 (15 10)  (195 298)  (195 298)  routing T_4_18.tnr_op_5 <X> T_4_18.lc_trk_g2_5
 (17 10)  (197 298)  (197 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (202 298)  (202 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (206 298)  (206 298)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 298)  (208 298)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 298)  (209 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 298)  (212 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (220 298)  (220 298)  LC_5 Logic Functioning bit
 (8 11)  (188 299)  (188 299)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_t_42
 (9 11)  (189 299)  (189 299)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_t_42
 (21 11)  (201 299)  (201 299)  routing T_4_18.sp4_r_v_b_39 <X> T_4_18.lc_trk_g2_7
 (26 11)  (206 299)  (206 299)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 299)  (208 299)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 299)  (209 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 299)  (211 299)  routing T_4_18.lc_trk_g0_2 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 299)  (212 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (213 299)  (213 299)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.input_2_5
 (35 11)  (215 299)  (215 299)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.input_2_5
 (14 12)  (194 300)  (194 300)  routing T_4_18.rgt_op_0 <X> T_4_18.lc_trk_g3_0
 (15 12)  (195 300)  (195 300)  routing T_4_18.rgt_op_1 <X> T_4_18.lc_trk_g3_1
 (17 12)  (197 300)  (197 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (198 300)  (198 300)  routing T_4_18.rgt_op_1 <X> T_4_18.lc_trk_g3_1
 (21 12)  (201 300)  (201 300)  routing T_4_18.rgt_op_3 <X> T_4_18.lc_trk_g3_3
 (22 12)  (202 300)  (202 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 300)  (204 300)  routing T_4_18.rgt_op_3 <X> T_4_18.lc_trk_g3_3
 (25 12)  (205 300)  (205 300)  routing T_4_18.rgt_op_2 <X> T_4_18.lc_trk_g3_2
 (26 12)  (206 300)  (206 300)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 300)  (209 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 300)  (211 300)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 300)  (212 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 300)  (214 300)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (50 12)  (230 300)  (230 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (195 301)  (195 301)  routing T_4_18.rgt_op_0 <X> T_4_18.lc_trk_g3_0
 (17 13)  (197 301)  (197 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (202 301)  (202 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (204 301)  (204 301)  routing T_4_18.rgt_op_2 <X> T_4_18.lc_trk_g3_2
 (27 13)  (207 301)  (207 301)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 301)  (208 301)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 301)  (209 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 301)  (211 301)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (43 13)  (223 301)  (223 301)  LC_6 Logic Functioning bit
 (52 13)  (232 301)  (232 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (197 302)  (197 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (201 302)  (201 302)  routing T_4_18.rgt_op_7 <X> T_4_18.lc_trk_g3_7
 (22 14)  (202 302)  (202 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (204 302)  (204 302)  routing T_4_18.rgt_op_7 <X> T_4_18.lc_trk_g3_7
 (25 14)  (205 302)  (205 302)  routing T_4_18.rgt_op_6 <X> T_4_18.lc_trk_g3_6
 (26 14)  (206 302)  (206 302)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 302)  (207 302)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 302)  (208 302)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 302)  (209 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 302)  (211 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 302)  (212 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 302)  (213 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 302)  (214 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 302)  (216 302)  LC_7 Logic Functioning bit
 (37 14)  (217 302)  (217 302)  LC_7 Logic Functioning bit
 (38 14)  (218 302)  (218 302)  LC_7 Logic Functioning bit
 (39 14)  (219 302)  (219 302)  LC_7 Logic Functioning bit
 (41 14)  (221 302)  (221 302)  LC_7 Logic Functioning bit
 (42 14)  (222 302)  (222 302)  LC_7 Logic Functioning bit
 (43 14)  (223 302)  (223 302)  LC_7 Logic Functioning bit
 (46 14)  (226 302)  (226 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (202 303)  (202 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (204 303)  (204 303)  routing T_4_18.rgt_op_6 <X> T_4_18.lc_trk_g3_6
 (26 15)  (206 303)  (206 303)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 303)  (207 303)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 303)  (208 303)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 303)  (209 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 303)  (210 303)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 303)  (211 303)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 303)  (212 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (215 303)  (215 303)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.input_2_7
 (36 15)  (216 303)  (216 303)  LC_7 Logic Functioning bit
 (37 15)  (217 303)  (217 303)  LC_7 Logic Functioning bit
 (38 15)  (218 303)  (218 303)  LC_7 Logic Functioning bit
 (39 15)  (219 303)  (219 303)  LC_7 Logic Functioning bit
 (40 15)  (220 303)  (220 303)  LC_7 Logic Functioning bit
 (41 15)  (221 303)  (221 303)  LC_7 Logic Functioning bit
 (42 15)  (222 303)  (222 303)  LC_7 Logic Functioning bit
 (43 15)  (223 303)  (223 303)  LC_7 Logic Functioning bit


LogicTile_5_18

 (8 0)  (242 288)  (242 288)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_h_r_1
 (36 0)  (270 288)  (270 288)  LC_0 Logic Functioning bit
 (38 0)  (272 288)  (272 288)  LC_0 Logic Functioning bit
 (41 0)  (275 288)  (275 288)  LC_0 Logic Functioning bit
 (43 0)  (277 288)  (277 288)  LC_0 Logic Functioning bit
 (45 0)  (279 288)  (279 288)  LC_0 Logic Functioning bit
 (46 0)  (280 288)  (280 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (281 288)  (281 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (287 288)  (287 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (260 289)  (260 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 289)  (261 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 289)  (262 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (271 289)  (271 289)  LC_0 Logic Functioning bit
 (39 1)  (273 289)  (273 289)  LC_0 Logic Functioning bit
 (40 1)  (274 289)  (274 289)  LC_0 Logic Functioning bit
 (42 1)  (276 289)  (276 289)  LC_0 Logic Functioning bit
 (45 1)  (279 289)  (279 289)  LC_0 Logic Functioning bit
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (21 2)  (255 290)  (255 290)  routing T_5_18.sp4_h_l_2 <X> T_5_18.lc_trk_g0_7
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (257 290)  (257 290)  routing T_5_18.sp4_h_l_2 <X> T_5_18.lc_trk_g0_7
 (24 2)  (258 290)  (258 290)  routing T_5_18.sp4_h_l_2 <X> T_5_18.lc_trk_g0_7
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g1_1 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (37 2)  (271 290)  (271 290)  LC_1 Logic Functioning bit
 (38 2)  (272 290)  (272 290)  LC_1 Logic Functioning bit
 (39 2)  (273 290)  (273 290)  LC_1 Logic Functioning bit
 (45 2)  (279 290)  (279 290)  LC_1 Logic Functioning bit
 (4 3)  (238 291)  (238 291)  routing T_5_18.sp4_v_b_7 <X> T_5_18.sp4_h_l_37
 (36 3)  (270 291)  (270 291)  LC_1 Logic Functioning bit
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (38 3)  (272 291)  (272 291)  LC_1 Logic Functioning bit
 (39 3)  (273 291)  (273 291)  LC_1 Logic Functioning bit
 (45 3)  (279 291)  (279 291)  LC_1 Logic Functioning bit
 (46 3)  (280 291)  (280 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (235 292)  (235 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (236 292)  (236 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (251 292)  (251 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (256 292)  (256 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (257 292)  (257 292)  routing T_5_18.sp12_h_r_11 <X> T_5_18.lc_trk_g1_3
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (37 4)  (271 292)  (271 292)  LC_2 Logic Functioning bit
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (39 4)  (273 292)  (273 292)  LC_2 Logic Functioning bit
 (45 4)  (279 292)  (279 292)  LC_2 Logic Functioning bit
 (0 5)  (234 293)  (234 293)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_7/cen
 (1 5)  (235 293)  (235 293)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_7/cen
 (18 5)  (252 293)  (252 293)  routing T_5_18.sp4_r_v_b_25 <X> T_5_18.lc_trk_g1_1
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 293)  (270 293)  LC_2 Logic Functioning bit
 (37 5)  (271 293)  (271 293)  LC_2 Logic Functioning bit
 (38 5)  (272 293)  (272 293)  LC_2 Logic Functioning bit
 (39 5)  (273 293)  (273 293)  LC_2 Logic Functioning bit
 (45 5)  (279 293)  (279 293)  LC_2 Logic Functioning bit
 (47 5)  (281 293)  (281 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (250 294)  (250 294)  routing T_5_18.sp12_h_r_13 <X> T_5_18.lc_trk_g1_5
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (256 294)  (256 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (257 294)  (257 294)  routing T_5_18.sp4_v_b_23 <X> T_5_18.lc_trk_g1_7
 (24 6)  (258 294)  (258 294)  routing T_5_18.sp4_v_b_23 <X> T_5_18.lc_trk_g1_7
 (25 6)  (259 294)  (259 294)  routing T_5_18.sp4_v_t_3 <X> T_5_18.lc_trk_g1_6
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 294)  (270 294)  LC_3 Logic Functioning bit
 (37 6)  (271 294)  (271 294)  LC_3 Logic Functioning bit
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (39 6)  (273 294)  (273 294)  LC_3 Logic Functioning bit
 (45 6)  (279 294)  (279 294)  LC_3 Logic Functioning bit
 (5 7)  (239 295)  (239 295)  routing T_5_18.sp4_h_l_38 <X> T_5_18.sp4_v_t_38
 (12 7)  (246 295)  (246 295)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_t_40
 (22 7)  (256 295)  (256 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (257 295)  (257 295)  routing T_5_18.sp4_v_t_3 <X> T_5_18.lc_trk_g1_6
 (25 7)  (259 295)  (259 295)  routing T_5_18.sp4_v_t_3 <X> T_5_18.lc_trk_g1_6
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (37 7)  (271 295)  (271 295)  LC_3 Logic Functioning bit
 (38 7)  (272 295)  (272 295)  LC_3 Logic Functioning bit
 (39 7)  (273 295)  (273 295)  LC_3 Logic Functioning bit
 (45 7)  (279 295)  (279 295)  LC_3 Logic Functioning bit
 (3 8)  (237 296)  (237 296)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_b_1
 (15 8)  (249 296)  (249 296)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g2_1
 (16 8)  (250 296)  (250 296)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g2_1
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (252 296)  (252 296)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g2_1
 (19 8)  (253 296)  (253 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (31 8)  (265 296)  (265 296)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 296)  (268 296)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 296)  (270 296)  LC_4 Logic Functioning bit
 (37 8)  (271 296)  (271 296)  LC_4 Logic Functioning bit
 (38 8)  (272 296)  (272 296)  LC_4 Logic Functioning bit
 (39 8)  (273 296)  (273 296)  LC_4 Logic Functioning bit
 (45 8)  (279 296)  (279 296)  LC_4 Logic Functioning bit
 (3 9)  (237 297)  (237 297)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_b_1
 (22 9)  (256 297)  (256 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (257 297)  (257 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (24 9)  (258 297)  (258 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (25 9)  (259 297)  (259 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (31 9)  (265 297)  (265 297)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 297)  (270 297)  LC_4 Logic Functioning bit
 (37 9)  (271 297)  (271 297)  LC_4 Logic Functioning bit
 (38 9)  (272 297)  (272 297)  LC_4 Logic Functioning bit
 (39 9)  (273 297)  (273 297)  LC_4 Logic Functioning bit
 (45 9)  (279 297)  (279 297)  LC_4 Logic Functioning bit
 (51 9)  (285 297)  (285 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (240 298)  (240 298)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_v_t_43
 (31 10)  (265 298)  (265 298)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 298)  (268 298)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 298)  (270 298)  LC_5 Logic Functioning bit
 (37 10)  (271 298)  (271 298)  LC_5 Logic Functioning bit
 (38 10)  (272 298)  (272 298)  LC_5 Logic Functioning bit
 (39 10)  (273 298)  (273 298)  LC_5 Logic Functioning bit
 (45 10)  (279 298)  (279 298)  LC_5 Logic Functioning bit
 (31 11)  (265 299)  (265 299)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 299)  (270 299)  LC_5 Logic Functioning bit
 (37 11)  (271 299)  (271 299)  LC_5 Logic Functioning bit
 (38 11)  (272 299)  (272 299)  LC_5 Logic Functioning bit
 (39 11)  (273 299)  (273 299)  LC_5 Logic Functioning bit
 (45 11)  (279 299)  (279 299)  LC_5 Logic Functioning bit
 (51 11)  (285 299)  (285 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 300)  (267 300)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 300)  (270 300)  LC_6 Logic Functioning bit
 (37 12)  (271 300)  (271 300)  LC_6 Logic Functioning bit
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (39 12)  (273 300)  (273 300)  LC_6 Logic Functioning bit
 (45 12)  (279 300)  (279 300)  LC_6 Logic Functioning bit
 (36 13)  (270 301)  (270 301)  LC_6 Logic Functioning bit
 (37 13)  (271 301)  (271 301)  LC_6 Logic Functioning bit
 (38 13)  (272 301)  (272 301)  LC_6 Logic Functioning bit
 (39 13)  (273 301)  (273 301)  LC_6 Logic Functioning bit
 (45 13)  (279 301)  (279 301)  LC_6 Logic Functioning bit
 (0 14)  (234 302)  (234 302)  routing T_5_18.glb_netwk_4 <X> T_5_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 302)  (235 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (239 302)  (239 302)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_l_44
 (8 14)  (242 302)  (242 302)  routing T_5_18.sp4_h_r_2 <X> T_5_18.sp4_h_l_47
 (10 14)  (244 302)  (244 302)  routing T_5_18.sp4_h_r_2 <X> T_5_18.sp4_h_l_47
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 302)  (267 302)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 302)  (270 302)  LC_7 Logic Functioning bit
 (37 14)  (271 302)  (271 302)  LC_7 Logic Functioning bit
 (38 14)  (272 302)  (272 302)  LC_7 Logic Functioning bit
 (39 14)  (273 302)  (273 302)  LC_7 Logic Functioning bit
 (45 14)  (279 302)  (279 302)  LC_7 Logic Functioning bit
 (6 15)  (240 303)  (240 303)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_l_44
 (31 15)  (265 303)  (265 303)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 303)  (270 303)  LC_7 Logic Functioning bit
 (37 15)  (271 303)  (271 303)  LC_7 Logic Functioning bit
 (38 15)  (272 303)  (272 303)  LC_7 Logic Functioning bit
 (39 15)  (273 303)  (273 303)  LC_7 Logic Functioning bit
 (45 15)  (279 303)  (279 303)  LC_7 Logic Functioning bit


LogicTile_6_18

 (4 0)  (292 288)  (292 288)  routing T_6_18.sp4_v_t_37 <X> T_6_18.sp4_v_b_0
 (8 0)  (296 288)  (296 288)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_h_r_1
 (10 0)  (298 288)  (298 288)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_h_r_1
 (22 0)  (310 288)  (310 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (311 288)  (311 288)  routing T_6_18.sp4_v_b_19 <X> T_6_18.lc_trk_g0_3
 (24 0)  (312 288)  (312 288)  routing T_6_18.sp4_v_b_19 <X> T_6_18.lc_trk_g0_3
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 288)  (324 288)  LC_0 Logic Functioning bit
 (37 0)  (325 288)  (325 288)  LC_0 Logic Functioning bit
 (38 0)  (326 288)  (326 288)  LC_0 Logic Functioning bit
 (39 0)  (327 288)  (327 288)  LC_0 Logic Functioning bit
 (45 0)  (333 288)  (333 288)  LC_0 Logic Functioning bit
 (47 0)  (335 288)  (335 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (319 289)  (319 289)  routing T_6_18.lc_trk_g0_3 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (37 1)  (325 289)  (325 289)  LC_0 Logic Functioning bit
 (38 1)  (326 289)  (326 289)  LC_0 Logic Functioning bit
 (39 1)  (327 289)  (327 289)  LC_0 Logic Functioning bit
 (45 1)  (333 289)  (333 289)  LC_0 Logic Functioning bit
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 290)  (321 290)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (37 2)  (325 290)  (325 290)  LC_1 Logic Functioning bit
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (45 2)  (333 290)  (333 290)  LC_1 Logic Functioning bit
 (8 3)  (296 291)  (296 291)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_v_t_36
 (9 3)  (297 291)  (297 291)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_v_t_36
 (22 3)  (310 291)  (310 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (311 291)  (311 291)  routing T_6_18.sp12_h_r_14 <X> T_6_18.lc_trk_g0_6
 (31 3)  (319 291)  (319 291)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (39 3)  (327 291)  (327 291)  LC_1 Logic Functioning bit
 (45 3)  (333 291)  (333 291)  LC_1 Logic Functioning bit
 (1 4)  (289 292)  (289 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (292 292)  (292 292)  routing T_6_18.sp4_v_t_42 <X> T_6_18.sp4_v_b_3
 (6 4)  (294 292)  (294 292)  routing T_6_18.sp4_v_t_42 <X> T_6_18.sp4_v_b_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (311 292)  (311 292)  routing T_6_18.sp4_h_r_3 <X> T_6_18.lc_trk_g1_3
 (24 4)  (312 292)  (312 292)  routing T_6_18.sp4_h_r_3 <X> T_6_18.lc_trk_g1_3
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 292)  (321 292)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 292)  (322 292)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (37 4)  (325 292)  (325 292)  LC_2 Logic Functioning bit
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (39 4)  (327 292)  (327 292)  LC_2 Logic Functioning bit
 (45 4)  (333 292)  (333 292)  LC_2 Logic Functioning bit
 (0 5)  (288 293)  (288 293)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (1 5)  (289 293)  (289 293)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (21 5)  (309 293)  (309 293)  routing T_6_18.sp4_h_r_3 <X> T_6_18.lc_trk_g1_3
 (31 5)  (319 293)  (319 293)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (37 5)  (325 293)  (325 293)  LC_2 Logic Functioning bit
 (38 5)  (326 293)  (326 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (45 5)  (333 293)  (333 293)  LC_2 Logic Functioning bit
 (3 6)  (291 294)  (291 294)  routing T_6_18.sp12_h_r_0 <X> T_6_18.sp12_v_t_23
 (31 6)  (319 294)  (319 294)  routing T_6_18.lc_trk_g0_6 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (37 6)  (325 294)  (325 294)  LC_3 Logic Functioning bit
 (38 6)  (326 294)  (326 294)  LC_3 Logic Functioning bit
 (39 6)  (327 294)  (327 294)  LC_3 Logic Functioning bit
 (45 6)  (333 294)  (333 294)  LC_3 Logic Functioning bit
 (3 7)  (291 295)  (291 295)  routing T_6_18.sp12_h_r_0 <X> T_6_18.sp12_v_t_23
 (31 7)  (319 295)  (319 295)  routing T_6_18.lc_trk_g0_6 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 295)  (324 295)  LC_3 Logic Functioning bit
 (37 7)  (325 295)  (325 295)  LC_3 Logic Functioning bit
 (38 7)  (326 295)  (326 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (45 7)  (333 295)  (333 295)  LC_3 Logic Functioning bit
 (47 7)  (335 295)  (335 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (298 296)  (298 296)  routing T_6_18.sp4_v_t_39 <X> T_6_18.sp4_h_r_7
 (25 8)  (313 296)  (313 296)  routing T_6_18.sp12_v_t_1 <X> T_6_18.lc_trk_g2_2
 (31 8)  (319 296)  (319 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 296)  (321 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 296)  (322 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 296)  (324 296)  LC_4 Logic Functioning bit
 (37 8)  (325 296)  (325 296)  LC_4 Logic Functioning bit
 (38 8)  (326 296)  (326 296)  LC_4 Logic Functioning bit
 (39 8)  (327 296)  (327 296)  LC_4 Logic Functioning bit
 (45 8)  (333 296)  (333 296)  LC_4 Logic Functioning bit
 (51 8)  (339 296)  (339 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (310 297)  (310 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (312 297)  (312 297)  routing T_6_18.sp12_v_t_1 <X> T_6_18.lc_trk_g2_2
 (25 9)  (313 297)  (313 297)  routing T_6_18.sp12_v_t_1 <X> T_6_18.lc_trk_g2_2
 (31 9)  (319 297)  (319 297)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 297)  (324 297)  LC_4 Logic Functioning bit
 (37 9)  (325 297)  (325 297)  LC_4 Logic Functioning bit
 (38 9)  (326 297)  (326 297)  LC_4 Logic Functioning bit
 (39 9)  (327 297)  (327 297)  LC_4 Logic Functioning bit
 (45 9)  (333 297)  (333 297)  LC_4 Logic Functioning bit
 (8 10)  (296 298)  (296 298)  routing T_6_18.sp4_h_r_7 <X> T_6_18.sp4_h_l_42
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 298)  (324 298)  LC_5 Logic Functioning bit
 (37 10)  (325 298)  (325 298)  LC_5 Logic Functioning bit
 (38 10)  (326 298)  (326 298)  LC_5 Logic Functioning bit
 (39 10)  (327 298)  (327 298)  LC_5 Logic Functioning bit
 (45 10)  (333 298)  (333 298)  LC_5 Logic Functioning bit
 (12 11)  (300 299)  (300 299)  routing T_6_18.sp4_h_l_45 <X> T_6_18.sp4_v_t_45
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (37 11)  (325 299)  (325 299)  LC_5 Logic Functioning bit
 (38 11)  (326 299)  (326 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (45 11)  (333 299)  (333 299)  LC_5 Logic Functioning bit
 (52 11)  (340 299)  (340 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (9 12)  (297 300)  (297 300)  routing T_6_18.sp4_v_t_47 <X> T_6_18.sp4_h_r_10
 (31 12)  (319 300)  (319 300)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 300)  (321 300)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 300)  (322 300)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (37 12)  (325 300)  (325 300)  LC_6 Logic Functioning bit
 (38 12)  (326 300)  (326 300)  LC_6 Logic Functioning bit
 (39 12)  (327 300)  (327 300)  LC_6 Logic Functioning bit
 (45 12)  (333 300)  (333 300)  LC_6 Logic Functioning bit
 (51 12)  (339 300)  (339 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (310 301)  (310 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (311 301)  (311 301)  routing T_6_18.sp4_h_l_15 <X> T_6_18.lc_trk_g3_2
 (24 13)  (312 301)  (312 301)  routing T_6_18.sp4_h_l_15 <X> T_6_18.lc_trk_g3_2
 (25 13)  (313 301)  (313 301)  routing T_6_18.sp4_h_l_15 <X> T_6_18.lc_trk_g3_2
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (37 13)  (325 301)  (325 301)  LC_6 Logic Functioning bit
 (38 13)  (326 301)  (326 301)  LC_6 Logic Functioning bit
 (39 13)  (327 301)  (327 301)  LC_6 Logic Functioning bit
 (45 13)  (333 301)  (333 301)  LC_6 Logic Functioning bit
 (0 14)  (288 302)  (288 302)  routing T_6_18.glb_netwk_4 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 302)  (289 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 302)  (302 302)  routing T_6_18.sp4_h_r_44 <X> T_6_18.lc_trk_g3_4
 (21 14)  (309 302)  (309 302)  routing T_6_18.sp4_h_r_39 <X> T_6_18.lc_trk_g3_7
 (22 14)  (310 302)  (310 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (311 302)  (311 302)  routing T_6_18.sp4_h_r_39 <X> T_6_18.lc_trk_g3_7
 (24 14)  (312 302)  (312 302)  routing T_6_18.sp4_h_r_39 <X> T_6_18.lc_trk_g3_7
 (31 14)  (319 302)  (319 302)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 302)  (321 302)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 302)  (322 302)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 302)  (324 302)  LC_7 Logic Functioning bit
 (37 14)  (325 302)  (325 302)  LC_7 Logic Functioning bit
 (38 14)  (326 302)  (326 302)  LC_7 Logic Functioning bit
 (39 14)  (327 302)  (327 302)  LC_7 Logic Functioning bit
 (45 14)  (333 302)  (333 302)  LC_7 Logic Functioning bit
 (51 14)  (339 302)  (339 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (293 303)  (293 303)  routing T_6_18.sp4_h_l_44 <X> T_6_18.sp4_v_t_44
 (14 15)  (302 303)  (302 303)  routing T_6_18.sp4_h_r_44 <X> T_6_18.lc_trk_g3_4
 (15 15)  (303 303)  (303 303)  routing T_6_18.sp4_h_r_44 <X> T_6_18.lc_trk_g3_4
 (16 15)  (304 303)  (304 303)  routing T_6_18.sp4_h_r_44 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (319 303)  (319 303)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 303)  (324 303)  LC_7 Logic Functioning bit
 (37 15)  (325 303)  (325 303)  LC_7 Logic Functioning bit
 (38 15)  (326 303)  (326 303)  LC_7 Logic Functioning bit
 (39 15)  (327 303)  (327 303)  LC_7 Logic Functioning bit
 (45 15)  (333 303)  (333 303)  LC_7 Logic Functioning bit


LogicTile_7_18

 (15 0)  (357 288)  (357 288)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g0_1
 (16 0)  (358 288)  (358 288)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g0_1
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (363 288)  (363 288)  routing T_7_18.wire_logic_cluster/lc_3/out <X> T_7_18.lc_trk_g0_3
 (22 0)  (364 288)  (364 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (367 288)  (367 288)  routing T_7_18.wire_logic_cluster/lc_2/out <X> T_7_18.lc_trk_g0_2
 (27 0)  (369 288)  (369 288)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 288)  (370 288)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 288)  (372 288)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 288)  (373 288)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 288)  (377 288)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.input_2_0
 (40 0)  (382 288)  (382 288)  LC_0 Logic Functioning bit
 (16 1)  (358 289)  (358 289)  routing T_7_18.sp12_h_r_8 <X> T_7_18.lc_trk_g0_0
 (17 1)  (359 289)  (359 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (360 289)  (360 289)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g0_1
 (22 1)  (364 289)  (364 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (368 289)  (368 289)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 289)  (370 289)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 289)  (371 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 289)  (372 289)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 289)  (373 289)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 289)  (374 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (375 289)  (375 289)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.input_2_0
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_5 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (353 290)  (353 290)  routing T_7_18.sp4_v_b_11 <X> T_7_18.sp4_v_t_39
 (12 2)  (354 290)  (354 290)  routing T_7_18.sp4_h_r_11 <X> T_7_18.sp4_h_l_39
 (14 2)  (356 290)  (356 290)  routing T_7_18.wire_logic_cluster/lc_4/out <X> T_7_18.lc_trk_g0_4
 (22 2)  (364 290)  (364 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (366 290)  (366 290)  routing T_7_18.top_op_7 <X> T_7_18.lc_trk_g0_7
 (26 2)  (368 290)  (368 290)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 290)  (369 290)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 290)  (370 290)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (379 290)  (379 290)  LC_1 Logic Functioning bit
 (50 2)  (392 290)  (392 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (394 290)  (394 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_5 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (12 3)  (354 291)  (354 291)  routing T_7_18.sp4_v_b_11 <X> T_7_18.sp4_v_t_39
 (13 3)  (355 291)  (355 291)  routing T_7_18.sp4_h_r_11 <X> T_7_18.sp4_h_l_39
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (363 291)  (363 291)  routing T_7_18.top_op_7 <X> T_7_18.lc_trk_g0_7
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 291)  (370 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 291)  (372 291)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 291)  (373 291)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (15 4)  (357 292)  (357 292)  routing T_7_18.sp4_h_r_9 <X> T_7_18.lc_trk_g1_1
 (16 4)  (358 292)  (358 292)  routing T_7_18.sp4_h_r_9 <X> T_7_18.lc_trk_g1_1
 (17 4)  (359 292)  (359 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (360 292)  (360 292)  routing T_7_18.sp4_h_r_9 <X> T_7_18.lc_trk_g1_1
 (25 4)  (367 292)  (367 292)  routing T_7_18.sp12_h_r_2 <X> T_7_18.lc_trk_g1_2
 (26 4)  (368 292)  (368 292)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 292)  (375 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (382 292)  (382 292)  LC_2 Logic Functioning bit
 (42 4)  (384 292)  (384 292)  LC_2 Logic Functioning bit
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.sp12_h_r_2 <X> T_7_18.lc_trk_g1_2
 (25 5)  (367 293)  (367 293)  routing T_7_18.sp12_h_r_2 <X> T_7_18.lc_trk_g1_2
 (26 5)  (368 293)  (368 293)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 293)  (370 293)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g1_1 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 294)  (377 294)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_3
 (43 6)  (385 294)  (385 294)  LC_3 Logic Functioning bit
 (45 6)  (387 294)  (387 294)  LC_3 Logic Functioning bit
 (26 7)  (368 295)  (368 295)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 295)  (369 295)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 295)  (374 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 295)  (375 295)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_3
 (35 7)  (377 295)  (377 295)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_3
 (17 8)  (359 296)  (359 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (364 296)  (364 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 296)  (365 296)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g2_3
 (24 8)  (366 296)  (366 296)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g2_3
 (25 8)  (367 296)  (367 296)  routing T_7_18.sp4_v_t_23 <X> T_7_18.lc_trk_g2_2
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 296)  (378 296)  LC_4 Logic Functioning bit
 (37 8)  (379 296)  (379 296)  LC_4 Logic Functioning bit
 (38 8)  (380 296)  (380 296)  LC_4 Logic Functioning bit
 (39 8)  (381 296)  (381 296)  LC_4 Logic Functioning bit
 (45 8)  (387 296)  (387 296)  LC_4 Logic Functioning bit
 (4 9)  (346 297)  (346 297)  routing T_7_18.sp4_h_l_47 <X> T_7_18.sp4_h_r_6
 (6 9)  (348 297)  (348 297)  routing T_7_18.sp4_h_l_47 <X> T_7_18.sp4_h_r_6
 (13 9)  (355 297)  (355 297)  routing T_7_18.sp4_v_t_38 <X> T_7_18.sp4_h_r_8
 (18 9)  (360 297)  (360 297)  routing T_7_18.sp4_r_v_b_33 <X> T_7_18.lc_trk_g2_1
 (21 9)  (363 297)  (363 297)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g2_3
 (22 9)  (364 297)  (364 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 297)  (365 297)  routing T_7_18.sp4_v_t_23 <X> T_7_18.lc_trk_g2_2
 (25 9)  (367 297)  (367 297)  routing T_7_18.sp4_v_t_23 <X> T_7_18.lc_trk_g2_2
 (31 9)  (373 297)  (373 297)  routing T_7_18.lc_trk_g0_3 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 297)  (378 297)  LC_4 Logic Functioning bit
 (37 9)  (379 297)  (379 297)  LC_4 Logic Functioning bit
 (38 9)  (380 297)  (380 297)  LC_4 Logic Functioning bit
 (39 9)  (381 297)  (381 297)  LC_4 Logic Functioning bit
 (4 10)  (346 298)  (346 298)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_v_t_43
 (5 10)  (347 298)  (347 298)  routing T_7_18.sp4_v_b_6 <X> T_7_18.sp4_h_l_43
 (6 10)  (348 298)  (348 298)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_v_t_43
 (9 10)  (351 298)  (351 298)  routing T_7_18.sp4_v_b_7 <X> T_7_18.sp4_h_l_42
 (14 10)  (356 298)  (356 298)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (21 10)  (363 298)  (363 298)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g2_7
 (22 10)  (364 298)  (364 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (365 298)  (365 298)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g2_7
 (24 10)  (366 298)  (366 298)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g2_7
 (25 10)  (367 298)  (367 298)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (31 10)  (373 298)  (373 298)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (37 10)  (379 298)  (379 298)  LC_5 Logic Functioning bit
 (38 10)  (380 298)  (380 298)  LC_5 Logic Functioning bit
 (39 10)  (381 298)  (381 298)  LC_5 Logic Functioning bit
 (45 10)  (387 298)  (387 298)  LC_5 Logic Functioning bit
 (51 10)  (393 298)  (393 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (347 299)  (347 299)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_v_t_43
 (14 11)  (356 299)  (356 299)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (16 11)  (358 299)  (358 299)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 299)  (365 299)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (25 11)  (367 299)  (367 299)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (38 11)  (380 299)  (380 299)  LC_5 Logic Functioning bit
 (39 11)  (381 299)  (381 299)  LC_5 Logic Functioning bit
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (40 12)  (382 300)  (382 300)  LC_6 Logic Functioning bit
 (42 12)  (384 300)  (384 300)  LC_6 Logic Functioning bit
 (46 12)  (388 300)  (388 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (357 301)  (357 301)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g3_0
 (16 13)  (358 301)  (358 301)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (363 301)  (363 301)  routing T_7_18.sp4_r_v_b_43 <X> T_7_18.lc_trk_g3_3
 (27 13)  (369 301)  (369 301)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 301)  (370 301)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 301)  (373 301)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (41 13)  (383 301)  (383 301)  LC_6 Logic Functioning bit
 (43 13)  (385 301)  (385 301)  LC_6 Logic Functioning bit
 (47 13)  (389 301)  (389 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (8 14)  (350 302)  (350 302)  routing T_7_18.sp4_v_t_41 <X> T_7_18.sp4_h_l_47
 (9 14)  (351 302)  (351 302)  routing T_7_18.sp4_v_t_41 <X> T_7_18.sp4_h_l_47
 (10 14)  (352 302)  (352 302)  routing T_7_18.sp4_v_t_41 <X> T_7_18.sp4_h_l_47
 (15 14)  (357 302)  (357 302)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g3_5
 (16 14)  (358 302)  (358 302)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g3_5
 (17 14)  (359 302)  (359 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 302)  (360 302)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g3_5
 (25 14)  (367 302)  (367 302)  routing T_7_18.sp4_v_b_30 <X> T_7_18.lc_trk_g3_6
 (6 15)  (348 303)  (348 303)  routing T_7_18.sp4_h_r_9 <X> T_7_18.sp4_h_l_44
 (15 15)  (357 303)  (357 303)  routing T_7_18.sp4_v_t_33 <X> T_7_18.lc_trk_g3_4
 (16 15)  (358 303)  (358 303)  routing T_7_18.sp4_v_t_33 <X> T_7_18.lc_trk_g3_4
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (360 303)  (360 303)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g3_5
 (22 15)  (364 303)  (364 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (365 303)  (365 303)  routing T_7_18.sp4_v_b_30 <X> T_7_18.lc_trk_g3_6


RAM_Tile_8_18

 (28 0)  (424 288)  (424 288)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.wire_bram/ram/WDATA_7
 (29 0)  (425 288)  (425 288)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_7
 (40 0)  (436 288)  (436 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_17
 (22 1)  (418 289)  (418 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_5 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (21 2)  (417 290)  (417 290)  routing T_8_18.sp4_h_l_10 <X> T_8_18.lc_trk_g0_7
 (22 2)  (418 290)  (418 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (419 290)  (419 290)  routing T_8_18.sp4_h_l_10 <X> T_8_18.lc_trk_g0_7
 (24 2)  (420 290)  (420 290)  routing T_8_18.sp4_h_l_10 <X> T_8_18.lc_trk_g0_7
 (28 2)  (424 290)  (424 290)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.wire_bram/ram/WDATA_6
 (29 2)  (425 290)  (425 290)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_6
 (30 2)  (426 290)  (426 290)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.wire_bram/ram/WDATA_6
 (38 2)  (434 290)  (434 290)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_6 sp4_v_t_23
 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_5 <X> T_8_18.wire_bram/ram/WCLK
 (11 3)  (407 291)  (407 291)  routing T_8_18.sp4_h_r_6 <X> T_8_18.sp4_h_l_39
 (13 3)  (409 291)  (409 291)  routing T_8_18.sp4_h_r_6 <X> T_8_18.sp4_h_l_39
 (21 3)  (417 291)  (417 291)  routing T_8_18.sp4_h_l_10 <X> T_8_18.lc_trk_g0_7
 (30 3)  (426 291)  (426 291)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.wire_bram/ram/WDATA_6
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (21 4)  (417 292)  (417 292)  routing T_8_18.sp4_h_r_19 <X> T_8_18.lc_trk_g1_3
 (22 4)  (418 292)  (418 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (419 292)  (419 292)  routing T_8_18.sp4_h_r_19 <X> T_8_18.lc_trk_g1_3
 (24 4)  (420 292)  (420 292)  routing T_8_18.sp4_h_r_19 <X> T_8_18.lc_trk_g1_3
 (28 4)  (424 292)  (424 292)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_bram/ram/WDATA_5
 (29 4)  (425 292)  (425 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (426 292)  (426 292)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_bram/ram/WDATA_5
 (40 4)  (436 292)  (436 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (0 5)  (396 293)  (396 293)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_bram/ram/WCLKE
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (417 293)  (417 293)  routing T_8_18.sp4_h_r_19 <X> T_8_18.lc_trk_g1_3
 (30 5)  (426 293)  (426 293)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_bram/ram/WDATA_5
 (11 6)  (407 294)  (407 294)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_v_t_40
 (13 6)  (409 294)  (409 294)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_v_t_40
 (17 6)  (413 294)  (413 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (424 294)  (424 294)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_bram/ram/WDATA_4
 (29 6)  (425 294)  (425 294)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_4
 (30 6)  (426 294)  (426 294)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_bram/ram/WDATA_4
 (6 7)  (402 295)  (402 295)  routing T_8_18.sp4_h_r_3 <X> T_8_18.sp4_h_l_38
 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (12 7)  (408 295)  (408 295)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_v_t_40
 (18 7)  (414 295)  (414 295)  routing T_8_18.sp4_r_v_b_29 <X> T_8_18.lc_trk_g1_5
 (16 8)  (412 296)  (412 296)  routing T_8_18.sp4_v_b_25 <X> T_8_18.lc_trk_g2_1
 (17 8)  (413 296)  (413 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (414 296)  (414 296)  routing T_8_18.sp4_v_b_25 <X> T_8_18.lc_trk_g2_1
 (19 8)  (415 296)  (415 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 296)  (426 296)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_bram/ram/WDATA_3
 (30 9)  (426 297)  (426 297)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_bram/ram/WDATA_3
 (37 9)  (433 297)  (433 297)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (12 10)  (408 298)  (408 298)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_h_l_45
 (14 10)  (410 298)  (410 298)  routing T_8_18.sp4_v_b_28 <X> T_8_18.lc_trk_g2_4
 (17 10)  (413 298)  (413 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (417 298)  (417 298)  routing T_8_18.sp4_v_t_26 <X> T_8_18.lc_trk_g2_7
 (22 10)  (418 298)  (418 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (419 298)  (419 298)  routing T_8_18.sp4_v_t_26 <X> T_8_18.lc_trk_g2_7
 (27 10)  (423 298)  (423 298)  routing T_8_18.lc_trk_g3_1 <X> T_8_18.wire_bram/ram/WDATA_2
 (28 10)  (424 298)  (424 298)  routing T_8_18.lc_trk_g3_1 <X> T_8_18.wire_bram/ram/WDATA_2
 (29 10)  (425 298)  (425 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_1 wire_bram/ram/WDATA_2
 (36 10)  (432 298)  (432 298)  Enable bit of Mux _out_links/OutMux8_5 => wire_bram/ram/RDATA_2 sp4_h_r_42
 (13 11)  (409 299)  (409 299)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_h_l_45
 (16 11)  (412 299)  (412 299)  routing T_8_18.sp4_v_b_28 <X> T_8_18.lc_trk_g2_4
 (17 11)  (413 299)  (413 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (414 299)  (414 299)  routing T_8_18.sp4_r_v_b_37 <X> T_8_18.lc_trk_g2_5
 (21 11)  (417 299)  (417 299)  routing T_8_18.sp4_v_t_26 <X> T_8_18.lc_trk_g2_7
 (22 11)  (418 299)  (418 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (419 299)  (419 299)  routing T_8_18.sp4_v_b_46 <X> T_8_18.lc_trk_g2_6
 (24 11)  (420 299)  (420 299)  routing T_8_18.sp4_v_b_46 <X> T_8_18.lc_trk_g2_6
 (3 12)  (399 300)  (399 300)  routing T_8_18.sp12_v_t_22 <X> T_8_18.sp12_h_r_1
 (9 12)  (405 300)  (405 300)  routing T_8_18.sp4_v_t_47 <X> T_8_18.sp4_h_r_10
 (15 12)  (411 300)  (411 300)  routing T_8_18.sp4_v_b_41 <X> T_8_18.lc_trk_g3_1
 (16 12)  (412 300)  (412 300)  routing T_8_18.sp4_v_b_41 <X> T_8_18.lc_trk_g3_1
 (17 12)  (413 300)  (413 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (28 12)  (424 300)  (424 300)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.wire_bram/ram/WDATA_1
 (29 12)  (425 300)  (425 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (426 300)  (426 300)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.wire_bram/ram/WDATA_1
 (41 12)  (437 300)  (437 300)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (6 13)  (402 301)  (402 301)  routing T_8_18.sp4_h_l_44 <X> T_8_18.sp4_h_r_9
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (29 14)  (425 302)  (425 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_2 wire_bram/ram/WDATA_0
 (40 14)  (436 302)  (436 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_31
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE
 (30 15)  (426 303)  (426 303)  routing T_8_18.lc_trk_g0_2 <X> T_8_18.wire_bram/ram/WDATA_0


LogicTile_9_18

 (8 0)  (446 288)  (446 288)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_h_r_1
 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 288)  (468 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (39 0)  (477 288)  (477 288)  LC_0 Logic Functioning bit
 (40 0)  (478 288)  (478 288)  LC_0 Logic Functioning bit
 (42 0)  (480 288)  (480 288)  LC_0 Logic Functioning bit
 (44 0)  (482 288)  (482 288)  LC_0 Logic Functioning bit
 (52 0)  (490 288)  (490 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (455 289)  (455 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 289)  (468 289)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (50 1)  (488 289)  (488 289)  Carry_In_Mux bit 

 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (6 2)  (444 290)  (444 290)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_t_37
 (21 2)  (459 290)  (459 290)  routing T_9_18.sp4_h_l_10 <X> T_9_18.lc_trk_g0_7
 (22 2)  (460 290)  (460 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 290)  (461 290)  routing T_9_18.sp4_h_l_10 <X> T_9_18.lc_trk_g0_7
 (24 2)  (462 290)  (462 290)  routing T_9_18.sp4_h_l_10 <X> T_9_18.lc_trk_g0_7
 (27 2)  (465 290)  (465 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 290)  (468 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (37 2)  (475 290)  (475 290)  LC_1 Logic Functioning bit
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (39 2)  (477 290)  (477 290)  LC_1 Logic Functioning bit
 (44 2)  (482 290)  (482 290)  LC_1 Logic Functioning bit
 (48 2)  (486 290)  (486 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (21 3)  (459 291)  (459 291)  routing T_9_18.sp4_h_l_10 <X> T_9_18.lc_trk_g0_7
 (32 3)  (470 291)  (470 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (471 291)  (471 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.input_2_1
 (34 3)  (472 291)  (472 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.input_2_1
 (36 3)  (474 291)  (474 291)  LC_1 Logic Functioning bit
 (37 3)  (475 291)  (475 291)  LC_1 Logic Functioning bit
 (38 3)  (476 291)  (476 291)  LC_1 Logic Functioning bit
 (39 3)  (477 291)  (477 291)  LC_1 Logic Functioning bit
 (8 4)  (446 292)  (446 292)  routing T_9_18.sp4_h_l_41 <X> T_9_18.sp4_h_r_4
 (11 4)  (449 292)  (449 292)  routing T_9_18.sp4_v_t_39 <X> T_9_18.sp4_v_b_5
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (473 292)  (473 292)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_2
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (37 4)  (475 292)  (475 292)  LC_2 Logic Functioning bit
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (39 4)  (477 292)  (477 292)  LC_2 Logic Functioning bit
 (44 4)  (482 292)  (482 292)  LC_2 Logic Functioning bit
 (12 5)  (450 293)  (450 293)  routing T_9_18.sp4_v_t_39 <X> T_9_18.sp4_v_b_5
 (30 5)  (468 293)  (468 293)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 293)  (471 293)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_2
 (34 5)  (472 293)  (472 293)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_2
 (36 5)  (474 293)  (474 293)  LC_2 Logic Functioning bit
 (37 5)  (475 293)  (475 293)  LC_2 Logic Functioning bit
 (38 5)  (476 293)  (476 293)  LC_2 Logic Functioning bit
 (39 5)  (477 293)  (477 293)  LC_2 Logic Functioning bit
 (48 5)  (486 293)  (486 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (443 294)  (443 294)  routing T_9_18.sp4_v_b_3 <X> T_9_18.sp4_h_l_38
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 294)  (468 294)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (39 6)  (477 294)  (477 294)  LC_3 Logic Functioning bit
 (41 6)  (479 294)  (479 294)  LC_3 Logic Functioning bit
 (42 6)  (480 294)  (480 294)  LC_3 Logic Functioning bit
 (44 6)  (482 294)  (482 294)  LC_3 Logic Functioning bit
 (46 6)  (484 294)  (484 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (489 294)  (489 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (471 295)  (471 295)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.input_2_3
 (34 7)  (472 295)  (472 295)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.input_2_3
 (35 7)  (473 295)  (473 295)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.input_2_3
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (41 7)  (479 295)  (479 295)  LC_3 Logic Functioning bit
 (42 7)  (480 295)  (480 295)  LC_3 Logic Functioning bit
 (46 7)  (484 295)  (484 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (460 296)  (460 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (461 296)  (461 296)  routing T_9_18.sp4_v_t_30 <X> T_9_18.lc_trk_g2_3
 (24 8)  (462 296)  (462 296)  routing T_9_18.sp4_v_t_30 <X> T_9_18.lc_trk_g2_3
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (40 8)  (478 296)  (478 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (46 8)  (484 296)  (484 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (491 296)  (491 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_v_b_42 <X> T_9_18.lc_trk_g2_2
 (24 9)  (462 297)  (462 297)  routing T_9_18.sp4_v_b_42 <X> T_9_18.lc_trk_g2_2
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 297)  (468 297)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (39 9)  (477 297)  (477 297)  LC_4 Logic Functioning bit
 (41 9)  (479 297)  (479 297)  LC_4 Logic Functioning bit
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (53 9)  (491 297)  (491 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (442 298)  (442 298)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (6 10)  (444 298)  (444 298)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (21 10)  (459 298)  (459 298)  routing T_9_18.sp4_h_l_34 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 298)  (461 298)  routing T_9_18.sp4_h_l_34 <X> T_9_18.lc_trk_g2_7
 (24 10)  (462 298)  (462 298)  routing T_9_18.sp4_h_l_34 <X> T_9_18.lc_trk_g2_7
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (37 10)  (475 298)  (475 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (39 10)  (477 298)  (477 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (46 10)  (484 298)  (484 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (443 299)  (443 299)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (459 299)  (459 299)  routing T_9_18.sp4_h_l_34 <X> T_9_18.lc_trk_g2_7
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 299)  (463 299)  routing T_9_18.sp4_r_v_b_38 <X> T_9_18.lc_trk_g2_6
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (38 11)  (476 299)  (476 299)  LC_5 Logic Functioning bit
 (39 11)  (477 299)  (477 299)  LC_5 Logic Functioning bit
 (45 11)  (483 299)  (483 299)  LC_5 Logic Functioning bit
 (14 12)  (452 300)  (452 300)  routing T_9_18.sp4_h_l_21 <X> T_9_18.lc_trk_g3_0
 (15 13)  (453 301)  (453 301)  routing T_9_18.sp4_h_l_21 <X> T_9_18.lc_trk_g3_0
 (16 13)  (454 301)  (454 301)  routing T_9_18.sp4_h_l_21 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 301)  (463 301)  routing T_9_18.sp4_r_v_b_42 <X> T_9_18.lc_trk_g3_2
 (0 14)  (438 302)  (438 302)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (454 302)  (454 302)  routing T_9_18.sp12_v_b_21 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (1 15)  (439 303)  (439 303)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (456 303)  (456 303)  routing T_9_18.sp12_v_b_21 <X> T_9_18.lc_trk_g3_5


LogicTile_10_18

 (0 0)  (492 288)  (492 288)  Negative Clock bit

 (9 0)  (501 288)  (501 288)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_h_r_1
 (25 0)  (517 288)  (517 288)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g0_2
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (47 0)  (539 288)  (539 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (496 289)  (496 289)  routing T_10_18.sp4_v_t_42 <X> T_10_18.sp4_h_r_0
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 289)  (519 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 289)  (520 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 289)  (527 289)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.input_2_0
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (45 1)  (537 289)  (537 289)  LC_0 Logic Functioning bit
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (5 3)  (497 291)  (497 291)  routing T_10_18.sp4_h_l_37 <X> T_10_18.sp4_v_t_37
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (25 4)  (517 292)  (517 292)  routing T_10_18.sp4_v_b_2 <X> T_10_18.lc_trk_g1_2
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (40 4)  (532 292)  (532 292)  LC_2 Logic Functioning bit
 (41 4)  (533 292)  (533 292)  LC_2 Logic Functioning bit
 (42 4)  (534 292)  (534 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (50 4)  (542 292)  (542 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (515 293)  (515 293)  routing T_10_18.sp4_v_b_2 <X> T_10_18.lc_trk_g1_2
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (45 5)  (537 293)  (537 293)  LC_2 Logic Functioning bit
 (47 5)  (539 293)  (539 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (540 293)  (540 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (496 294)  (496 294)  routing T_10_18.sp4_v_b_7 <X> T_10_18.sp4_v_t_38
 (5 6)  (497 294)  (497 294)  routing T_10_18.sp4_v_t_38 <X> T_10_18.sp4_h_l_38
 (6 6)  (498 294)  (498 294)  routing T_10_18.sp4_v_b_7 <X> T_10_18.sp4_v_t_38
 (25 6)  (517 294)  (517 294)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g1_6
 (6 7)  (498 295)  (498 295)  routing T_10_18.sp4_v_t_38 <X> T_10_18.sp4_h_l_38
 (14 7)  (506 295)  (506 295)  routing T_10_18.sp4_r_v_b_28 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (10 8)  (502 296)  (502 296)  routing T_10_18.sp4_v_t_39 <X> T_10_18.sp4_h_r_7
 (16 8)  (508 296)  (508 296)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 296)  (532 296)  LC_4 Logic Functioning bit
 (42 8)  (534 296)  (534 296)  LC_4 Logic Functioning bit
 (18 9)  (510 297)  (510 297)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (30 9)  (522 297)  (522 297)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (46 9)  (538 297)  (538 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 298)  (510 298)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g2_5
 (21 10)  (513 298)  (513 298)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g2_7
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 298)  (520 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 298)  (526 298)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 298)  (527 298)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.input_2_5
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (42 10)  (534 298)  (534 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (45 10)  (537 298)  (537 298)  LC_5 Logic Functioning bit
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 299)  (523 299)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 299)  (524 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (526 299)  (526 299)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.input_2_5
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (40 11)  (532 299)  (532 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (45 11)  (537 299)  (537 299)  LC_5 Logic Functioning bit
 (21 12)  (513 300)  (513 300)  routing T_10_18.rgt_op_3 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.rgt_op_3 <X> T_10_18.lc_trk_g3_3
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (48 12)  (540 300)  (540 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 301)  (519 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 301)  (529 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (45 13)  (537 301)  (537 301)  LC_6 Logic Functioning bit
 (48 13)  (540 301)  (540 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 302)  (507 302)  routing T_10_18.rgt_op_5 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 302)  (510 302)  routing T_10_18.rgt_op_5 <X> T_10_18.lc_trk_g3_5
 (21 14)  (513 302)  (513 302)  routing T_10_18.bnl_op_7 <X> T_10_18.lc_trk_g3_7
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (517 302)  (517 302)  routing T_10_18.bnl_op_6 <X> T_10_18.lc_trk_g3_6
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 302)  (520 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (40 14)  (532 302)  (532 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (0 15)  (492 303)  (492 303)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (3 15)  (495 303)  (495 303)  routing T_10_18.sp12_h_l_22 <X> T_10_18.sp12_v_t_22
 (8 15)  (500 303)  (500 303)  routing T_10_18.sp4_h_r_10 <X> T_10_18.sp4_v_t_47
 (9 15)  (501 303)  (501 303)  routing T_10_18.sp4_h_r_10 <X> T_10_18.sp4_v_t_47
 (21 15)  (513 303)  (513 303)  routing T_10_18.bnl_op_7 <X> T_10_18.lc_trk_g3_7
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.bnl_op_6 <X> T_10_18.lc_trk_g3_6
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (41 15)  (533 303)  (533 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (0 0)  (546 288)  (546 288)  Negative Clock bit

 (14 0)  (560 288)  (560 288)  routing T_11_18.bnr_op_0 <X> T_11_18.lc_trk_g0_0
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (567 288)  (567 288)  routing T_11_18.bnr_op_3 <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (571 288)  (571 288)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g0_2
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (11 1)  (557 289)  (557 289)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_h_r_2
 (14 1)  (560 289)  (560 289)  routing T_11_18.bnr_op_0 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (567 289)  (567 289)  routing T_11_18.bnr_op_3 <X> T_11_18.lc_trk_g0_3
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 289)  (570 289)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g0_2
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (45 1)  (591 289)  (591 289)  LC_0 Logic Functioning bit
 (52 1)  (598 289)  (598 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (3 2)  (549 290)  (549 290)  routing T_11_18.sp12_v_t_23 <X> T_11_18.sp12_h_l_23
 (15 2)  (561 290)  (561 290)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 290)  (586 290)  LC_1 Logic Functioning bit
 (47 2)  (593 290)  (593 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (560 291)  (560 291)  routing T_11_18.top_op_4 <X> T_11_18.lc_trk_g0_4
 (15 3)  (561 291)  (561 291)  routing T_11_18.top_op_4 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (564 291)  (564 291)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g0_5
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.input_2_1
 (35 3)  (581 291)  (581 291)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.input_2_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 292)  (564 292)  routing T_11_18.bnr_op_1 <X> T_11_18.lc_trk_g1_1
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 293)  (560 293)  routing T_11_18.sp12_h_r_16 <X> T_11_18.lc_trk_g1_0
 (16 5)  (562 293)  (562 293)  routing T_11_18.sp12_h_r_16 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (564 293)  (564 293)  routing T_11_18.bnr_op_1 <X> T_11_18.lc_trk_g1_1
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.bot_op_2 <X> T_11_18.lc_trk_g1_2
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (10 6)  (556 294)  (556 294)  routing T_11_18.sp4_v_b_11 <X> T_11_18.sp4_h_l_41
 (15 6)  (561 294)  (561 294)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g1_5
 (16 6)  (562 294)  (562 294)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g1_5
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.top_op_7 <X> T_11_18.lc_trk_g1_7
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (18 7)  (564 295)  (564 295)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g1_5
 (21 7)  (567 295)  (567 295)  routing T_11_18.top_op_7 <X> T_11_18.lc_trk_g1_7
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 295)  (570 295)  routing T_11_18.top_op_6 <X> T_11_18.lc_trk_g1_6
 (25 7)  (571 295)  (571 295)  routing T_11_18.top_op_6 <X> T_11_18.lc_trk_g1_6
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 295)  (581 295)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.input_2_3
 (48 7)  (594 295)  (594 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (597 295)  (597 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (560 296)  (560 296)  routing T_11_18.bnl_op_0 <X> T_11_18.lc_trk_g2_0
 (21 8)  (567 296)  (567 296)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g2_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g2_3
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (48 8)  (594 296)  (594 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (596 296)  (596 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (560 297)  (560 297)  routing T_11_18.bnl_op_0 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (567 297)  (567 297)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g2_3
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (3 10)  (549 298)  (549 298)  routing T_11_18.sp12_v_t_22 <X> T_11_18.sp12_h_l_22
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 298)  (569 298)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g2_7
 (24 10)  (570 298)  (570 298)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g2_7
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (45 10)  (591 298)  (591 298)  LC_5 Logic Functioning bit
 (50 10)  (596 298)  (596 298)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (598 298)  (598 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (45 11)  (591 299)  (591 299)  LC_5 Logic Functioning bit
 (9 12)  (555 300)  (555 300)  routing T_11_18.sp4_v_t_47 <X> T_11_18.sp4_h_r_10
 (14 12)  (560 300)  (560 300)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g3_0
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.sp4_h_r_43 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_h_r_43 <X> T_11_18.lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.sp4_h_r_43 <X> T_11_18.lc_trk_g3_3
 (25 12)  (571 300)  (571 300)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g3_2
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 300)  (581 300)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_6
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (52 12)  (598 300)  (598 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (567 301)  (567 301)  routing T_11_18.sp4_h_r_43 <X> T_11_18.lc_trk_g3_3
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (580 301)  (580 301)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_6
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (39 13)  (585 301)  (585 301)  LC_6 Logic Functioning bit
 (40 13)  (586 301)  (586 301)  LC_6 Logic Functioning bit
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (42 13)  (588 301)  (588 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (548 302)  (548 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 14)  (551 302)  (551 302)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_h_l_44
 (8 14)  (554 302)  (554 302)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_h_l_47
 (9 14)  (555 302)  (555 302)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_h_l_47
 (10 14)  (556 302)  (556 302)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_h_l_47
 (12 14)  (558 302)  (558 302)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_46
 (14 14)  (560 302)  (560 302)  routing T_11_18.bnl_op_4 <X> T_11_18.lc_trk_g3_4
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.bnl_op_5 <X> T_11_18.lc_trk_g3_5
 (0 15)  (546 303)  (546 303)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (552 303)  (552 303)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_h_l_44
 (11 15)  (557 303)  (557 303)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_46
 (14 15)  (560 303)  (560 303)  routing T_11_18.bnl_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (564 303)  (564 303)  routing T_11_18.bnl_op_5 <X> T_11_18.lc_trk_g3_5


LogicTile_12_18

 (14 0)  (614 288)  (614 288)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g0_0
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g0_1
 (21 0)  (621 288)  (621 288)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 288)  (625 288)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (44 0)  (644 288)  (644 288)  LC_0 Logic Functioning bit
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (14 2)  (614 290)  (614 290)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (21 2)  (621 290)  (621 290)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (625 290)  (625 290)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (44 2)  (644 290)  (644 290)  LC_1 Logic Functioning bit
 (14 3)  (614 291)  (614 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (15 3)  (615 291)  (615 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (16 3)  (616 291)  (616 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (25 3)  (625 291)  (625 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0
 (4 4)  (604 292)  (604 292)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_v_b_3
 (6 4)  (606 292)  (606 292)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_v_b_3
 (14 4)  (614 292)  (614 292)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g1_0
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 292)  (635 292)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_2
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (44 4)  (644 292)  (644 292)  LC_2 Logic Functioning bit
 (53 4)  (653 292)  (653 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (605 293)  (605 293)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_v_b_3
 (14 5)  (614 293)  (614 293)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g1_0
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 293)  (625 293)  routing T_12_18.sp4_r_v_b_26 <X> T_12_18.lc_trk_g1_2
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (633 293)  (633 293)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_2
 (34 5)  (634 293)  (634 293)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_2
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (12 6)  (612 294)  (612 294)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_h_l_40
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (21 6)  (621 294)  (621 294)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 294)  (623 294)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g1_7
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (44 6)  (644 294)  (644 294)  LC_3 Logic Functioning bit
 (4 7)  (604 295)  (604 295)  routing T_12_18.sp4_v_b_10 <X> T_12_18.sp4_h_l_38
 (11 7)  (611 295)  (611 295)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_h_l_40
 (13 7)  (613 295)  (613 295)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_h_l_40
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (621 295)  (621 295)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g1_7
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (15 8)  (615 296)  (615 296)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g2_1
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 296)  (635 296)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_4
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (44 8)  (644 296)  (644 296)  LC_4 Logic Functioning bit
 (18 9)  (618 297)  (618 297)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g2_1
 (21 9)  (621 297)  (621 297)  routing T_12_18.sp4_r_v_b_35 <X> T_12_18.lc_trk_g2_3
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp4_r_v_b_34 <X> T_12_18.lc_trk_g2_2
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 297)  (633 297)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_4
 (40 9)  (640 297)  (640 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (5 10)  (605 298)  (605 298)  routing T_12_18.sp4_v_t_37 <X> T_12_18.sp4_h_l_43
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (25 10)  (625 298)  (625 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 298)  (635 298)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_5
 (40 10)  (640 298)  (640 298)  LC_5 Logic Functioning bit
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (43 10)  (643 298)  (643 298)  LC_5 Logic Functioning bit
 (44 10)  (644 298)  (644 298)  LC_5 Logic Functioning bit
 (4 11)  (604 299)  (604 299)  routing T_12_18.sp4_v_t_37 <X> T_12_18.sp4_h_l_43
 (6 11)  (606 299)  (606 299)  routing T_12_18.sp4_v_t_37 <X> T_12_18.sp4_h_l_43
 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_v_t_33 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_v_t_33 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (618 299)  (618 299)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (633 299)  (633 299)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_5
 (40 11)  (640 299)  (640 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (9 12)  (609 300)  (609 300)  routing T_12_18.sp4_v_t_47 <X> T_12_18.sp4_h_r_10
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp12_v_b_19 <X> T_12_18.lc_trk_g3_3
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 300)  (635 300)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (40 12)  (640 300)  (640 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (44 12)  (644 300)  (644 300)  LC_6 Logic Functioning bit
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp12_v_b_19 <X> T_12_18.lc_trk_g3_3
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 301)  (633 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (6 14)  (606 302)  (606 302)  routing T_12_18.sp4_v_b_6 <X> T_12_18.sp4_v_t_44
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 302)  (623 302)  routing T_12_18.sp4_h_r_31 <X> T_12_18.lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.sp4_h_r_31 <X> T_12_18.lc_trk_g3_7
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 302)  (635 302)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.input_2_7
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (44 14)  (644 302)  (644 302)  LC_7 Logic Functioning bit
 (3 15)  (603 303)  (603 303)  routing T_12_18.sp12_h_l_22 <X> T_12_18.sp12_v_t_22
 (5 15)  (605 303)  (605 303)  routing T_12_18.sp4_v_b_6 <X> T_12_18.sp4_v_t_44
 (14 15)  (614 303)  (614 303)  routing T_12_18.sp12_v_b_20 <X> T_12_18.lc_trk_g3_4
 (16 15)  (616 303)  (616 303)  routing T_12_18.sp12_v_b_20 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (621 303)  (621 303)  routing T_12_18.sp4_h_r_31 <X> T_12_18.lc_trk_g3_7
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 303)  (623 303)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g3_6
 (25 15)  (625 303)  (625 303)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g3_6
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.input_2_7
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (4 0)  (658 288)  (658 288)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (6 0)  (660 288)  (660 288)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g0_1
 (16 0)  (670 288)  (670 288)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (46 0)  (700 288)  (700 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (701 288)  (701 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (659 289)  (659 289)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (8 1)  (662 289)  (662 289)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_v_b_1
 (9 1)  (663 289)  (663 289)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_v_b_1
 (18 1)  (672 289)  (672 289)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g0_1
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (25 1)  (679 289)  (679 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (667 290)  (667 290)  routing T_13_18.sp4_v_b_2 <X> T_13_18.sp4_v_t_39
 (15 2)  (669 290)  (669 290)  routing T_13_18.top_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp4_h_r_7 <X> T_13_18.lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.sp4_h_r_7 <X> T_13_18.lc_trk_g0_7
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (707 290)  (707 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (4 3)  (658 291)  (658 291)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_h_l_37
 (18 3)  (672 291)  (672 291)  routing T_13_18.top_op_5 <X> T_13_18.lc_trk_g0_5
 (21 3)  (675 291)  (675 291)  routing T_13_18.sp4_h_r_7 <X> T_13_18.lc_trk_g0_7
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (5 4)  (659 292)  (659 292)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_h_r_3
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (660 293)  (660 293)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_h_r_3
 (8 5)  (662 293)  (662 293)  routing T_13_18.sp4_h_l_41 <X> T_13_18.sp4_v_b_4
 (9 5)  (663 293)  (663 293)  routing T_13_18.sp4_h_l_41 <X> T_13_18.sp4_v_b_4
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (53 5)  (707 293)  (707 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g1_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.tnr_op_3 <X> T_13_18.lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_4
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 297)  (688 297)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_4
 (35 9)  (689 297)  (689 297)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_4
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (46 9)  (700 297)  (700 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (669 298)  (669 298)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g2_5
 (21 10)  (675 298)  (675 298)  routing T_13_18.rgt_op_7 <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.rgt_op_7 <X> T_13_18.lc_trk_g2_7
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (53 10)  (707 298)  (707 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_5
 (35 11)  (689 299)  (689 299)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_5
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (45 11)  (699 299)  (699 299)  LC_5 Logic Functioning bit
 (46 11)  (700 299)  (700 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (47 12)  (701 300)  (701 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.tnr_op_2 <X> T_13_18.lc_trk_g3_2
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (45 13)  (699 301)  (699 301)  LC_6 Logic Functioning bit
 (48 13)  (702 301)  (702 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (679 302)  (679 302)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g3_6
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.input_2_7
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (8 15)  (662 303)  (662 303)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_v_t_47
 (10 15)  (664 303)  (664 303)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_v_t_47
 (18 15)  (672 303)  (672 303)  routing T_13_18.sp4_r_v_b_45 <X> T_13_18.lc_trk_g3_5
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit
 (45 15)  (699 303)  (699 303)  LC_7 Logic Functioning bit
 (46 15)  (700 303)  (700 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_18

 (4 0)  (712 288)  (712 288)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_v_b_0
 (12 0)  (720 288)  (720 288)  routing T_14_18.sp4_v_b_2 <X> T_14_18.sp4_h_r_2
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (733 288)  (733 288)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g0_2
 (5 1)  (713 289)  (713 289)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_v_b_0
 (11 1)  (719 289)  (719 289)  routing T_14_18.sp4_v_b_2 <X> T_14_18.sp4_h_r_2
 (14 1)  (722 289)  (722 289)  routing T_14_18.sp4_r_v_b_35 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (726 289)  (726 289)  routing T_14_18.sp4_r_v_b_34 <X> T_14_18.lc_trk_g0_1
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_5 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g0_5
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.input_2_1
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_5 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (9 4)  (717 292)  (717 292)  routing T_14_18.sp4_v_t_41 <X> T_14_18.sp4_h_r_4
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (733 292)  (733 292)  routing T_14_18.bnr_op_2 <X> T_14_18.lc_trk_g1_2
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.bnr_op_2 <X> T_14_18.lc_trk_g1_2
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (45 5)  (753 293)  (753 293)  LC_2 Logic Functioning bit
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.bot_op_7 <X> T_14_18.lc_trk_g1_7
 (25 6)  (733 294)  (733 294)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g1_6
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (40 8)  (748 296)  (748 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 297)  (741 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (5 10)  (713 298)  (713 298)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_l_43
 (15 10)  (723 298)  (723 298)  routing T_14_18.tnl_op_5 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (47 10)  (755 298)  (755 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (756 298)  (756 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (712 299)  (712 299)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_l_43
 (6 11)  (714 299)  (714 299)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_l_43
 (18 11)  (726 299)  (726 299)  routing T_14_18.tnl_op_5 <X> T_14_18.lc_trk_g2_5
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (45 11)  (753 299)  (753 299)  LC_5 Logic Functioning bit
 (11 12)  (719 300)  (719 300)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_b_11
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (9 13)  (717 301)  (717 301)  routing T_14_18.sp4_v_t_39 <X> T_14_18.sp4_v_b_10
 (10 13)  (718 301)  (718 301)  routing T_14_18.sp4_v_t_39 <X> T_14_18.sp4_v_b_10
 (21 13)  (729 301)  (729 301)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (742 301)  (742 301)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.input_2_6
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 302)  (723 302)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (16 14)  (724 302)  (724 302)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (729 302)  (729 302)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (40 14)  (748 302)  (748 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (18 15)  (726 303)  (726 303)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 303)  (731 303)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g3_6
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit
 (45 15)  (753 303)  (753 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (13 0)  (775 288)  (775 288)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_b_2
 (12 1)  (774 289)  (774 289)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_b_2
 (14 1)  (776 289)  (776 289)  routing T_15_18.sp4_r_v_b_35 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 2)  (783 290)  (783 290)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g0_7
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g0_7
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (21 4)  (783 292)  (783 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (2 6)  (764 294)  (764 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (12 6)  (774 294)  (774 294)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_40
 (15 6)  (777 294)  (777 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (21 6)  (783 294)  (783 294)  routing T_15_18.sp4_v_b_15 <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 294)  (785 294)  routing T_15_18.sp4_v_b_15 <X> T_15_18.lc_trk_g1_7
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 294)  (797 294)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.input_2_3
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (9 7)  (771 295)  (771 295)  routing T_15_18.sp4_v_b_8 <X> T_15_18.sp4_v_t_41
 (10 7)  (772 295)  (772 295)  routing T_15_18.sp4_v_b_8 <X> T_15_18.sp4_v_t_41
 (11 7)  (773 295)  (773 295)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_40
 (16 7)  (778 295)  (778 295)  routing T_15_18.sp12_h_r_12 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (783 295)  (783 295)  routing T_15_18.sp4_v_b_15 <X> T_15_18.lc_trk_g1_7
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (795 295)  (795 295)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.input_2_3
 (19 8)  (781 296)  (781 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (783 296)  (783 296)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g2_3
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (50 8)  (812 296)  (812 296)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (783 297)  (783 297)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g2_3
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (8 10)  (770 298)  (770 298)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_l_42
 (9 10)  (771 298)  (771 298)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_l_42
 (11 10)  (773 298)  (773 298)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_v_t_45
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.bnl_op_5 <X> T_15_18.lc_trk_g2_5
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.sp4_h_r_38 <X> T_15_18.lc_trk_g2_6
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (12 11)  (774 299)  (774 299)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_v_t_45
 (18 11)  (780 299)  (780 299)  routing T_15_18.bnl_op_5 <X> T_15_18.lc_trk_g2_5
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_h_r_38 <X> T_15_18.lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.sp4_h_r_38 <X> T_15_18.lc_trk_g2_6
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (40 11)  (802 299)  (802 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (14 12)  (776 300)  (776 300)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g3_0
 (25 12)  (787 300)  (787 300)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g3_2
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (15 13)  (777 301)  (777 301)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g3_0
 (16 13)  (778 301)  (778 301)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (53 13)  (815 301)  (815 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (767 302)  (767 302)  routing T_15_18.sp4_v_t_38 <X> T_15_18.sp4_h_l_44
 (12 14)  (774 302)  (774 302)  routing T_15_18.sp4_v_t_46 <X> T_15_18.sp4_h_l_46
 (4 15)  (766 303)  (766 303)  routing T_15_18.sp4_v_t_38 <X> T_15_18.sp4_h_l_44
 (6 15)  (768 303)  (768 303)  routing T_15_18.sp4_v_t_38 <X> T_15_18.sp4_h_l_44
 (11 15)  (773 303)  (773 303)  routing T_15_18.sp4_v_t_46 <X> T_15_18.sp4_h_l_46
 (14 15)  (776 303)  (776 303)  routing T_15_18.sp4_r_v_b_44 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_16_18

 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp12_h_r_11 <X> T_16_18.lc_trk_g0_3
 (6 2)  (822 290)  (822 290)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_t_37
 (25 2)  (841 290)  (841 290)  routing T_16_18.sp12_h_l_5 <X> T_16_18.lc_trk_g0_6
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp4_r_v_b_28 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.sp12_h_l_5 <X> T_16_18.lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.sp12_h_l_5 <X> T_16_18.lc_trk_g0_6
 (13 4)  (829 292)  (829 292)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_b_5
 (15 4)  (831 292)  (831 292)  routing T_16_18.lft_op_1 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 292)  (834 292)  routing T_16_18.lft_op_1 <X> T_16_18.lc_trk_g1_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 292)  (851 292)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_2
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (9 5)  (825 293)  (825 293)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_v_b_4
 (10 5)  (826 293)  (826 293)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_v_b_4
 (12 5)  (828 293)  (828 293)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_b_5
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_2
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (14 6)  (830 294)  (830 294)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g1_4
 (15 7)  (831 295)  (831 295)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 295)  (839 295)  routing T_16_18.sp4_h_r_6 <X> T_16_18.lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.sp4_h_r_6 <X> T_16_18.lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.sp4_h_r_6 <X> T_16_18.lc_trk_g1_6
 (5 8)  (821 296)  (821 296)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_h_r_6
 (4 9)  (820 297)  (820 297)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_h_r_6
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_h_l_15 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_h_l_15 <X> T_16_18.lc_trk_g2_2
 (25 9)  (841 297)  (841 297)  routing T_16_18.sp4_h_l_15 <X> T_16_18.lc_trk_g2_2
 (21 10)  (837 298)  (837 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (24 10)  (840 298)  (840 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (25 10)  (841 298)  (841 298)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g2_6
 (21 11)  (837 299)  (837 299)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g2_6
 (4 12)  (820 300)  (820 300)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_v_b_9
 (6 12)  (822 300)  (822 300)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_v_b_9
 (10 12)  (826 300)  (826 300)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_h_r_10
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 300)  (851 300)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.input_2_6
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (5 13)  (821 301)  (821 301)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_v_b_9
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (824 303)  (824 303)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_v_t_47
 (9 15)  (825 303)  (825 303)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_v_t_47
 (18 15)  (834 303)  (834 303)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (25 0)  (899 288)  (899 288)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g0_2
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g0_2
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_5 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (10 2)  (884 290)  (884 290)  routing T_17_18.sp4_v_b_8 <X> T_17_18.sp4_h_l_36
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_5 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (21 4)  (895 292)  (895 292)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (8 5)  (882 293)  (882 293)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_v_b_4
 (9 5)  (883 293)  (883 293)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_v_b_4
 (10 5)  (884 293)  (884 293)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_v_b_4
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (52 6)  (926 294)  (926 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (907 295)  (907 295)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (45 7)  (919 295)  (919 295)  LC_3 Logic Functioning bit
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_h_r_41 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_h_r_41 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_h_r_41 <X> T_17_18.lc_trk_g2_1
 (4 9)  (878 297)  (878 297)  routing T_17_18.sp4_v_t_36 <X> T_17_18.sp4_h_r_6
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp4_h_r_41 <X> T_17_18.lc_trk_g2_1
 (8 10)  (882 298)  (882 298)  routing T_17_18.sp4_v_t_42 <X> T_17_18.sp4_h_l_42
 (9 10)  (883 298)  (883 298)  routing T_17_18.sp4_v_t_42 <X> T_17_18.sp4_h_l_42
 (15 10)  (889 298)  (889 298)  routing T_17_18.tnl_op_5 <X> T_17_18.lc_trk_g2_5
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (892 299)  (892 299)  routing T_17_18.tnl_op_5 <X> T_17_18.lc_trk_g2_5
 (0 14)  (874 302)  (874 302)  routing T_17_18.glb_netwk_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 302)  (879 302)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_h_l_44
 (4 15)  (878 303)  (878 303)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_h_l_44


LogicTile_18_18

 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 296)  (956 296)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (48 8)  (976 296)  (976 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (15 10)  (943 298)  (943 298)  routing T_18_18.sp4_v_t_32 <X> T_18_18.lc_trk_g2_5
 (16 10)  (944 298)  (944 298)  routing T_18_18.sp4_v_t_32 <X> T_18_18.lc_trk_g2_5
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 12)  (953 300)  (953 300)  routing T_18_18.sp4_v_b_26 <X> T_18_18.lc_trk_g3_2
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp4_v_b_26 <X> T_18_18.lc_trk_g3_2
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_22_18

 (3 1)  (1147 289)  (1147 289)  routing T_22_18.sp12_h_l_23 <X> T_22_18.sp12_v_b_0


LogicTile_32_18

 (8 0)  (1680 288)  (1680 288)  routing T_32_18.sp4_v_b_7 <X> T_32_18.sp4_h_r_1
 (9 0)  (1681 288)  (1681 288)  routing T_32_18.sp4_v_b_7 <X> T_32_18.sp4_h_r_1
 (10 0)  (1682 288)  (1682 288)  routing T_32_18.sp4_v_b_7 <X> T_32_18.sp4_h_r_1


IO_Tile_33_18

 (11 0)  (1737 288)  (1737 288)  routing T_33_18.span4_horz_1 <X> T_33_18.span4_vert_t_12
 (12 0)  (1738 288)  (1738 288)  routing T_33_18.span4_horz_1 <X> T_33_18.span4_vert_t_12


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (12 10)  (5 282)  (5 282)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_44 <X> T_0_17.lc_trk_g1_4
 (4 13)  (13 285)  (13 285)  routing T_0_17.span4_horz_44 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_horz_44 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_44 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (16 14)  (1 286)  (1 286)  IOB_1 IO Functioning bit
 (4 15)  (13 287)  (13 287)  routing T_0_17.span4_vert_b_6 <X> T_0_17.lc_trk_g1_6
 (5 15)  (12 287)  (12 287)  routing T_0_17.span4_vert_b_6 <X> T_0_17.lc_trk_g1_6
 (7 15)  (10 287)  (10 287)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_1_17

 (10 8)  (28 280)  (28 280)  routing T_1_17.sp4_v_t_39 <X> T_1_17.sp4_h_r_7
 (3 12)  (21 284)  (21 284)  routing T_1_17.sp12_v_t_22 <X> T_1_17.sp12_h_r_1
 (5 14)  (23 286)  (23 286)  routing T_1_17.sp4_v_t_38 <X> T_1_17.sp4_h_l_44
 (4 15)  (22 287)  (22 287)  routing T_1_17.sp4_v_t_38 <X> T_1_17.sp4_h_l_44
 (6 15)  (24 287)  (24 287)  routing T_1_17.sp4_v_t_38 <X> T_1_17.sp4_h_l_44


LogicTile_2_17

 (12 0)  (84 272)  (84 272)  routing T_2_17.sp4_v_t_39 <X> T_2_17.sp4_h_r_2
 (14 0)  (86 272)  (86 272)  routing T_2_17.bnr_op_0 <X> T_2_17.lc_trk_g0_0
 (22 0)  (94 272)  (94 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (95 272)  (95 272)  routing T_2_17.sp4_v_b_19 <X> T_2_17.lc_trk_g0_3
 (24 0)  (96 272)  (96 272)  routing T_2_17.sp4_v_b_19 <X> T_2_17.lc_trk_g0_3
 (26 0)  (98 272)  (98 272)  routing T_2_17.lc_trk_g0_4 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 272)  (100 272)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 272)  (101 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 272)  (102 272)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 272)  (104 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 272)  (108 272)  LC_0 Logic Functioning bit
 (37 0)  (109 272)  (109 272)  LC_0 Logic Functioning bit
 (38 0)  (110 272)  (110 272)  LC_0 Logic Functioning bit
 (39 0)  (111 272)  (111 272)  LC_0 Logic Functioning bit
 (40 0)  (112 272)  (112 272)  LC_0 Logic Functioning bit
 (41 0)  (113 272)  (113 272)  LC_0 Logic Functioning bit
 (42 0)  (114 272)  (114 272)  LC_0 Logic Functioning bit
 (43 0)  (115 272)  (115 272)  LC_0 Logic Functioning bit
 (52 0)  (124 272)  (124 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (86 273)  (86 273)  routing T_2_17.bnr_op_0 <X> T_2_17.lc_trk_g0_0
 (17 1)  (89 273)  (89 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (29 1)  (101 273)  (101 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 273)  (103 273)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 273)  (108 273)  LC_0 Logic Functioning bit
 (37 1)  (109 273)  (109 273)  LC_0 Logic Functioning bit
 (38 1)  (110 273)  (110 273)  LC_0 Logic Functioning bit
 (39 1)  (111 273)  (111 273)  LC_0 Logic Functioning bit
 (51 1)  (123 273)  (123 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (125 273)  (125 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (73 274)  (73 274)  routing T_2_17.glb_netwk_5 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (74 274)  (74 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (86 274)  (86 274)  routing T_2_17.sp4_v_t_1 <X> T_2_17.lc_trk_g0_4
 (17 2)  (89 274)  (89 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (90 274)  (90 274)  routing T_2_17.bnr_op_5 <X> T_2_17.lc_trk_g0_5
 (21 2)  (93 274)  (93 274)  routing T_2_17.sp4_h_l_2 <X> T_2_17.lc_trk_g0_7
 (22 2)  (94 274)  (94 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (95 274)  (95 274)  routing T_2_17.sp4_h_l_2 <X> T_2_17.lc_trk_g0_7
 (24 2)  (96 274)  (96 274)  routing T_2_17.sp4_h_l_2 <X> T_2_17.lc_trk_g0_7
 (26 2)  (98 274)  (98 274)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 274)  (101 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 274)  (104 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 274)  (105 274)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (0 3)  (72 275)  (72 275)  routing T_2_17.glb_netwk_5 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (14 3)  (86 275)  (86 275)  routing T_2_17.sp4_v_t_1 <X> T_2_17.lc_trk_g0_4
 (16 3)  (88 275)  (88 275)  routing T_2_17.sp4_v_t_1 <X> T_2_17.lc_trk_g0_4
 (17 3)  (89 275)  (89 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (90 275)  (90 275)  routing T_2_17.bnr_op_5 <X> T_2_17.lc_trk_g0_5
 (27 3)  (99 275)  (99 275)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 275)  (100 275)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 275)  (101 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 275)  (103 275)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (112 275)  (112 275)  LC_1 Logic Functioning bit
 (42 3)  (114 275)  (114 275)  LC_1 Logic Functioning bit
 (14 4)  (86 276)  (86 276)  routing T_2_17.sp12_h_r_0 <X> T_2_17.lc_trk_g1_0
 (22 4)  (94 276)  (94 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 276)  (96 276)  routing T_2_17.top_op_3 <X> T_2_17.lc_trk_g1_3
 (27 4)  (99 276)  (99 276)  routing T_2_17.lc_trk_g1_0 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 276)  (101 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 276)  (103 276)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 276)  (104 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 276)  (106 276)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 276)  (108 276)  LC_2 Logic Functioning bit
 (37 4)  (109 276)  (109 276)  LC_2 Logic Functioning bit
 (38 4)  (110 276)  (110 276)  LC_2 Logic Functioning bit
 (39 4)  (111 276)  (111 276)  LC_2 Logic Functioning bit
 (41 4)  (113 276)  (113 276)  LC_2 Logic Functioning bit
 (42 4)  (114 276)  (114 276)  LC_2 Logic Functioning bit
 (43 4)  (115 276)  (115 276)  LC_2 Logic Functioning bit
 (50 4)  (122 276)  (122 276)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (124 276)  (124 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (86 277)  (86 277)  routing T_2_17.sp12_h_r_0 <X> T_2_17.lc_trk_g1_0
 (15 5)  (87 277)  (87 277)  routing T_2_17.sp12_h_r_0 <X> T_2_17.lc_trk_g1_0
 (17 5)  (89 277)  (89 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (93 277)  (93 277)  routing T_2_17.top_op_3 <X> T_2_17.lc_trk_g1_3
 (26 5)  (98 277)  (98 277)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 277)  (99 277)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 277)  (101 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 277)  (108 277)  LC_2 Logic Functioning bit
 (37 5)  (109 277)  (109 277)  LC_2 Logic Functioning bit
 (38 5)  (110 277)  (110 277)  LC_2 Logic Functioning bit
 (39 5)  (111 277)  (111 277)  LC_2 Logic Functioning bit
 (40 5)  (112 277)  (112 277)  LC_2 Logic Functioning bit
 (41 5)  (113 277)  (113 277)  LC_2 Logic Functioning bit
 (42 5)  (114 277)  (114 277)  LC_2 Logic Functioning bit
 (43 5)  (115 277)  (115 277)  LC_2 Logic Functioning bit
 (51 5)  (123 277)  (123 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (85 278)  (85 278)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_v_t_40
 (22 6)  (94 278)  (94 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 278)  (96 278)  routing T_2_17.bot_op_7 <X> T_2_17.lc_trk_g1_7
 (31 6)  (103 278)  (103 278)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 278)  (104 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 278)  (106 278)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 278)  (108 278)  LC_3 Logic Functioning bit
 (37 6)  (109 278)  (109 278)  LC_3 Logic Functioning bit
 (38 6)  (110 278)  (110 278)  LC_3 Logic Functioning bit
 (39 6)  (111 278)  (111 278)  LC_3 Logic Functioning bit
 (45 6)  (117 278)  (117 278)  LC_3 Logic Functioning bit
 (12 7)  (84 279)  (84 279)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_v_t_40
 (16 7)  (88 279)  (88 279)  routing T_2_17.sp12_h_r_12 <X> T_2_17.lc_trk_g1_4
 (17 7)  (89 279)  (89 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (31 7)  (103 279)  (103 279)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 279)  (108 279)  LC_3 Logic Functioning bit
 (37 7)  (109 279)  (109 279)  LC_3 Logic Functioning bit
 (38 7)  (110 279)  (110 279)  LC_3 Logic Functioning bit
 (39 7)  (111 279)  (111 279)  LC_3 Logic Functioning bit
 (22 9)  (94 281)  (94 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (96 281)  (96 281)  routing T_2_17.tnr_op_2 <X> T_2_17.lc_trk_g2_2
 (17 10)  (89 282)  (89 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (2 12)  (74 284)  (74 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (93 284)  (93 284)  routing T_2_17.wire_logic_cluster/lc_3/out <X> T_2_17.lc_trk_g3_3
 (22 12)  (94 284)  (94 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (101 284)  (101 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 284)  (102 284)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 284)  (103 284)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 284)  (104 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (112 284)  (112 284)  LC_6 Logic Functioning bit
 (41 12)  (113 284)  (113 284)  LC_6 Logic Functioning bit
 (42 12)  (114 284)  (114 284)  LC_6 Logic Functioning bit
 (43 12)  (115 284)  (115 284)  LC_6 Logic Functioning bit
 (26 13)  (98 285)  (98 285)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 285)  (99 285)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 285)  (100 285)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 285)  (101 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 285)  (103 285)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (112 285)  (112 285)  LC_6 Logic Functioning bit
 (42 13)  (114 285)  (114 285)  LC_6 Logic Functioning bit
 (17 14)  (89 286)  (89 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (99 286)  (99 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 286)  (100 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 286)  (101 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 286)  (102 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 286)  (104 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 286)  (105 286)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 286)  (106 286)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 286)  (109 286)  LC_7 Logic Functioning bit
 (39 14)  (111 286)  (111 286)  LC_7 Logic Functioning bit
 (51 14)  (123 286)  (123 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (87 287)  (87 287)  routing T_2_17.sp4_v_t_33 <X> T_2_17.lc_trk_g3_4
 (16 15)  (88 287)  (88 287)  routing T_2_17.sp4_v_t_33 <X> T_2_17.lc_trk_g3_4
 (17 15)  (89 287)  (89 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (31 15)  (103 287)  (103 287)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (109 287)  (109 287)  LC_7 Logic Functioning bit
 (39 15)  (111 287)  (111 287)  LC_7 Logic Functioning bit


LogicTile_3_17

 (9 0)  (135 272)  (135 272)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_h_r_1
 (12 0)  (138 272)  (138 272)  routing T_3_17.sp4_v_t_39 <X> T_3_17.sp4_h_r_2
 (21 0)  (147 272)  (147 272)  routing T_3_17.wire_logic_cluster/lc_3/out <X> T_3_17.lc_trk_g0_3
 (22 0)  (148 272)  (148 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (152 272)  (152 272)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (31 0)  (157 272)  (157 272)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 272)  (158 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 272)  (162 272)  LC_0 Logic Functioning bit
 (38 0)  (164 272)  (164 272)  LC_0 Logic Functioning bit
 (40 0)  (166 272)  (166 272)  LC_0 Logic Functioning bit
 (41 0)  (167 272)  (167 272)  LC_0 Logic Functioning bit
 (42 0)  (168 272)  (168 272)  LC_0 Logic Functioning bit
 (43 0)  (169 272)  (169 272)  LC_0 Logic Functioning bit
 (28 1)  (154 273)  (154 273)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 273)  (155 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (163 273)  (163 273)  LC_0 Logic Functioning bit
 (39 1)  (165 273)  (165 273)  LC_0 Logic Functioning bit
 (40 1)  (166 273)  (166 273)  LC_0 Logic Functioning bit
 (41 1)  (167 273)  (167 273)  LC_0 Logic Functioning bit
 (42 1)  (168 273)  (168 273)  LC_0 Logic Functioning bit
 (43 1)  (169 273)  (169 273)  LC_0 Logic Functioning bit
 (53 1)  (179 273)  (179 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (127 274)  (127 274)  routing T_3_17.glb_netwk_5 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (128 274)  (128 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (143 274)  (143 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (144 274)  (144 274)  routing T_3_17.wire_logic_cluster/lc_5/out <X> T_3_17.lc_trk_g0_5
 (22 2)  (148 274)  (148 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 274)  (149 274)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (24 2)  (150 274)  (150 274)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (25 2)  (151 274)  (151 274)  routing T_3_17.lft_op_6 <X> T_3_17.lc_trk_g0_6
 (27 2)  (153 274)  (153 274)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 274)  (154 274)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 274)  (155 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 274)  (158 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 274)  (160 274)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 274)  (161 274)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.input_2_1
 (40 2)  (166 274)  (166 274)  LC_1 Logic Functioning bit
 (0 3)  (126 275)  (126 275)  routing T_3_17.glb_netwk_5 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (21 3)  (147 275)  (147 275)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (22 3)  (148 275)  (148 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (150 275)  (150 275)  routing T_3_17.lft_op_6 <X> T_3_17.lc_trk_g0_6
 (26 3)  (152 275)  (152 275)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 275)  (153 275)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 275)  (154 275)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 275)  (155 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 275)  (156 275)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 275)  (157 275)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 275)  (158 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (159 275)  (159 275)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.input_2_1
 (34 3)  (160 275)  (160 275)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.input_2_1
 (35 3)  (161 275)  (161 275)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.input_2_1
 (15 4)  (141 276)  (141 276)  routing T_3_17.sp4_h_l_4 <X> T_3_17.lc_trk_g1_1
 (16 4)  (142 276)  (142 276)  routing T_3_17.sp4_h_l_4 <X> T_3_17.lc_trk_g1_1
 (17 4)  (143 276)  (143 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (144 276)  (144 276)  routing T_3_17.sp4_h_l_4 <X> T_3_17.lc_trk_g1_1
 (22 4)  (148 276)  (148 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (18 5)  (144 277)  (144 277)  routing T_3_17.sp4_h_l_4 <X> T_3_17.lc_trk_g1_1
 (21 5)  (147 277)  (147 277)  routing T_3_17.sp4_r_v_b_27 <X> T_3_17.lc_trk_g1_3
 (22 5)  (148 277)  (148 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (150 277)  (150 277)  routing T_3_17.top_op_2 <X> T_3_17.lc_trk_g1_2
 (25 5)  (151 277)  (151 277)  routing T_3_17.top_op_2 <X> T_3_17.lc_trk_g1_2
 (4 6)  (130 278)  (130 278)  routing T_3_17.sp4_h_r_3 <X> T_3_17.sp4_v_t_38
 (22 6)  (148 278)  (148 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (150 278)  (150 278)  routing T_3_17.top_op_7 <X> T_3_17.lc_trk_g1_7
 (32 6)  (158 278)  (158 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 278)  (160 278)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 278)  (162 278)  LC_3 Logic Functioning bit
 (37 6)  (163 278)  (163 278)  LC_3 Logic Functioning bit
 (38 6)  (164 278)  (164 278)  LC_3 Logic Functioning bit
 (39 6)  (165 278)  (165 278)  LC_3 Logic Functioning bit
 (45 6)  (171 278)  (171 278)  LC_3 Logic Functioning bit
 (5 7)  (131 279)  (131 279)  routing T_3_17.sp4_h_r_3 <X> T_3_17.sp4_v_t_38
 (21 7)  (147 279)  (147 279)  routing T_3_17.top_op_7 <X> T_3_17.lc_trk_g1_7
 (36 7)  (162 279)  (162 279)  LC_3 Logic Functioning bit
 (37 7)  (163 279)  (163 279)  LC_3 Logic Functioning bit
 (38 7)  (164 279)  (164 279)  LC_3 Logic Functioning bit
 (39 7)  (165 279)  (165 279)  LC_3 Logic Functioning bit
 (12 8)  (138 280)  (138 280)  routing T_3_17.sp4_v_t_45 <X> T_3_17.sp4_h_r_8
 (25 8)  (151 280)  (151 280)  routing T_3_17.rgt_op_2 <X> T_3_17.lc_trk_g2_2
 (26 8)  (152 280)  (152 280)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 280)  (153 280)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 280)  (155 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 280)  (157 280)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 280)  (158 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 280)  (159 280)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 280)  (163 280)  LC_4 Logic Functioning bit
 (39 8)  (165 280)  (165 280)  LC_4 Logic Functioning bit
 (40 8)  (166 280)  (166 280)  LC_4 Logic Functioning bit
 (42 8)  (168 280)  (168 280)  LC_4 Logic Functioning bit
 (16 9)  (142 281)  (142 281)  routing T_3_17.sp12_v_b_8 <X> T_3_17.lc_trk_g2_0
 (17 9)  (143 281)  (143 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (148 281)  (148 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (150 281)  (150 281)  routing T_3_17.rgt_op_2 <X> T_3_17.lc_trk_g2_2
 (26 9)  (152 281)  (152 281)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 281)  (153 281)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 281)  (155 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 281)  (156 281)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 281)  (157 281)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (41 9)  (167 281)  (167 281)  LC_4 Logic Functioning bit
 (43 9)  (169 281)  (169 281)  LC_4 Logic Functioning bit
 (4 10)  (130 282)  (130 282)  routing T_3_17.sp4_h_r_0 <X> T_3_17.sp4_v_t_43
 (6 10)  (132 282)  (132 282)  routing T_3_17.sp4_h_r_0 <X> T_3_17.sp4_v_t_43
 (17 10)  (143 282)  (143 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (148 282)  (148 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (150 282)  (150 282)  routing T_3_17.tnl_op_7 <X> T_3_17.lc_trk_g2_7
 (36 10)  (162 282)  (162 282)  LC_5 Logic Functioning bit
 (38 10)  (164 282)  (164 282)  LC_5 Logic Functioning bit
 (41 10)  (167 282)  (167 282)  LC_5 Logic Functioning bit
 (43 10)  (169 282)  (169 282)  LC_5 Logic Functioning bit
 (45 10)  (171 282)  (171 282)  LC_5 Logic Functioning bit
 (52 10)  (178 282)  (178 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (131 283)  (131 283)  routing T_3_17.sp4_h_r_0 <X> T_3_17.sp4_v_t_43
 (15 11)  (141 283)  (141 283)  routing T_3_17.sp4_v_t_33 <X> T_3_17.lc_trk_g2_4
 (16 11)  (142 283)  (142 283)  routing T_3_17.sp4_v_t_33 <X> T_3_17.lc_trk_g2_4
 (17 11)  (143 283)  (143 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (19 11)  (145 283)  (145 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (147 283)  (147 283)  routing T_3_17.tnl_op_7 <X> T_3_17.lc_trk_g2_7
 (26 11)  (152 283)  (152 283)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 283)  (155 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (163 283)  (163 283)  LC_5 Logic Functioning bit
 (39 11)  (165 283)  (165 283)  LC_5 Logic Functioning bit
 (40 11)  (166 283)  (166 283)  LC_5 Logic Functioning bit
 (42 11)  (168 283)  (168 283)  LC_5 Logic Functioning bit
 (12 12)  (138 284)  (138 284)  routing T_3_17.sp4_v_b_5 <X> T_3_17.sp4_h_r_11
 (22 12)  (148 284)  (148 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (149 284)  (149 284)  routing T_3_17.sp12_v_b_11 <X> T_3_17.lc_trk_g3_3
 (27 12)  (153 284)  (153 284)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 284)  (154 284)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 284)  (155 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 284)  (157 284)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 284)  (158 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 284)  (161 284)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.input_2_6
 (36 12)  (162 284)  (162 284)  LC_6 Logic Functioning bit
 (37 12)  (163 284)  (163 284)  LC_6 Logic Functioning bit
 (42 12)  (168 284)  (168 284)  LC_6 Logic Functioning bit
 (43 12)  (169 284)  (169 284)  LC_6 Logic Functioning bit
 (4 13)  (130 285)  (130 285)  routing T_3_17.sp4_v_t_41 <X> T_3_17.sp4_h_r_9
 (11 13)  (137 285)  (137 285)  routing T_3_17.sp4_v_b_5 <X> T_3_17.sp4_h_r_11
 (13 13)  (139 285)  (139 285)  routing T_3_17.sp4_v_b_5 <X> T_3_17.sp4_h_r_11
 (22 13)  (148 285)  (148 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (149 285)  (149 285)  routing T_3_17.sp4_h_l_15 <X> T_3_17.lc_trk_g3_2
 (24 13)  (150 285)  (150 285)  routing T_3_17.sp4_h_l_15 <X> T_3_17.lc_trk_g3_2
 (25 13)  (151 285)  (151 285)  routing T_3_17.sp4_h_l_15 <X> T_3_17.lc_trk_g3_2
 (26 13)  (152 285)  (152 285)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 285)  (154 285)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 285)  (155 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 285)  (156 285)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 285)  (157 285)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 285)  (158 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (159 285)  (159 285)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.input_2_6
 (36 13)  (162 285)  (162 285)  LC_6 Logic Functioning bit
 (37 13)  (163 285)  (163 285)  LC_6 Logic Functioning bit
 (40 13)  (166 285)  (166 285)  LC_6 Logic Functioning bit
 (42 13)  (168 285)  (168 285)  LC_6 Logic Functioning bit
 (43 13)  (169 285)  (169 285)  LC_6 Logic Functioning bit
 (25 14)  (151 286)  (151 286)  routing T_3_17.sp4_h_r_38 <X> T_3_17.lc_trk_g3_6
 (26 14)  (152 286)  (152 286)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 286)  (155 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 286)  (156 286)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 286)  (158 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 286)  (159 286)  routing T_3_17.lc_trk_g2_0 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 286)  (162 286)  LC_7 Logic Functioning bit
 (37 14)  (163 286)  (163 286)  LC_7 Logic Functioning bit
 (41 14)  (167 286)  (167 286)  LC_7 Logic Functioning bit
 (42 14)  (168 286)  (168 286)  LC_7 Logic Functioning bit
 (43 14)  (169 286)  (169 286)  LC_7 Logic Functioning bit
 (50 14)  (176 286)  (176 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (148 287)  (148 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (149 287)  (149 287)  routing T_3_17.sp4_h_r_38 <X> T_3_17.lc_trk_g3_6
 (24 15)  (150 287)  (150 287)  routing T_3_17.sp4_h_r_38 <X> T_3_17.lc_trk_g3_6
 (28 15)  (154 287)  (154 287)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 287)  (155 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 287)  (156 287)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (162 287)  (162 287)  LC_7 Logic Functioning bit
 (37 15)  (163 287)  (163 287)  LC_7 Logic Functioning bit
 (42 15)  (168 287)  (168 287)  LC_7 Logic Functioning bit
 (43 15)  (169 287)  (169 287)  LC_7 Logic Functioning bit
 (52 15)  (178 287)  (178 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_4_17

 (9 0)  (189 272)  (189 272)  routing T_4_17.sp4_v_t_36 <X> T_4_17.sp4_h_r_1
 (17 0)  (197 272)  (197 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (202 272)  (202 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (206 272)  (206 272)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 272)  (207 272)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 272)  (209 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 272)  (211 272)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 272)  (212 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 272)  (213 272)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 272)  (214 272)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (17 1)  (197 273)  (197 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (201 273)  (201 273)  routing T_4_17.sp4_r_v_b_32 <X> T_4_17.lc_trk_g0_3
 (27 1)  (207 273)  (207 273)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 273)  (208 273)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 273)  (209 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 273)  (210 273)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (41 1)  (221 273)  (221 273)  LC_0 Logic Functioning bit
 (43 1)  (223 273)  (223 273)  LC_0 Logic Functioning bit
 (14 2)  (194 274)  (194 274)  routing T_4_17.lft_op_4 <X> T_4_17.lc_trk_g0_4
 (21 2)  (201 274)  (201 274)  routing T_4_17.sp4_h_l_2 <X> T_4_17.lc_trk_g0_7
 (22 2)  (202 274)  (202 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 274)  (203 274)  routing T_4_17.sp4_h_l_2 <X> T_4_17.lc_trk_g0_7
 (24 2)  (204 274)  (204 274)  routing T_4_17.sp4_h_l_2 <X> T_4_17.lc_trk_g0_7
 (15 3)  (195 275)  (195 275)  routing T_4_17.lft_op_4 <X> T_4_17.lc_trk_g0_4
 (17 3)  (197 275)  (197 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (202 275)  (202 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (205 275)  (205 275)  routing T_4_17.sp4_r_v_b_30 <X> T_4_17.lc_trk_g0_6
 (25 4)  (205 276)  (205 276)  routing T_4_17.wire_logic_cluster/lc_2/out <X> T_4_17.lc_trk_g1_2
 (29 4)  (209 276)  (209 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 276)  (210 276)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 276)  (211 276)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 276)  (212 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 276)  (213 276)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (220 276)  (220 276)  LC_2 Logic Functioning bit
 (42 4)  (222 276)  (222 276)  LC_2 Logic Functioning bit
 (22 5)  (202 277)  (202 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (210 277)  (210 277)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (220 277)  (220 277)  LC_2 Logic Functioning bit
 (42 5)  (222 277)  (222 277)  LC_2 Logic Functioning bit
 (5 6)  (185 278)  (185 278)  routing T_4_17.sp4_v_t_38 <X> T_4_17.sp4_h_l_38
 (29 6)  (209 278)  (209 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 278)  (210 278)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 278)  (211 278)  routing T_4_17.lc_trk_g0_4 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 278)  (212 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (217 278)  (217 278)  LC_3 Logic Functioning bit
 (50 6)  (230 278)  (230 278)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (186 279)  (186 279)  routing T_4_17.sp4_v_t_38 <X> T_4_17.sp4_h_l_38
 (22 7)  (202 279)  (202 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (203 279)  (203 279)  routing T_4_17.sp4_h_r_6 <X> T_4_17.lc_trk_g1_6
 (24 7)  (204 279)  (204 279)  routing T_4_17.sp4_h_r_6 <X> T_4_17.lc_trk_g1_6
 (25 7)  (205 279)  (205 279)  routing T_4_17.sp4_h_r_6 <X> T_4_17.lc_trk_g1_6
 (26 7)  (206 279)  (206 279)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 279)  (208 279)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 279)  (209 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 279)  (210 279)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (46 7)  (226 279)  (226 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (195 280)  (195 280)  routing T_4_17.sp4_h_r_33 <X> T_4_17.lc_trk_g2_1
 (16 8)  (196 280)  (196 280)  routing T_4_17.sp4_h_r_33 <X> T_4_17.lc_trk_g2_1
 (17 8)  (197 280)  (197 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (198 280)  (198 280)  routing T_4_17.sp4_h_r_33 <X> T_4_17.lc_trk_g2_1
 (22 8)  (202 280)  (202 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (203 280)  (203 280)  routing T_4_17.sp4_v_t_30 <X> T_4_17.lc_trk_g2_3
 (24 8)  (204 280)  (204 280)  routing T_4_17.sp4_v_t_30 <X> T_4_17.lc_trk_g2_3
 (26 8)  (206 280)  (206 280)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 280)  (209 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 280)  (212 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (220 280)  (220 280)  LC_4 Logic Functioning bit
 (13 9)  (193 281)  (193 281)  routing T_4_17.sp4_v_t_38 <X> T_4_17.sp4_h_r_8
 (26 9)  (206 281)  (206 281)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 281)  (209 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 281)  (211 281)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 281)  (212 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (213 281)  (213 281)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.input_2_4
 (34 9)  (214 281)  (214 281)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.input_2_4
 (17 10)  (197 282)  (197 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (198 282)  (198 282)  routing T_4_17.bnl_op_5 <X> T_4_17.lc_trk_g2_5
 (32 10)  (212 282)  (212 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 282)  (213 282)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 282)  (214 282)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (221 282)  (221 282)  LC_5 Logic Functioning bit
 (18 11)  (198 283)  (198 283)  routing T_4_17.bnl_op_5 <X> T_4_17.lc_trk_g2_5
 (28 11)  (208 283)  (208 283)  routing T_4_17.lc_trk_g2_1 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 283)  (209 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 283)  (212 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (40 11)  (220 283)  (220 283)  LC_5 Logic Functioning bit
 (17 12)  (197 284)  (197 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (207 284)  (207 284)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 284)  (208 284)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 284)  (209 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 284)  (211 284)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 284)  (212 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 284)  (214 284)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 284)  (216 284)  LC_6 Logic Functioning bit
 (50 12)  (230 284)  (230 284)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (193 285)  (193 285)  routing T_4_17.sp4_v_t_43 <X> T_4_17.sp4_h_r_11
 (18 13)  (198 285)  (198 285)  routing T_4_17.sp4_r_v_b_41 <X> T_4_17.lc_trk_g3_1
 (22 13)  (202 285)  (202 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 285)  (203 285)  routing T_4_17.sp4_h_l_15 <X> T_4_17.lc_trk_g3_2
 (24 13)  (204 285)  (204 285)  routing T_4_17.sp4_h_l_15 <X> T_4_17.lc_trk_g3_2
 (25 13)  (205 285)  (205 285)  routing T_4_17.sp4_h_l_15 <X> T_4_17.lc_trk_g3_2
 (29 13)  (209 285)  (209 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 285)  (210 285)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 285)  (211 285)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (48 13)  (228 285)  (228 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (196 286)  (196 286)  routing T_4_17.sp4_v_b_37 <X> T_4_17.lc_trk_g3_5
 (17 14)  (197 286)  (197 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (198 286)  (198 286)  routing T_4_17.sp4_v_b_37 <X> T_4_17.lc_trk_g3_5
 (8 15)  (188 287)  (188 287)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_v_t_47
 (9 15)  (189 287)  (189 287)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_v_t_47
 (14 15)  (194 287)  (194 287)  routing T_4_17.sp4_r_v_b_44 <X> T_4_17.lc_trk_g3_4
 (17 15)  (197 287)  (197 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (198 287)  (198 287)  routing T_4_17.sp4_v_b_37 <X> T_4_17.lc_trk_g3_5


LogicTile_5_17

 (10 0)  (244 272)  (244 272)  routing T_5_17.sp4_v_t_45 <X> T_5_17.sp4_h_r_1
 (15 0)  (249 272)  (249 272)  routing T_5_17.sp12_h_r_1 <X> T_5_17.lc_trk_g0_1
 (17 0)  (251 272)  (251 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (252 272)  (252 272)  routing T_5_17.sp12_h_r_1 <X> T_5_17.lc_trk_g0_1
 (21 0)  (255 272)  (255 272)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g0_3
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (259 272)  (259 272)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g0_2
 (26 0)  (260 272)  (260 272)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 272)  (267 272)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 272)  (274 272)  LC_0 Logic Functioning bit
 (42 0)  (276 272)  (276 272)  LC_0 Logic Functioning bit
 (8 1)  (242 273)  (242 273)  routing T_5_17.sp4_h_l_42 <X> T_5_17.sp4_v_b_1
 (9 1)  (243 273)  (243 273)  routing T_5_17.sp4_h_l_42 <X> T_5_17.sp4_v_b_1
 (10 1)  (244 273)  (244 273)  routing T_5_17.sp4_h_l_42 <X> T_5_17.sp4_v_b_1
 (18 1)  (252 273)  (252 273)  routing T_5_17.sp12_h_r_1 <X> T_5_17.lc_trk_g0_1
 (22 1)  (256 273)  (256 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (260 273)  (260 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 273)  (261 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 273)  (262 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 273)  (263 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (41 1)  (275 273)  (275 273)  LC_0 Logic Functioning bit
 (43 1)  (277 273)  (277 273)  LC_0 Logic Functioning bit
 (1 2)  (235 274)  (235 274)  routing T_5_17.glb_netwk_5 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (246 274)  (246 274)  routing T_5_17.sp4_v_t_39 <X> T_5_17.sp4_h_l_39
 (21 2)  (255 274)  (255 274)  routing T_5_17.sp4_v_b_7 <X> T_5_17.lc_trk_g0_7
 (22 2)  (256 274)  (256 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (257 274)  (257 274)  routing T_5_17.sp4_v_b_7 <X> T_5_17.lc_trk_g0_7
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (270 274)  (270 274)  LC_1 Logic Functioning bit
 (37 2)  (271 274)  (271 274)  LC_1 Logic Functioning bit
 (38 2)  (272 274)  (272 274)  LC_1 Logic Functioning bit
 (39 2)  (273 274)  (273 274)  LC_1 Logic Functioning bit
 (45 2)  (279 274)  (279 274)  LC_1 Logic Functioning bit
 (52 2)  (286 274)  (286 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_5 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (11 3)  (245 275)  (245 275)  routing T_5_17.sp4_v_t_39 <X> T_5_17.sp4_h_l_39
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 275)  (270 275)  LC_1 Logic Functioning bit
 (37 3)  (271 275)  (271 275)  LC_1 Logic Functioning bit
 (38 3)  (272 275)  (272 275)  LC_1 Logic Functioning bit
 (39 3)  (273 275)  (273 275)  LC_1 Logic Functioning bit
 (48 3)  (282 275)  (282 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (249 276)  (249 276)  routing T_5_17.top_op_1 <X> T_5_17.lc_trk_g1_1
 (17 4)  (251 276)  (251 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (39 4)  (273 276)  (273 276)  LC_2 Logic Functioning bit
 (45 4)  (279 276)  (279 276)  LC_2 Logic Functioning bit
 (4 5)  (238 277)  (238 277)  routing T_5_17.sp4_h_l_42 <X> T_5_17.sp4_h_r_3
 (6 5)  (240 277)  (240 277)  routing T_5_17.sp4_h_l_42 <X> T_5_17.sp4_h_r_3
 (18 5)  (252 277)  (252 277)  routing T_5_17.top_op_1 <X> T_5_17.lc_trk_g1_1
 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g1_2
 (25 5)  (259 277)  (259 277)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g1_2
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 277)  (270 277)  LC_2 Logic Functioning bit
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (38 5)  (272 277)  (272 277)  LC_2 Logic Functioning bit
 (39 5)  (273 277)  (273 277)  LC_2 Logic Functioning bit
 (16 6)  (250 278)  (250 278)  routing T_5_17.sp12_h_r_13 <X> T_5_17.lc_trk_g1_5
 (17 6)  (251 278)  (251 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (36 6)  (270 278)  (270 278)  LC_3 Logic Functioning bit
 (38 6)  (272 278)  (272 278)  LC_3 Logic Functioning bit
 (41 6)  (275 278)  (275 278)  LC_3 Logic Functioning bit
 (43 6)  (277 278)  (277 278)  LC_3 Logic Functioning bit
 (45 6)  (279 278)  (279 278)  LC_3 Logic Functioning bit
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (271 279)  (271 279)  LC_3 Logic Functioning bit
 (39 7)  (273 279)  (273 279)  LC_3 Logic Functioning bit
 (40 7)  (274 279)  (274 279)  LC_3 Logic Functioning bit
 (42 7)  (276 279)  (276 279)  LC_3 Logic Functioning bit
 (8 8)  (242 280)  (242 280)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_h_r_7
 (10 8)  (244 280)  (244 280)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_h_r_7
 (12 8)  (246 280)  (246 280)  routing T_5_17.sp4_v_t_45 <X> T_5_17.sp4_h_r_8
 (15 8)  (249 280)  (249 280)  routing T_5_17.sp4_h_r_25 <X> T_5_17.lc_trk_g2_1
 (16 8)  (250 280)  (250 280)  routing T_5_17.sp4_h_r_25 <X> T_5_17.lc_trk_g2_1
 (17 8)  (251 280)  (251 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (255 280)  (255 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (22 8)  (256 280)  (256 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (257 280)  (257 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (24 8)  (258 280)  (258 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (27 8)  (261 280)  (261 280)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 280)  (265 280)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 280)  (270 280)  LC_4 Logic Functioning bit
 (37 8)  (271 280)  (271 280)  LC_4 Logic Functioning bit
 (38 8)  (272 280)  (272 280)  LC_4 Logic Functioning bit
 (39 8)  (273 280)  (273 280)  LC_4 Logic Functioning bit
 (41 8)  (275 280)  (275 280)  LC_4 Logic Functioning bit
 (43 8)  (277 280)  (277 280)  LC_4 Logic Functioning bit
 (46 8)  (280 280)  (280 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (285 280)  (285 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (243 281)  (243 281)  routing T_5_17.sp4_v_t_46 <X> T_5_17.sp4_v_b_7
 (10 9)  (244 281)  (244 281)  routing T_5_17.sp4_v_t_46 <X> T_5_17.sp4_v_b_7
 (18 9)  (252 281)  (252 281)  routing T_5_17.sp4_h_r_25 <X> T_5_17.lc_trk_g2_1
 (27 9)  (261 281)  (261 281)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 281)  (264 281)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 281)  (265 281)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 281)  (270 281)  LC_4 Logic Functioning bit
 (37 9)  (271 281)  (271 281)  LC_4 Logic Functioning bit
 (38 9)  (272 281)  (272 281)  LC_4 Logic Functioning bit
 (39 9)  (273 281)  (273 281)  LC_4 Logic Functioning bit
 (40 9)  (274 281)  (274 281)  LC_4 Logic Functioning bit
 (41 9)  (275 281)  (275 281)  LC_4 Logic Functioning bit
 (42 9)  (276 281)  (276 281)  LC_4 Logic Functioning bit
 (43 9)  (277 281)  (277 281)  LC_4 Logic Functioning bit
 (48 9)  (282 281)  (282 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (256 282)  (256 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (258 282)  (258 282)  routing T_5_17.tnl_op_7 <X> T_5_17.lc_trk_g2_7
 (25 10)  (259 282)  (259 282)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g2_6
 (26 10)  (260 282)  (260 282)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 282)  (262 282)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 282)  (263 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 282)  (264 282)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 282)  (267 282)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 282)  (268 282)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 282)  (269 282)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.input_2_5
 (36 10)  (270 282)  (270 282)  LC_5 Logic Functioning bit
 (38 10)  (272 282)  (272 282)  LC_5 Logic Functioning bit
 (41 10)  (275 282)  (275 282)  LC_5 Logic Functioning bit
 (43 10)  (277 282)  (277 282)  LC_5 Logic Functioning bit
 (8 11)  (242 283)  (242 283)  routing T_5_17.sp4_h_l_42 <X> T_5_17.sp4_v_t_42
 (16 11)  (250 283)  (250 283)  routing T_5_17.sp12_v_b_12 <X> T_5_17.lc_trk_g2_4
 (17 11)  (251 283)  (251 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (255 283)  (255 283)  routing T_5_17.tnl_op_7 <X> T_5_17.lc_trk_g2_7
 (22 11)  (256 283)  (256 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 283)  (257 283)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g2_6
 (25 11)  (259 283)  (259 283)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g2_6
 (27 11)  (261 283)  (261 283)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 283)  (262 283)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 283)  (263 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 283)  (266 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (269 283)  (269 283)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.input_2_5
 (37 11)  (271 283)  (271 283)  LC_5 Logic Functioning bit
 (40 11)  (274 283)  (274 283)  LC_5 Logic Functioning bit
 (42 11)  (276 283)  (276 283)  LC_5 Logic Functioning bit
 (4 12)  (238 284)  (238 284)  routing T_5_17.sp4_v_t_44 <X> T_5_17.sp4_v_b_9
 (13 12)  (247 284)  (247 284)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_v_b_11
 (15 12)  (249 284)  (249 284)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g3_1
 (16 12)  (250 284)  (250 284)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g3_1
 (17 12)  (251 284)  (251 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 284)  (252 284)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g3_1
 (22 12)  (256 284)  (256 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (257 284)  (257 284)  routing T_5_17.sp12_v_b_19 <X> T_5_17.lc_trk_g3_3
 (28 12)  (262 284)  (262 284)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 284)  (265 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 284)  (268 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (12 13)  (246 285)  (246 285)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_v_b_11
 (21 13)  (255 285)  (255 285)  routing T_5_17.sp12_v_b_19 <X> T_5_17.lc_trk_g3_3
 (26 13)  (260 285)  (260 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 285)  (261 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 285)  (262 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 285)  (264 285)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 285)  (265 285)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (274 285)  (274 285)  LC_6 Logic Functioning bit
 (42 13)  (276 285)  (276 285)  LC_6 Logic Functioning bit
 (51 13)  (285 285)  (285 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (248 286)  (248 286)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g3_4
 (22 14)  (256 286)  (256 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (257 286)  (257 286)  routing T_5_17.sp12_v_b_23 <X> T_5_17.lc_trk_g3_7
 (25 14)  (259 286)  (259 286)  routing T_5_17.sp4_v_b_30 <X> T_5_17.lc_trk_g3_6
 (28 14)  (262 286)  (262 286)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 286)  (263 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 286)  (264 286)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 286)  (265 286)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 286)  (266 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 286)  (268 286)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 286)  (274 286)  LC_7 Logic Functioning bit
 (42 14)  (276 286)  (276 286)  LC_7 Logic Functioning bit
 (47 14)  (281 286)  (281 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (248 287)  (248 287)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g3_4
 (16 15)  (250 287)  (250 287)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g3_4
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (255 287)  (255 287)  routing T_5_17.sp12_v_b_23 <X> T_5_17.lc_trk_g3_7
 (22 15)  (256 287)  (256 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (257 287)  (257 287)  routing T_5_17.sp4_v_b_30 <X> T_5_17.lc_trk_g3_6
 (29 15)  (263 287)  (263 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 287)  (264 287)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_1


LogicTile_6_17

 (26 0)  (314 272)  (314 272)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 272)  (318 272)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 272)  (322 272)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 272)  (323 272)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.input_2_0
 (47 0)  (335 272)  (335 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (315 273)  (315 273)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 273)  (319 273)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 273)  (320 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (324 273)  (324 273)  LC_0 Logic Functioning bit
 (14 2)  (302 274)  (302 274)  routing T_6_17.sp4_h_l_1 <X> T_6_17.lc_trk_g0_4
 (15 2)  (303 274)  (303 274)  routing T_6_17.sp4_h_r_5 <X> T_6_17.lc_trk_g0_5
 (16 2)  (304 274)  (304 274)  routing T_6_17.sp4_h_r_5 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (314 274)  (314 274)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 274)  (315 274)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 274)  (319 274)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 274)  (322 274)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (15 3)  (303 275)  (303 275)  routing T_6_17.sp4_h_l_1 <X> T_6_17.lc_trk_g0_4
 (16 3)  (304 275)  (304 275)  routing T_6_17.sp4_h_l_1 <X> T_6_17.lc_trk_g0_4
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (306 275)  (306 275)  routing T_6_17.sp4_h_r_5 <X> T_6_17.lc_trk_g0_5
 (27 3)  (315 275)  (315 275)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 275)  (317 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 275)  (318 275)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (40 3)  (328 275)  (328 275)  LC_1 Logic Functioning bit
 (42 3)  (330 275)  (330 275)  LC_1 Logic Functioning bit
 (46 3)  (334 275)  (334 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (335 275)  (335 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (299 276)  (299 276)  routing T_6_17.sp4_v_t_39 <X> T_6_17.sp4_v_b_5
 (21 4)  (309 276)  (309 276)  routing T_6_17.wire_logic_cluster/lc_3/out <X> T_6_17.lc_trk_g1_3
 (22 4)  (310 276)  (310 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 276)  (314 276)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 276)  (318 276)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 276)  (321 276)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 276)  (322 276)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 276)  (323 276)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_2
 (12 5)  (300 277)  (300 277)  routing T_6_17.sp4_v_t_39 <X> T_6_17.sp4_v_b_5
 (22 5)  (310 277)  (310 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (311 277)  (311 277)  routing T_6_17.sp12_h_r_10 <X> T_6_17.lc_trk_g1_2
 (27 5)  (315 277)  (315 277)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 277)  (320 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (321 277)  (321 277)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_2
 (34 5)  (322 277)  (322 277)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_2
 (38 5)  (326 277)  (326 277)  LC_2 Logic Functioning bit
 (9 6)  (297 278)  (297 278)  routing T_6_17.sp4_h_r_1 <X> T_6_17.sp4_h_l_41
 (10 6)  (298 278)  (298 278)  routing T_6_17.sp4_h_r_1 <X> T_6_17.sp4_h_l_41
 (12 6)  (300 278)  (300 278)  routing T_6_17.sp4_h_r_2 <X> T_6_17.sp4_h_l_40
 (14 6)  (302 278)  (302 278)  routing T_6_17.sp4_h_l_1 <X> T_6_17.lc_trk_g1_4
 (17 6)  (305 278)  (305 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (313 278)  (313 278)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g1_6
 (28 6)  (316 278)  (316 278)  routing T_6_17.lc_trk_g2_0 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 278)  (319 278)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 278)  (321 278)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 278)  (324 278)  LC_3 Logic Functioning bit
 (37 6)  (325 278)  (325 278)  LC_3 Logic Functioning bit
 (38 6)  (326 278)  (326 278)  LC_3 Logic Functioning bit
 (39 6)  (327 278)  (327 278)  LC_3 Logic Functioning bit
 (41 6)  (329 278)  (329 278)  LC_3 Logic Functioning bit
 (43 6)  (331 278)  (331 278)  LC_3 Logic Functioning bit
 (13 7)  (301 279)  (301 279)  routing T_6_17.sp4_h_r_2 <X> T_6_17.sp4_h_l_40
 (15 7)  (303 279)  (303 279)  routing T_6_17.sp4_h_l_1 <X> T_6_17.lc_trk_g1_4
 (16 7)  (304 279)  (304 279)  routing T_6_17.sp4_h_l_1 <X> T_6_17.lc_trk_g1_4
 (17 7)  (305 279)  (305 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (306 279)  (306 279)  routing T_6_17.sp4_r_v_b_29 <X> T_6_17.lc_trk_g1_5
 (22 7)  (310 279)  (310 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (311 279)  (311 279)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g1_6
 (24 7)  (312 279)  (312 279)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g1_6
 (26 7)  (314 279)  (314 279)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 279)  (316 279)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 279)  (319 279)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 279)  (324 279)  LC_3 Logic Functioning bit
 (37 7)  (325 279)  (325 279)  LC_3 Logic Functioning bit
 (38 7)  (326 279)  (326 279)  LC_3 Logic Functioning bit
 (39 7)  (327 279)  (327 279)  LC_3 Logic Functioning bit
 (40 7)  (328 279)  (328 279)  LC_3 Logic Functioning bit
 (41 7)  (329 279)  (329 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (43 7)  (331 279)  (331 279)  LC_3 Logic Functioning bit
 (47 7)  (335 279)  (335 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (11 8)  (299 280)  (299 280)  routing T_6_17.sp4_h_r_3 <X> T_6_17.sp4_v_b_8
 (15 8)  (303 280)  (303 280)  routing T_6_17.sp4_h_r_25 <X> T_6_17.lc_trk_g2_1
 (16 8)  (304 280)  (304 280)  routing T_6_17.sp4_h_r_25 <X> T_6_17.lc_trk_g2_1
 (17 8)  (305 280)  (305 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (309 280)  (309 280)  routing T_6_17.rgt_op_3 <X> T_6_17.lc_trk_g2_3
 (22 8)  (310 280)  (310 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (312 280)  (312 280)  routing T_6_17.rgt_op_3 <X> T_6_17.lc_trk_g2_3
 (27 8)  (315 280)  (315 280)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 280)  (319 280)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 280)  (322 280)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (43 8)  (331 280)  (331 280)  LC_4 Logic Functioning bit
 (50 8)  (338 280)  (338 280)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (297 281)  (297 281)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_v_b_7
 (14 9)  (302 281)  (302 281)  routing T_6_17.sp12_v_b_16 <X> T_6_17.lc_trk_g2_0
 (16 9)  (304 281)  (304 281)  routing T_6_17.sp12_v_b_16 <X> T_6_17.lc_trk_g2_0
 (17 9)  (305 281)  (305 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (306 281)  (306 281)  routing T_6_17.sp4_h_r_25 <X> T_6_17.lc_trk_g2_1
 (30 9)  (318 281)  (318 281)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (43 9)  (331 281)  (331 281)  LC_4 Logic Functioning bit
 (26 10)  (314 282)  (314 282)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 282)  (315 282)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 282)  (316 282)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 282)  (319 282)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 282)  (321 282)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (42 10)  (330 282)  (330 282)  LC_5 Logic Functioning bit
 (43 10)  (331 282)  (331 282)  LC_5 Logic Functioning bit
 (50 10)  (338 282)  (338 282)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (304 283)  (304 283)  routing T_6_17.sp12_v_b_12 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (310 283)  (310 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (311 283)  (311 283)  routing T_6_17.sp4_v_b_46 <X> T_6_17.lc_trk_g2_6
 (24 11)  (312 283)  (312 283)  routing T_6_17.sp4_v_b_46 <X> T_6_17.lc_trk_g2_6
 (26 11)  (314 283)  (314 283)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 283)  (315 283)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (325 283)  (325 283)  LC_5 Logic Functioning bit
 (39 11)  (327 283)  (327 283)  LC_5 Logic Functioning bit
 (40 11)  (328 283)  (328 283)  LC_5 Logic Functioning bit
 (42 11)  (330 283)  (330 283)  LC_5 Logic Functioning bit
 (43 11)  (331 283)  (331 283)  LC_5 Logic Functioning bit
 (14 12)  (302 284)  (302 284)  routing T_6_17.sp4_h_l_21 <X> T_6_17.lc_trk_g3_0
 (15 12)  (303 284)  (303 284)  routing T_6_17.rgt_op_1 <X> T_6_17.lc_trk_g3_1
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (306 284)  (306 284)  routing T_6_17.rgt_op_1 <X> T_6_17.lc_trk_g3_1
 (26 12)  (314 284)  (314 284)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 284)  (315 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 284)  (318 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 284)  (321 284)  routing T_6_17.lc_trk_g2_1 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (37 12)  (325 284)  (325 284)  LC_6 Logic Functioning bit
 (38 12)  (326 284)  (326 284)  LC_6 Logic Functioning bit
 (42 12)  (330 284)  (330 284)  LC_6 Logic Functioning bit
 (48 12)  (336 284)  (336 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (338 284)  (338 284)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (301 285)  (301 285)  routing T_6_17.sp4_v_t_43 <X> T_6_17.sp4_h_r_11
 (15 13)  (303 285)  (303 285)  routing T_6_17.sp4_h_l_21 <X> T_6_17.lc_trk_g3_0
 (16 13)  (304 285)  (304 285)  routing T_6_17.sp4_h_l_21 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (315 285)  (315 285)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 285)  (318 285)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (38 13)  (326 285)  (326 285)  LC_6 Logic Functioning bit
 (43 13)  (331 285)  (331 285)  LC_6 Logic Functioning bit
 (5 14)  (293 286)  (293 286)  routing T_6_17.sp4_v_b_9 <X> T_6_17.sp4_h_l_44
 (15 14)  (303 286)  (303 286)  routing T_6_17.sp4_h_r_45 <X> T_6_17.lc_trk_g3_5
 (16 14)  (304 286)  (304 286)  routing T_6_17.sp4_h_r_45 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.sp4_h_r_45 <X> T_6_17.lc_trk_g3_5
 (18 15)  (306 287)  (306 287)  routing T_6_17.sp4_h_r_45 <X> T_6_17.lc_trk_g3_5


LogicTile_7_17

 (10 0)  (352 272)  (352 272)  routing T_7_17.sp4_v_t_45 <X> T_7_17.sp4_h_r_1
 (26 0)  (368 272)  (368 272)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 272)  (370 272)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 272)  (372 272)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 272)  (375 272)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 272)  (376 272)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (40 0)  (382 272)  (382 272)  LC_0 Logic Functioning bit
 (42 0)  (384 272)  (384 272)  LC_0 Logic Functioning bit
 (46 0)  (388 272)  (388 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (350 273)  (350 273)  routing T_7_17.sp4_h_l_36 <X> T_7_17.sp4_v_b_1
 (9 1)  (351 273)  (351 273)  routing T_7_17.sp4_h_l_36 <X> T_7_17.sp4_v_b_1
 (26 1)  (368 273)  (368 273)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 273)  (372 273)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (375 273)  (375 273)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.input_2_0
 (34 1)  (376 273)  (376 273)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.input_2_0
 (35 1)  (377 273)  (377 273)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.input_2_0
 (41 1)  (383 273)  (383 273)  LC_0 Logic Functioning bit
 (43 1)  (385 273)  (385 273)  LC_0 Logic Functioning bit
 (1 2)  (343 274)  (343 274)  routing T_7_17.glb_netwk_5 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (16 2)  (358 274)  (358 274)  routing T_7_17.sp12_h_r_13 <X> T_7_17.lc_trk_g0_5
 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (367 274)  (367 274)  routing T_7_17.sp4_h_l_11 <X> T_7_17.lc_trk_g0_6
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 274)  (375 274)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (380 274)  (380 274)  LC_1 Logic Functioning bit
 (39 2)  (381 274)  (381 274)  LC_1 Logic Functioning bit
 (50 2)  (392 274)  (392 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 275)  (342 275)  routing T_7_17.glb_netwk_5 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (14 3)  (356 275)  (356 275)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g0_4
 (15 3)  (357 275)  (357 275)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g0_4
 (16 3)  (358 275)  (358 275)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 275)  (365 275)  routing T_7_17.sp4_h_l_11 <X> T_7_17.lc_trk_g0_6
 (24 3)  (366 275)  (366 275)  routing T_7_17.sp4_h_l_11 <X> T_7_17.lc_trk_g0_6
 (25 3)  (367 275)  (367 275)  routing T_7_17.sp4_h_l_11 <X> T_7_17.lc_trk_g0_6
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (48 3)  (390 275)  (390 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (359 276)  (359 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 276)  (360 276)  routing T_7_17.wire_logic_cluster/lc_1/out <X> T_7_17.lc_trk_g1_1
 (21 4)  (363 276)  (363 276)  routing T_7_17.sp4_h_r_19 <X> T_7_17.lc_trk_g1_3
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp4_h_r_19 <X> T_7_17.lc_trk_g1_3
 (24 4)  (366 276)  (366 276)  routing T_7_17.sp4_h_r_19 <X> T_7_17.lc_trk_g1_3
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 276)  (375 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 276)  (376 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (38 4)  (380 276)  (380 276)  LC_2 Logic Functioning bit
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (42 4)  (384 276)  (384 276)  LC_2 Logic Functioning bit
 (43 4)  (385 276)  (385 276)  LC_2 Logic Functioning bit
 (50 4)  (392 276)  (392 276)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (363 277)  (363 277)  routing T_7_17.sp4_h_r_19 <X> T_7_17.lc_trk_g1_3
 (31 5)  (373 277)  (373 277)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (42 5)  (384 277)  (384 277)  LC_2 Logic Functioning bit
 (43 5)  (385 277)  (385 277)  LC_2 Logic Functioning bit
 (51 5)  (393 277)  (393 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 6)  (369 278)  (369 278)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 278)  (370 278)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 278)  (372 278)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 278)  (376 278)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 278)  (378 278)  LC_3 Logic Functioning bit
 (37 6)  (379 278)  (379 278)  LC_3 Logic Functioning bit
 (38 6)  (380 278)  (380 278)  LC_3 Logic Functioning bit
 (39 6)  (381 278)  (381 278)  LC_3 Logic Functioning bit
 (41 6)  (383 278)  (383 278)  LC_3 Logic Functioning bit
 (43 6)  (385 278)  (385 278)  LC_3 Logic Functioning bit
 (30 7)  (372 279)  (372 279)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 279)  (373 279)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 279)  (378 279)  LC_3 Logic Functioning bit
 (37 7)  (379 279)  (379 279)  LC_3 Logic Functioning bit
 (38 7)  (380 279)  (380 279)  LC_3 Logic Functioning bit
 (39 7)  (381 279)  (381 279)  LC_3 Logic Functioning bit
 (41 7)  (383 279)  (383 279)  LC_3 Logic Functioning bit
 (43 7)  (385 279)  (385 279)  LC_3 Logic Functioning bit
 (8 8)  (350 280)  (350 280)  routing T_7_17.sp4_h_l_46 <X> T_7_17.sp4_h_r_7
 (10 8)  (352 280)  (352 280)  routing T_7_17.sp4_h_l_46 <X> T_7_17.sp4_h_r_7
 (14 8)  (356 280)  (356 280)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (26 8)  (368 280)  (368 280)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (382 280)  (382 280)  LC_4 Logic Functioning bit
 (15 9)  (357 281)  (357 281)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (16 9)  (358 281)  (358 281)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g2_0
 (17 9)  (359 281)  (359 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (368 281)  (368 281)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 281)  (369 281)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 281)  (370 281)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 281)  (373 281)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 281)  (374 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (376 281)  (376 281)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.input_2_4
 (35 9)  (377 281)  (377 281)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.input_2_4
 (37 9)  (379 281)  (379 281)  LC_4 Logic Functioning bit
 (8 10)  (350 282)  (350 282)  routing T_7_17.sp4_v_t_42 <X> T_7_17.sp4_h_l_42
 (9 10)  (351 282)  (351 282)  routing T_7_17.sp4_v_t_42 <X> T_7_17.sp4_h_l_42
 (21 10)  (363 282)  (363 282)  routing T_7_17.sp4_v_t_18 <X> T_7_17.lc_trk_g2_7
 (22 10)  (364 282)  (364 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (365 282)  (365 282)  routing T_7_17.sp4_v_t_18 <X> T_7_17.lc_trk_g2_7
 (27 10)  (369 282)  (369 282)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 282)  (375 282)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 282)  (376 282)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 282)  (378 282)  LC_5 Logic Functioning bit
 (38 10)  (380 282)  (380 282)  LC_5 Logic Functioning bit
 (41 10)  (383 282)  (383 282)  LC_5 Logic Functioning bit
 (42 10)  (384 282)  (384 282)  LC_5 Logic Functioning bit
 (43 10)  (385 282)  (385 282)  LC_5 Logic Functioning bit
 (50 10)  (392 282)  (392 282)  Cascade bit: LH_LC05_inmux02_5

 (36 11)  (378 283)  (378 283)  LC_5 Logic Functioning bit
 (38 11)  (380 283)  (380 283)  LC_5 Logic Functioning bit
 (41 11)  (383 283)  (383 283)  LC_5 Logic Functioning bit
 (42 11)  (384 283)  (384 283)  LC_5 Logic Functioning bit
 (43 11)  (385 283)  (385 283)  LC_5 Logic Functioning bit
 (53 11)  (395 283)  (395 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (356 284)  (356 284)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g3_0
 (15 12)  (357 284)  (357 284)  routing T_7_17.sp4_v_t_28 <X> T_7_17.lc_trk_g3_1
 (16 12)  (358 284)  (358 284)  routing T_7_17.sp4_v_t_28 <X> T_7_17.lc_trk_g3_1
 (17 12)  (359 284)  (359 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (363 284)  (363 284)  routing T_7_17.wire_logic_cluster/lc_3/out <X> T_7_17.lc_trk_g3_3
 (22 12)  (364 284)  (364 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 284)  (375 284)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 284)  (376 284)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (382 284)  (382 284)  LC_6 Logic Functioning bit
 (41 12)  (383 284)  (383 284)  LC_6 Logic Functioning bit
 (50 12)  (392 284)  (392 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (357 285)  (357 285)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g3_0
 (16 13)  (358 285)  (358 285)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g3_0
 (17 13)  (359 285)  (359 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (364 285)  (364 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (365 285)  (365 285)  routing T_7_17.sp12_v_b_18 <X> T_7_17.lc_trk_g3_2
 (25 13)  (367 285)  (367 285)  routing T_7_17.sp12_v_b_18 <X> T_7_17.lc_trk_g3_2
 (31 13)  (373 285)  (373 285)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (382 285)  (382 285)  LC_6 Logic Functioning bit
 (41 13)  (383 285)  (383 285)  LC_6 Logic Functioning bit
 (0 14)  (342 286)  (342 286)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (357 286)  (357 286)  routing T_7_17.sp4_v_t_32 <X> T_7_17.lc_trk_g3_5
 (16 14)  (358 286)  (358 286)  routing T_7_17.sp4_v_t_32 <X> T_7_17.lc_trk_g3_5
 (17 14)  (359 286)  (359 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (363 286)  (363 286)  routing T_7_17.sp4_v_t_26 <X> T_7_17.lc_trk_g3_7
 (22 14)  (364 286)  (364 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 286)  (365 286)  routing T_7_17.sp4_v_t_26 <X> T_7_17.lc_trk_g3_7
 (25 14)  (367 286)  (367 286)  routing T_7_17.sp4_h_r_46 <X> T_7_17.lc_trk_g3_6
 (26 14)  (368 286)  (368 286)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 286)  (369 286)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 286)  (370 286)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 286)  (372 286)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 286)  (373 286)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (37 14)  (379 286)  (379 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (39 14)  (381 286)  (381 286)  LC_7 Logic Functioning bit
 (41 14)  (383 286)  (383 286)  LC_7 Logic Functioning bit
 (43 14)  (385 286)  (385 286)  LC_7 Logic Functioning bit
 (45 14)  (387 286)  (387 286)  LC_7 Logic Functioning bit
 (50 14)  (392 286)  (392 286)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (395 286)  (395 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (342 287)  (342 287)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (21 15)  (363 287)  (363 287)  routing T_7_17.sp4_v_t_26 <X> T_7_17.lc_trk_g3_7
 (22 15)  (364 287)  (364 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (365 287)  (365 287)  routing T_7_17.sp4_h_r_46 <X> T_7_17.lc_trk_g3_6
 (24 15)  (366 287)  (366 287)  routing T_7_17.sp4_h_r_46 <X> T_7_17.lc_trk_g3_6
 (25 15)  (367 287)  (367 287)  routing T_7_17.sp4_h_r_46 <X> T_7_17.lc_trk_g3_6
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit
 (40 15)  (382 287)  (382 287)  LC_7 Logic Functioning bit
 (41 15)  (383 287)  (383 287)  LC_7 Logic Functioning bit
 (43 15)  (385 287)  (385 287)  LC_7 Logic Functioning bit
 (45 15)  (387 287)  (387 287)  LC_7 Logic Functioning bit
 (46 15)  (388 287)  (388 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_17

 (22 0)  (418 272)  (418 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (419 272)  (419 272)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g0_3
 (24 0)  (420 272)  (420 272)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g0_3
 (28 0)  (424 272)  (424 272)  routing T_8_17.lc_trk_g2_1 <X> T_8_17.wire_bram/ram/WDATA_15
 (29 0)  (425 272)  (425 272)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_15
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 273)  (417 273)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g0_3
 (36 1)  (432 273)  (432 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_bram/ram/RDATA_15 sp4_h_r_0
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_5 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (28 2)  (424 274)  (424 274)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_bram/ram/WDATA_14
 (29 2)  (425 274)  (425 274)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_14
 (30 2)  (426 274)  (426 274)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_bram/ram/WDATA_14
 (0 3)  (396 275)  (396 275)  routing T_8_17.glb_netwk_5 <X> T_8_17.wire_bram/ram/RCLK
 (30 3)  (426 275)  (426 275)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_bram/ram/WDATA_14
 (40 3)  (436 275)  (436 275)  Enable bit of Mux _out_links/OutMux4_1 => wire_bram/ram/RDATA_14 sp12_v_b_18
 (5 4)  (401 276)  (401 276)  routing T_8_17.sp4_v_t_38 <X> T_8_17.sp4_h_r_3
 (17 4)  (413 276)  (413 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (28 4)  (424 276)  (424 276)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.wire_bram/ram/WDATA_13
 (29 4)  (425 276)  (425 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (18 5)  (414 277)  (414 277)  routing T_8_17.sp4_r_v_b_25 <X> T_8_17.lc_trk_g1_1
 (30 5)  (426 277)  (426 277)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.wire_bram/ram/WDATA_13
 (37 5)  (433 277)  (433 277)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (11 6)  (407 278)  (407 278)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_v_t_40
 (13 6)  (409 278)  (409 278)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_v_t_40
 (27 6)  (423 278)  (423 278)  routing T_8_17.lc_trk_g3_3 <X> T_8_17.wire_bram/ram/WDATA_12
 (28 6)  (424 278)  (424 278)  routing T_8_17.lc_trk_g3_3 <X> T_8_17.wire_bram/ram/WDATA_12
 (29 6)  (425 278)  (425 278)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_3 wire_bram/ram/WDATA_12
 (38 6)  (434 278)  (434 278)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_12 sp4_v_t_27
 (30 7)  (426 279)  (426 279)  routing T_8_17.lc_trk_g3_3 <X> T_8_17.wire_bram/ram/WDATA_12
 (14 8)  (410 280)  (410 280)  routing T_8_17.sp4_v_t_13 <X> T_8_17.lc_trk_g2_0
 (15 8)  (411 280)  (411 280)  routing T_8_17.sp4_h_l_28 <X> T_8_17.lc_trk_g2_1
 (16 8)  (412 280)  (412 280)  routing T_8_17.sp4_h_l_28 <X> T_8_17.lc_trk_g2_1
 (17 8)  (413 280)  (413 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (414 280)  (414 280)  routing T_8_17.sp4_h_l_28 <X> T_8_17.lc_trk_g2_1
 (21 8)  (417 280)  (417 280)  routing T_8_17.sp4_h_r_43 <X> T_8_17.lc_trk_g2_3
 (22 8)  (418 280)  (418 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (419 280)  (419 280)  routing T_8_17.sp4_h_r_43 <X> T_8_17.lc_trk_g2_3
 (24 8)  (420 280)  (420 280)  routing T_8_17.sp4_h_r_43 <X> T_8_17.lc_trk_g2_3
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.wire_bram/ram/WDATA_11
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 280)  (426 280)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.wire_bram/ram/WDATA_11
 (39 8)  (435 280)  (435 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (16 9)  (412 281)  (412 281)  routing T_8_17.sp4_v_t_13 <X> T_8_17.lc_trk_g2_0
 (17 9)  (413 281)  (413 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (18 9)  (414 281)  (414 281)  routing T_8_17.sp4_h_l_28 <X> T_8_17.lc_trk_g2_1
 (21 9)  (417 281)  (417 281)  routing T_8_17.sp4_h_r_43 <X> T_8_17.lc_trk_g2_3
 (25 10)  (421 282)  (421 282)  routing T_8_17.sp4_h_r_46 <X> T_8_17.lc_trk_g2_6
 (27 10)  (423 282)  (423 282)  routing T_8_17.lc_trk_g1_1 <X> T_8_17.wire_bram/ram/WDATA_10
 (29 10)  (425 282)  (425 282)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_1 wire_bram/ram/WDATA_10
 (39 10)  (435 282)  (435 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_10 sp4_v_t_31
 (22 11)  (418 283)  (418 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 283)  (419 283)  routing T_8_17.sp4_h_r_46 <X> T_8_17.lc_trk_g2_6
 (24 11)  (420 283)  (420 283)  routing T_8_17.sp4_h_r_46 <X> T_8_17.lc_trk_g2_6
 (25 11)  (421 283)  (421 283)  routing T_8_17.sp4_h_r_46 <X> T_8_17.lc_trk_g2_6
 (22 12)  (418 284)  (418 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (425 284)  (425 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (21 13)  (417 285)  (417 285)  routing T_8_17.sp4_r_v_b_43 <X> T_8_17.lc_trk_g3_3
 (30 13)  (426 285)  (426 285)  routing T_8_17.lc_trk_g0_3 <X> T_8_17.wire_bram/ram/WDATA_9
 (40 13)  (436 285)  (436 285)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 286)  (413 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (424 286)  (424 286)  routing T_8_17.lc_trk_g2_0 <X> T_8_17.wire_bram/ram/WDATA_8
 (29 14)  (425 286)  (425 286)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_0 wire_bram/ram/WDATA_8
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (14 15)  (410 287)  (410 287)  routing T_8_17.sp4_r_v_b_44 <X> T_8_17.lc_trk_g3_4
 (17 15)  (413 287)  (413 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (414 287)  (414 287)  routing T_8_17.sp4_r_v_b_45 <X> T_8_17.lc_trk_g3_5
 (40 15)  (436 287)  (436 287)  Enable bit of Mux _out_links/OutMux3_7 => wire_bram/ram/RDATA_8 sp12_v_b_14


LogicTile_9_17

 (0 0)  (438 272)  (438 272)  Negative Clock bit

 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp12_h_r_14 <X> T_9_17.lc_trk_g0_6
 (8 6)  (446 278)  (446 278)  routing T_9_17.sp4_h_r_4 <X> T_9_17.sp4_h_l_41
 (25 6)  (463 278)  (463 278)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (22 7)  (460 279)  (460 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 279)  (461 279)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (25 7)  (463 279)  (463 279)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (8 8)  (446 280)  (446 280)  routing T_9_17.sp4_h_l_42 <X> T_9_17.sp4_h_r_7
 (22 8)  (460 280)  (460 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 280)  (461 280)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (24 8)  (462 280)  (462 280)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (15 9)  (453 281)  (453 281)  routing T_9_17.tnr_op_0 <X> T_9_17.lc_trk_g2_0
 (17 9)  (455 281)  (455 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (459 281)  (459 281)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (21 10)  (459 282)  (459 282)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g2_7
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (6 11)  (444 283)  (444 283)  routing T_9_17.sp4_h_r_6 <X> T_9_17.sp4_h_l_43
 (28 12)  (466 284)  (466 284)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (39 12)  (477 284)  (477 284)  LC_6 Logic Functioning bit
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (45 12)  (483 284)  (483 284)  LC_6 Logic Functioning bit
 (28 13)  (466 285)  (466 285)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (40 13)  (478 285)  (478 285)  LC_6 Logic Functioning bit
 (42 13)  (480 285)  (480 285)  LC_6 Logic Functioning bit
 (45 13)  (483 285)  (483 285)  LC_6 Logic Functioning bit
 (0 14)  (438 286)  (438 286)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 286)  (450 286)  routing T_9_17.sp4_h_r_8 <X> T_9_17.sp4_h_l_46
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 286)  (461 286)  routing T_9_17.sp4_v_b_47 <X> T_9_17.lc_trk_g3_7
 (24 14)  (462 286)  (462 286)  routing T_9_17.sp4_v_b_47 <X> T_9_17.lc_trk_g3_7
 (25 14)  (463 286)  (463 286)  routing T_9_17.wire_logic_cluster/lc_6/out <X> T_9_17.lc_trk_g3_6
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 286)  (466 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 286)  (473 286)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (41 14)  (479 286)  (479 286)  LC_7 Logic Functioning bit
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (47 14)  (485 286)  (485 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (489 286)  (489 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (438 287)  (438 287)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (13 15)  (451 287)  (451 287)  routing T_9_17.sp4_h_r_8 <X> T_9_17.sp4_h_l_46
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 287)  (464 287)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 287)  (465 287)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 287)  (468 287)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 287)  (471 287)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (35 15)  (473 287)  (473 287)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (43 15)  (481 287)  (481 287)  LC_7 Logic Functioning bit
 (45 15)  (483 287)  (483 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (0 0)  (492 272)  (492 272)  Negative Clock bit

 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 272)  (532 272)  LC_0 Logic Functioning bit
 (14 1)  (506 273)  (506 273)  routing T_10_17.top_op_0 <X> T_10_17.lc_trk_g0_0
 (15 1)  (507 273)  (507 273)  routing T_10_17.top_op_0 <X> T_10_17.lc_trk_g0_0
 (17 1)  (509 273)  (509 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 273)  (525 273)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_0
 (34 1)  (526 273)  (526 273)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_0
 (48 1)  (540 273)  (540 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (9 2)  (501 274)  (501 274)  routing T_10_17.sp4_v_b_1 <X> T_10_17.sp4_h_l_36
 (21 2)  (513 274)  (513 274)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (25 2)  (517 274)  (517 274)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g0_6
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (47 2)  (539 274)  (539 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp4_r_v_b_28 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (513 275)  (513 275)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 275)  (516 275)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g0_6
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (45 3)  (537 275)  (537 275)  LC_1 Logic Functioning bit
 (48 3)  (540 275)  (540 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (495 276)  (495 276)  routing T_10_17.sp12_v_b_0 <X> T_10_17.sp12_h_r_0
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 276)  (527 276)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_2
 (3 5)  (495 277)  (495 277)  routing T_10_17.sp12_v_b_0 <X> T_10_17.sp12_h_r_0
 (15 5)  (507 277)  (507 277)  routing T_10_17.bot_op_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (519 277)  (519 277)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 277)  (522 277)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (525 277)  (525 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_2
 (35 5)  (527 277)  (527 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_2
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (25 6)  (517 278)  (517 278)  routing T_10_17.bnr_op_6 <X> T_10_17.lc_trk_g1_6
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (40 6)  (532 278)  (532 278)  LC_3 Logic Functioning bit
 (41 6)  (533 278)  (533 278)  LC_3 Logic Functioning bit
 (50 6)  (542 278)  (542 278)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (506 279)  (506 279)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g1_4
 (15 7)  (507 279)  (507 279)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 279)  (517 279)  routing T_10_17.bnr_op_6 <X> T_10_17.lc_trk_g1_6
 (26 7)  (518 279)  (518 279)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (41 7)  (533 279)  (533 279)  LC_3 Logic Functioning bit
 (12 8)  (504 280)  (504 280)  routing T_10_17.sp4_v_t_45 <X> T_10_17.sp4_h_r_8
 (16 8)  (508 280)  (508 280)  routing T_10_17.sp4_v_t_12 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.sp4_v_t_12 <X> T_10_17.lc_trk_g2_1
 (22 8)  (514 280)  (514 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (515 280)  (515 280)  routing T_10_17.sp12_v_b_11 <X> T_10_17.lc_trk_g2_3
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (534 280)  (534 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (50 8)  (542 280)  (542 280)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 281)  (519 281)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (42 9)  (534 281)  (534 281)  LC_4 Logic Functioning bit
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (45 9)  (537 281)  (537 281)  LC_4 Logic Functioning bit
 (5 10)  (497 282)  (497 282)  routing T_10_17.sp4_v_t_37 <X> T_10_17.sp4_h_l_43
 (14 10)  (506 282)  (506 282)  routing T_10_17.rgt_op_4 <X> T_10_17.lc_trk_g2_4
 (15 10)  (507 282)  (507 282)  routing T_10_17.tnr_op_5 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (517 282)  (517 282)  routing T_10_17.sp4_v_b_30 <X> T_10_17.lc_trk_g2_6
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (4 11)  (496 283)  (496 283)  routing T_10_17.sp4_v_t_37 <X> T_10_17.sp4_h_l_43
 (6 11)  (498 283)  (498 283)  routing T_10_17.sp4_v_t_37 <X> T_10_17.sp4_h_l_43
 (15 11)  (507 283)  (507 283)  routing T_10_17.rgt_op_4 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_v_b_30 <X> T_10_17.lc_trk_g2_6
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (40 11)  (532 283)  (532 283)  LC_5 Logic Functioning bit
 (42 11)  (534 283)  (534 283)  LC_5 Logic Functioning bit
 (11 12)  (503 284)  (503 284)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_v_b_11
 (13 12)  (505 284)  (505 284)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_v_b_11
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (516 284)  (516 284)  routing T_10_17.tnr_op_3 <X> T_10_17.lc_trk_g3_3
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (40 12)  (532 284)  (532 284)  LC_6 Logic Functioning bit
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (50 12)  (542 284)  (542 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (507 285)  (507 285)  routing T_10_17.tnr_op_0 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (40 13)  (532 285)  (532 285)  LC_6 Logic Functioning bit
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (46 13)  (538 285)  (538 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 286)  (506 286)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g3_4
 (0 15)  (492 287)  (492 287)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_11_17

 (0 0)  (546 272)  (546 272)  Negative Clock bit

 (8 0)  (554 272)  (554 272)  routing T_11_17.sp4_h_l_36 <X> T_11_17.sp4_h_r_1
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 272)  (581 272)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_0
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.bot_op_2 <X> T_11_17.lc_trk_g0_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (6 2)  (552 274)  (552 274)  routing T_11_17.sp4_h_l_42 <X> T_11_17.sp4_v_t_37
 (13 2)  (559 274)  (559 274)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_39
 (14 2)  (560 274)  (560 274)  routing T_11_17.lft_op_4 <X> T_11_17.lc_trk_g0_4
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (12 3)  (558 275)  (558 275)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_39
 (15 3)  (561 275)  (561 275)  routing T_11_17.lft_op_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.sp4_r_v_b_30 <X> T_11_17.lc_trk_g0_6
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (50 4)  (596 276)  (596 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 277)  (560 277)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g1_0
 (15 5)  (561 277)  (561 277)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (567 277)  (567 277)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp12_h_r_10 <X> T_11_17.lc_trk_g1_2
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (5 6)  (551 278)  (551 278)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_38
 (8 6)  (554 278)  (554 278)  routing T_11_17.sp4_h_r_8 <X> T_11_17.sp4_h_l_41
 (10 6)  (556 278)  (556 278)  routing T_11_17.sp4_h_r_8 <X> T_11_17.sp4_h_l_41
 (15 6)  (561 278)  (561 278)  routing T_11_17.top_op_5 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (6 7)  (552 279)  (552 279)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_38
 (8 7)  (554 279)  (554 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (9 7)  (555 279)  (555 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (14 7)  (560 279)  (560 279)  routing T_11_17.sp4_r_v_b_28 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (564 279)  (564 279)  routing T_11_17.top_op_5 <X> T_11_17.lc_trk_g1_5
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (48 8)  (594 280)  (594 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (596 280)  (596 280)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 281)  (561 281)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (45 9)  (591 281)  (591 281)  LC_4 Logic Functioning bit
 (48 9)  (594 281)  (594 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (549 282)  (549 282)  routing T_11_17.sp12_v_t_22 <X> T_11_17.sp12_h_l_22
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g2_5
 (25 10)  (571 282)  (571 282)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g2_6
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (0 12)  (546 284)  (546 284)  routing T_11_17.glb_netwk_2 <X> T_11_17.glb2local_3
 (1 12)  (547 284)  (547 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (51 12)  (597 284)  (597 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (45 13)  (591 285)  (591 285)  LC_6 Logic Functioning bit
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 286)  (560 286)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g3_4
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (546 287)  (546 287)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (551 287)  (551 287)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_t_44
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp4_r_v_b_47 <X> T_11_17.lc_trk_g3_7


LogicTile_12_17

 (0 0)  (600 272)  (600 272)  Negative Clock bit

 (21 0)  (621 272)  (621 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.input_2_0
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (44 0)  (644 272)  (644 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.input_2_0
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (45 1)  (645 273)  (645 273)  LC_0 Logic Functioning bit
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (44 2)  (644 274)  (644 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (45 3)  (645 275)  (645 275)  LC_1 Logic Functioning bit
 (14 4)  (614 276)  (614 276)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g1_0
 (25 4)  (625 276)  (625 276)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g1_2
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (44 4)  (644 276)  (644 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (45 5)  (645 277)  (645 277)  LC_2 Logic Functioning bit
 (51 5)  (651 277)  (651 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (611 278)  (611 278)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_t_40
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (45 7)  (645 279)  (645 279)  LC_3 Logic Functioning bit
 (14 8)  (614 280)  (614 280)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g2_0
 (14 9)  (614 281)  (614 281)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (14 10)  (614 282)  (614 282)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (8 11)  (608 283)  (608 283)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_42
 (9 11)  (609 283)  (609 283)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_42
 (15 11)  (615 283)  (615 283)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (614 284)  (614 284)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g3_0
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (14 13)  (614 285)  (614 285)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 286)  (614 286)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g3_4
 (0 15)  (600 287)  (600 287)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (15 15)  (615 287)  (615 287)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g3_4
 (16 15)  (616 287)  (616 287)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (19 15)  (619 287)  (619 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_17

 (12 0)  (666 272)  (666 272)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_r_2
 (15 0)  (669 272)  (669 272)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (14 1)  (668 273)  (668 273)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g0_0
 (15 1)  (669 273)  (669 273)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 273)  (672 273)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (47 1)  (701 273)  (701 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_5 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (660 274)  (660 274)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_t_37
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.bnr_op_5 <X> T_13_17.lc_trk_g0_5
 (25 2)  (679 274)  (679 274)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (46 2)  (700 274)  (700 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (707 274)  (707 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (654 275)  (654 275)  routing T_13_17.glb_netwk_5 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (18 3)  (672 275)  (672 275)  routing T_13_17.bnr_op_5 <X> T_13_17.lc_trk_g0_5
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (48 3)  (702 275)  (702 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (707 275)  (707 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (8 6)  (662 278)  (662 278)  routing T_13_17.sp4_v_t_47 <X> T_13_17.sp4_h_l_41
 (9 6)  (663 278)  (663 278)  routing T_13_17.sp4_v_t_47 <X> T_13_17.sp4_h_l_41
 (10 6)  (664 278)  (664 278)  routing T_13_17.sp4_v_t_47 <X> T_13_17.sp4_h_l_41
 (14 6)  (668 278)  (668 278)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g1_4
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g1_7
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 279)  (668 279)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (675 279)  (675 279)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g1_7
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.tnr_op_3 <X> T_13_17.lc_trk_g2_3
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g2_2
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (5 10)  (659 282)  (659 282)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_l_43
 (12 10)  (666 282)  (666 282)  routing T_13_17.sp4_v_t_45 <X> T_13_17.sp4_h_l_45
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (25 10)  (679 282)  (679 282)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g2_6
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (46 10)  (700 282)  (700 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (660 283)  (660 283)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_l_43
 (11 11)  (665 283)  (665 283)  routing T_13_17.sp4_v_t_45 <X> T_13_17.sp4_h_l_45
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (19 11)  (673 283)  (673 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g2_6
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (12 12)  (666 284)  (666 284)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_11
 (15 12)  (669 284)  (669 284)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 284)  (675 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.rgt_op_2 <X> T_13_17.lc_trk_g3_2
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (46 12)  (700 284)  (700 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (11 13)  (665 285)  (665 285)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_11
 (13 13)  (667 285)  (667 285)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_11
 (15 13)  (669 285)  (669 285)  routing T_13_17.sp4_v_t_29 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_v_t_29 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.rgt_op_2 <X> T_13_17.lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 286)  (668 286)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (15 15)  (669 287)  (669 287)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_r_v_b_45 <X> T_13_17.lc_trk_g3_5
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (45 15)  (699 287)  (699 287)  LC_7 Logic Functioning bit
 (48 15)  (702 287)  (702 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (705 287)  (705 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_17

 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g0_3
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 272)  (748 272)  LC_0 Logic Functioning bit
 (42 0)  (750 272)  (750 272)  LC_0 Logic Functioning bit
 (21 1)  (729 273)  (729 273)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g0_3
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_5 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (723 274)  (723 274)  routing T_14_17.bot_op_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (729 274)  (729 274)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 274)  (731 274)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g0_7
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 275)  (708 275)  routing T_14_17.glb_netwk_5 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (16 3)  (724 275)  (724 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (8 4)  (716 276)  (716 276)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_h_r_4
 (10 4)  (718 276)  (718 276)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_h_r_4
 (14 4)  (722 276)  (722 276)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g1_0
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.bot_op_3 <X> T_14_17.lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g1_4
 (15 6)  (723 278)  (723 278)  routing T_14_17.bot_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.input_2_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (21 8)  (729 280)  (729 280)  routing T_14_17.bnl_op_3 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (729 281)  (729 281)  routing T_14_17.bnl_op_3 <X> T_14_17.lc_trk_g2_3
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (45 9)  (753 281)  (753 281)  LC_4 Logic Functioning bit
 (13 10)  (721 282)  (721 282)  routing T_14_17.sp4_h_r_8 <X> T_14_17.sp4_v_t_45
 (14 10)  (722 282)  (722 282)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g2_4
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g2_5
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 282)  (733 282)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (12 11)  (720 283)  (720 283)  routing T_14_17.sp4_h_r_8 <X> T_14_17.sp4_v_t_45
 (14 11)  (722 283)  (722 283)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (45 11)  (753 283)  (753 283)  LC_5 Logic Functioning bit
 (6 12)  (714 284)  (714 284)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_b_9
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g3_1
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_6
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (18 13)  (726 285)  (726 285)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g3_1
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 285)  (741 285)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_6
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (53 13)  (761 285)  (761 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g3_5
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (14 15)  (722 287)  (722 287)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (45 15)  (753 287)  (753 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_5 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (787 274)  (787 274)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_5 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (46 4)  (808 276)  (808 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (14 6)  (776 278)  (776 278)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g1_4
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (3 7)  (765 279)  (765 279)  routing T_15_17.sp12_h_l_23 <X> T_15_17.sp12_v_t_23
 (14 7)  (776 279)  (776 279)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g1_4
 (16 7)  (778 279)  (778 279)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (51 7)  (813 279)  (813 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (783 280)  (783 280)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 280)  (785 280)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g2_3
 (14 10)  (776 282)  (776 282)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (14 11)  (776 283)  (776 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (15 11)  (777 283)  (777 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (4 12)  (766 284)  (766 284)  routing T_15_17.sp4_h_l_38 <X> T_15_17.sp4_v_b_9
 (6 12)  (768 284)  (768 284)  routing T_15_17.sp4_h_l_38 <X> T_15_17.sp4_v_b_9
 (5 13)  (767 285)  (767 285)  routing T_15_17.sp4_h_l_38 <X> T_15_17.sp4_v_b_9


LogicTile_16_17

 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.input_2_0
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (47 1)  (863 273)  (863 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (841 274)  (841 274)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_t_37
 (15 3)  (831 275)  (831 275)  routing T_16_17.sp4_v_t_9 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_v_t_9 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 275)  (839 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 276)  (851 276)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.input_2_2
 (53 4)  (869 276)  (869 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (831 277)  (831 277)  routing T_16_17.sp4_v_t_5 <X> T_16_17.lc_trk_g1_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp4_v_t_5 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g2_1
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (25 10)  (841 282)  (841 282)  routing T_16_17.rgt_op_6 <X> T_16_17.lc_trk_g2_6
 (8 11)  (824 283)  (824 283)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_t_42
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.rgt_op_6 <X> T_16_17.lc_trk_g2_6
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (51 12)  (867 284)  (867 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (5 15)  (821 287)  (821 287)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_t_44


LogicTile_17_17

 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_5 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_5 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 278)  (904 278)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (51 7)  (925 279)  (925 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (877 280)  (877 280)  routing T_17_17.sp12_v_t_22 <X> T_17_17.sp12_v_b_1
 (15 9)  (889 281)  (889 281)  routing T_17_17.sp4_v_t_29 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_v_t_29 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit


LogicTile_18_17

 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_5 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (939 274)  (939 274)  routing T_18_17.sp4_h_l_44 <X> T_18_17.sp4_v_t_39
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_5 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (47 7)  (975 279)  (975 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 284)  (946 284)  routing T_18_17.wire_logic_cluster/lc_1/out <X> T_18_17.lc_trk_g3_1
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 286)  (951 286)  routing T_18_17.sp12_v_b_23 <X> T_18_17.lc_trk_g3_7
 (21 15)  (949 287)  (949 287)  routing T_18_17.sp12_v_b_23 <X> T_18_17.lc_trk_g3_7


LogicTile_27_17

 (3 4)  (1405 276)  (1405 276)  routing T_27_17.sp12_v_b_0 <X> T_27_17.sp12_h_r_0
 (3 5)  (1405 277)  (1405 277)  routing T_27_17.sp12_v_b_0 <X> T_27_17.sp12_h_r_0


LogicTile_32_17

 (3 0)  (1675 272)  (1675 272)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_v_b_0
 (3 1)  (1675 273)  (1675 273)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_v_b_0


IO_Tile_33_17

 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (6 2)  (1732 274)  (1732 274)  routing T_33_17.span12_horz_11 <X> T_33_17.lc_trk_g0_3
 (7 2)  (1733 274)  (1733 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_3 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_1 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_gbuf/in
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (5 6)  (12 262)  (12 262)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (6 6)  (11 262)  (11 262)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 263)  (9 263)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (6 8)  (11 264)  (11 264)  routing T_0_16.span12_horz_17 <X> T_0_16.lc_trk_g1_1
 (7 8)  (10 264)  (10 264)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_17 lc_trk_g1_1
 (8 9)  (9 265)  (9 265)  routing T_0_16.span12_horz_17 <X> T_0_16.lc_trk_g1_1
 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_1_16

 (31 0)  (49 256)  (49 256)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 256)  (50 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 256)  (52 256)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 256)  (54 256)  LC_0 Logic Functioning bit
 (37 0)  (55 256)  (55 256)  LC_0 Logic Functioning bit
 (38 0)  (56 256)  (56 256)  LC_0 Logic Functioning bit
 (39 0)  (57 256)  (57 256)  LC_0 Logic Functioning bit
 (45 0)  (63 256)  (63 256)  LC_0 Logic Functioning bit
 (31 1)  (49 257)  (49 257)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 257)  (54 257)  LC_0 Logic Functioning bit
 (37 1)  (55 257)  (55 257)  LC_0 Logic Functioning bit
 (38 1)  (56 257)  (56 257)  LC_0 Logic Functioning bit
 (39 1)  (57 257)  (57 257)  LC_0 Logic Functioning bit
 (1 2)  (19 258)  (19 258)  routing T_1_16.glb_netwk_5 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (18 259)  (18 259)  routing T_1_16.glb_netwk_5 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (32 6)  (50 262)  (50 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 262)  (51 262)  routing T_1_16.lc_trk_g2_0 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 262)  (54 262)  LC_3 Logic Functioning bit
 (37 6)  (55 262)  (55 262)  LC_3 Logic Functioning bit
 (38 6)  (56 262)  (56 262)  LC_3 Logic Functioning bit
 (39 6)  (57 262)  (57 262)  LC_3 Logic Functioning bit
 (45 6)  (63 262)  (63 262)  LC_3 Logic Functioning bit
 (22 7)  (40 263)  (40 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 263)  (42 263)  routing T_1_16.bot_op_6 <X> T_1_16.lc_trk_g1_6
 (36 7)  (54 263)  (54 263)  LC_3 Logic Functioning bit
 (37 7)  (55 263)  (55 263)  LC_3 Logic Functioning bit
 (38 7)  (56 263)  (56 263)  LC_3 Logic Functioning bit
 (39 7)  (57 263)  (57 263)  LC_3 Logic Functioning bit
 (51 7)  (69 263)  (69 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (32 264)  (32 264)  routing T_1_16.wire_logic_cluster/lc_0/out <X> T_1_16.lc_trk_g2_0
 (8 9)  (26 265)  (26 265)  routing T_1_16.sp4_v_t_41 <X> T_1_16.sp4_v_b_7
 (10 9)  (28 265)  (28 265)  routing T_1_16.sp4_v_t_41 <X> T_1_16.sp4_v_b_7
 (17 9)  (35 265)  (35 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0


LogicTile_2_16

 (22 0)  (94 256)  (94 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 256)  (96 256)  routing T_2_16.top_op_3 <X> T_2_16.lc_trk_g0_3
 (21 1)  (93 257)  (93 257)  routing T_2_16.top_op_3 <X> T_2_16.lc_trk_g0_3
 (1 2)  (73 258)  (73 258)  routing T_2_16.glb_netwk_5 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (2 2)  (74 258)  (74 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (104 258)  (104 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 258)  (105 258)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 258)  (106 258)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 258)  (108 258)  LC_1 Logic Functioning bit
 (37 2)  (109 258)  (109 258)  LC_1 Logic Functioning bit
 (38 2)  (110 258)  (110 258)  LC_1 Logic Functioning bit
 (39 2)  (111 258)  (111 258)  LC_1 Logic Functioning bit
 (45 2)  (117 258)  (117 258)  LC_1 Logic Functioning bit
 (0 3)  (72 259)  (72 259)  routing T_2_16.glb_netwk_5 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (22 3)  (94 259)  (94 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 259)  (96 259)  routing T_2_16.bot_op_6 <X> T_2_16.lc_trk_g0_6
 (31 3)  (103 259)  (103 259)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 259)  (108 259)  LC_1 Logic Functioning bit
 (37 3)  (109 259)  (109 259)  LC_1 Logic Functioning bit
 (38 3)  (110 259)  (110 259)  LC_1 Logic Functioning bit
 (39 3)  (111 259)  (111 259)  LC_1 Logic Functioning bit
 (5 4)  (77 260)  (77 260)  routing T_2_16.sp4_v_t_38 <X> T_2_16.sp4_h_r_3
 (17 4)  (89 260)  (89 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (90 260)  (90 260)  routing T_2_16.wire_logic_cluster/lc_1/out <X> T_2_16.lc_trk_g1_1
 (12 8)  (84 264)  (84 264)  routing T_2_16.sp4_v_t_45 <X> T_2_16.sp4_h_r_8
 (8 10)  (80 266)  (80 266)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_h_l_42
 (8 11)  (80 267)  (80 267)  routing T_2_16.sp4_h_r_1 <X> T_2_16.sp4_v_t_42
 (9 11)  (81 267)  (81 267)  routing T_2_16.sp4_h_r_1 <X> T_2_16.sp4_v_t_42
 (10 11)  (82 267)  (82 267)  routing T_2_16.sp4_h_r_1 <X> T_2_16.sp4_v_t_42
 (15 12)  (87 268)  (87 268)  routing T_2_16.sp4_h_r_41 <X> T_2_16.lc_trk_g3_1
 (16 12)  (88 268)  (88 268)  routing T_2_16.sp4_h_r_41 <X> T_2_16.lc_trk_g3_1
 (17 12)  (89 268)  (89 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (90 268)  (90 268)  routing T_2_16.sp4_h_r_41 <X> T_2_16.lc_trk_g3_1
 (21 12)  (93 268)  (93 268)  routing T_2_16.sp12_v_t_0 <X> T_2_16.lc_trk_g3_3
 (22 12)  (94 268)  (94 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (96 268)  (96 268)  routing T_2_16.sp12_v_t_0 <X> T_2_16.lc_trk_g3_3
 (29 12)  (101 268)  (101 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 268)  (103 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 268)  (104 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 268)  (105 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 268)  (106 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 268)  (107 268)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.input_2_6
 (18 13)  (90 269)  (90 269)  routing T_2_16.sp4_h_r_41 <X> T_2_16.lc_trk_g3_1
 (21 13)  (93 269)  (93 269)  routing T_2_16.sp12_v_t_0 <X> T_2_16.lc_trk_g3_3
 (27 13)  (99 269)  (99 269)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 269)  (100 269)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 269)  (101 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 269)  (102 269)  routing T_2_16.lc_trk_g0_3 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 269)  (103 269)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 269)  (104 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 269)  (107 269)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.input_2_6
 (43 13)  (115 269)  (115 269)  LC_6 Logic Functioning bit
 (53 13)  (125 269)  (125 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (25 14)  (97 270)  (97 270)  routing T_2_16.rgt_op_6 <X> T_2_16.lc_trk_g3_6
 (32 14)  (104 270)  (104 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 270)  (106 270)  routing T_2_16.lc_trk_g1_1 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 270)  (108 270)  LC_7 Logic Functioning bit
 (37 14)  (109 270)  (109 270)  LC_7 Logic Functioning bit
 (38 14)  (110 270)  (110 270)  LC_7 Logic Functioning bit
 (39 14)  (111 270)  (111 270)  LC_7 Logic Functioning bit
 (45 14)  (117 270)  (117 270)  LC_7 Logic Functioning bit
 (22 15)  (94 271)  (94 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (96 271)  (96 271)  routing T_2_16.rgt_op_6 <X> T_2_16.lc_trk_g3_6
 (36 15)  (108 271)  (108 271)  LC_7 Logic Functioning bit
 (37 15)  (109 271)  (109 271)  LC_7 Logic Functioning bit
 (38 15)  (110 271)  (110 271)  LC_7 Logic Functioning bit
 (39 15)  (111 271)  (111 271)  LC_7 Logic Functioning bit


LogicTile_3_16

 (28 0)  (154 256)  (154 256)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 256)  (155 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 256)  (156 256)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 256)  (157 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 256)  (158 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 256)  (159 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 256)  (160 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (166 256)  (166 256)  LC_0 Logic Functioning bit
 (41 0)  (167 256)  (167 256)  LC_0 Logic Functioning bit
 (42 0)  (168 256)  (168 256)  LC_0 Logic Functioning bit
 (45 0)  (171 256)  (171 256)  LC_0 Logic Functioning bit
 (47 0)  (173 256)  (173 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (178 256)  (178 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (130 257)  (130 257)  routing T_3_16.sp4_v_t_42 <X> T_3_16.sp4_h_r_0
 (22 1)  (148 257)  (148 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (154 257)  (154 257)  routing T_3_16.lc_trk_g2_0 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 257)  (155 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 257)  (156 257)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 257)  (157 257)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 257)  (158 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (160 257)  (160 257)  routing T_3_16.lc_trk_g1_1 <X> T_3_16.input_2_0
 (40 1)  (166 257)  (166 257)  LC_0 Logic Functioning bit
 (41 1)  (167 257)  (167 257)  LC_0 Logic Functioning bit
 (42 1)  (168 257)  (168 257)  LC_0 Logic Functioning bit
 (43 1)  (169 257)  (169 257)  LC_0 Logic Functioning bit
 (44 1)  (170 257)  (170 257)  LC_0 Logic Functioning bit
 (45 1)  (171 257)  (171 257)  LC_0 Logic Functioning bit
 (47 1)  (173 257)  (173 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (174 257)  (174 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (127 258)  (127 258)  routing T_3_16.glb_netwk_5 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (2 2)  (128 258)  (128 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (148 258)  (148 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (126 259)  (126 259)  routing T_3_16.glb_netwk_5 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (21 3)  (147 259)  (147 259)  routing T_3_16.sp4_r_v_b_31 <X> T_3_16.lc_trk_g0_7
 (15 4)  (141 260)  (141 260)  routing T_3_16.top_op_1 <X> T_3_16.lc_trk_g1_1
 (17 4)  (143 260)  (143 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (144 261)  (144 261)  routing T_3_16.top_op_1 <X> T_3_16.lc_trk_g1_1
 (8 6)  (134 262)  (134 262)  routing T_3_16.sp4_h_r_8 <X> T_3_16.sp4_h_l_41
 (10 6)  (136 262)  (136 262)  routing T_3_16.sp4_h_r_8 <X> T_3_16.sp4_h_l_41
 (22 6)  (148 262)  (148 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 262)  (149 262)  routing T_3_16.sp4_h_r_7 <X> T_3_16.lc_trk_g1_7
 (24 6)  (150 262)  (150 262)  routing T_3_16.sp4_h_r_7 <X> T_3_16.lc_trk_g1_7
 (21 7)  (147 263)  (147 263)  routing T_3_16.sp4_h_r_7 <X> T_3_16.lc_trk_g1_7
 (14 8)  (140 264)  (140 264)  routing T_3_16.rgt_op_0 <X> T_3_16.lc_trk_g2_0
 (22 8)  (148 264)  (148 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (149 264)  (149 264)  routing T_3_16.sp12_v_b_11 <X> T_3_16.lc_trk_g2_3
 (15 9)  (141 265)  (141 265)  routing T_3_16.rgt_op_0 <X> T_3_16.lc_trk_g2_0
 (17 9)  (143 265)  (143 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (17 10)  (143 266)  (143 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 266)  (144 266)  routing T_3_16.wire_logic_cluster/lc_5/out <X> T_3_16.lc_trk_g2_5
 (21 10)  (147 266)  (147 266)  routing T_3_16.rgt_op_7 <X> T_3_16.lc_trk_g2_7
 (22 10)  (148 266)  (148 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (150 266)  (150 266)  routing T_3_16.rgt_op_7 <X> T_3_16.lc_trk_g2_7
 (29 10)  (155 266)  (155 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 266)  (157 266)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 266)  (158 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 266)  (160 266)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 266)  (163 266)  LC_5 Logic Functioning bit
 (39 10)  (165 266)  (165 266)  LC_5 Logic Functioning bit
 (40 10)  (166 266)  (166 266)  LC_5 Logic Functioning bit
 (42 10)  (168 266)  (168 266)  LC_5 Logic Functioning bit
 (45 10)  (171 266)  (171 266)  LC_5 Logic Functioning bit
 (26 11)  (152 267)  (152 267)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 267)  (153 267)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 267)  (154 267)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 267)  (155 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 267)  (156 267)  routing T_3_16.lc_trk_g0_2 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 267)  (157 267)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 267)  (158 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (159 267)  (159 267)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.input_2_5
 (35 11)  (161 267)  (161 267)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.input_2_5
 (37 11)  (163 267)  (163 267)  LC_5 Logic Functioning bit
 (40 11)  (166 267)  (166 267)  LC_5 Logic Functioning bit
 (42 11)  (168 267)  (168 267)  LC_5 Logic Functioning bit
 (45 11)  (171 267)  (171 267)  LC_5 Logic Functioning bit
 (51 11)  (177 267)  (177 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (155 268)  (155 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 268)  (156 268)  routing T_3_16.lc_trk_g0_7 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 268)  (157 268)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 268)  (158 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 268)  (159 268)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (163 268)  (163 268)  LC_6 Logic Functioning bit
 (39 12)  (165 268)  (165 268)  LC_6 Logic Functioning bit
 (40 12)  (166 268)  (166 268)  LC_6 Logic Functioning bit
 (41 12)  (167 268)  (167 268)  LC_6 Logic Functioning bit
 (42 12)  (168 268)  (168 268)  LC_6 Logic Functioning bit
 (43 12)  (169 268)  (169 268)  LC_6 Logic Functioning bit
 (13 13)  (139 269)  (139 269)  routing T_3_16.sp4_v_t_43 <X> T_3_16.sp4_h_r_11
 (22 13)  (148 269)  (148 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (150 269)  (150 269)  routing T_3_16.tnr_op_2 <X> T_3_16.lc_trk_g3_2
 (30 13)  (156 269)  (156 269)  routing T_3_16.lc_trk_g0_7 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (163 269)  (163 269)  LC_6 Logic Functioning bit
 (39 13)  (165 269)  (165 269)  LC_6 Logic Functioning bit
 (40 13)  (166 269)  (166 269)  LC_6 Logic Functioning bit
 (41 13)  (167 269)  (167 269)  LC_6 Logic Functioning bit
 (42 13)  (168 269)  (168 269)  LC_6 Logic Functioning bit
 (43 13)  (169 269)  (169 269)  LC_6 Logic Functioning bit
 (46 13)  (172 269)  (172 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (126 270)  (126 270)  routing T_3_16.glb_netwk_6 <X> T_3_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 270)  (127 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (132 270)  (132 270)  routing T_3_16.sp4_h_l_41 <X> T_3_16.sp4_v_t_44
 (25 14)  (151 270)  (151 270)  routing T_3_16.rgt_op_6 <X> T_3_16.lc_trk_g3_6
 (0 15)  (126 271)  (126 271)  routing T_3_16.glb_netwk_6 <X> T_3_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (148 271)  (148 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (150 271)  (150 271)  routing T_3_16.rgt_op_6 <X> T_3_16.lc_trk_g3_6


LogicTile_4_16

 (14 0)  (194 256)  (194 256)  routing T_4_16.lft_op_0 <X> T_4_16.lc_trk_g0_0
 (27 0)  (207 256)  (207 256)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 256)  (209 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 256)  (210 256)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 256)  (212 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 256)  (213 256)  routing T_4_16.lc_trk_g2_1 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 256)  (215 256)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.input_2_0
 (39 0)  (219 256)  (219 256)  LC_0 Logic Functioning bit
 (40 0)  (220 256)  (220 256)  LC_0 Logic Functioning bit
 (15 1)  (195 257)  (195 257)  routing T_4_16.lft_op_0 <X> T_4_16.lc_trk_g0_0
 (17 1)  (197 257)  (197 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (209 257)  (209 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 257)  (210 257)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 257)  (212 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (213 257)  (213 257)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.input_2_0
 (34 1)  (214 257)  (214 257)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.input_2_0
 (39 1)  (219 257)  (219 257)  LC_0 Logic Functioning bit
 (14 2)  (194 258)  (194 258)  routing T_4_16.sp4_h_l_1 <X> T_4_16.lc_trk_g0_4
 (15 3)  (195 259)  (195 259)  routing T_4_16.sp4_h_l_1 <X> T_4_16.lc_trk_g0_4
 (16 3)  (196 259)  (196 259)  routing T_4_16.sp4_h_l_1 <X> T_4_16.lc_trk_g0_4
 (17 3)  (197 259)  (197 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (9 4)  (189 260)  (189 260)  routing T_4_16.sp4_v_t_41 <X> T_4_16.sp4_h_r_4
 (14 5)  (194 261)  (194 261)  routing T_4_16.top_op_0 <X> T_4_16.lc_trk_g1_0
 (15 5)  (195 261)  (195 261)  routing T_4_16.top_op_0 <X> T_4_16.lc_trk_g1_0
 (17 5)  (197 261)  (197 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (4 6)  (184 262)  (184 262)  routing T_4_16.sp4_h_r_3 <X> T_4_16.sp4_v_t_38
 (15 6)  (195 262)  (195 262)  routing T_4_16.sp4_h_r_5 <X> T_4_16.lc_trk_g1_5
 (16 6)  (196 262)  (196 262)  routing T_4_16.sp4_h_r_5 <X> T_4_16.lc_trk_g1_5
 (17 6)  (197 262)  (197 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (205 262)  (205 262)  routing T_4_16.sp4_h_l_11 <X> T_4_16.lc_trk_g1_6
 (5 7)  (185 263)  (185 263)  routing T_4_16.sp4_h_r_3 <X> T_4_16.sp4_v_t_38
 (14 7)  (194 263)  (194 263)  routing T_4_16.top_op_4 <X> T_4_16.lc_trk_g1_4
 (15 7)  (195 263)  (195 263)  routing T_4_16.top_op_4 <X> T_4_16.lc_trk_g1_4
 (17 7)  (197 263)  (197 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (198 263)  (198 263)  routing T_4_16.sp4_h_r_5 <X> T_4_16.lc_trk_g1_5
 (22 7)  (202 263)  (202 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (203 263)  (203 263)  routing T_4_16.sp4_h_l_11 <X> T_4_16.lc_trk_g1_6
 (24 7)  (204 263)  (204 263)  routing T_4_16.sp4_h_l_11 <X> T_4_16.lc_trk_g1_6
 (25 7)  (205 263)  (205 263)  routing T_4_16.sp4_h_l_11 <X> T_4_16.lc_trk_g1_6
 (15 8)  (195 264)  (195 264)  routing T_4_16.tnr_op_1 <X> T_4_16.lc_trk_g2_1
 (17 8)  (197 264)  (197 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (3 10)  (183 266)  (183 266)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_h_l_22
 (22 10)  (202 266)  (202 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (203 266)  (203 266)  routing T_4_16.sp4_v_b_47 <X> T_4_16.lc_trk_g2_7
 (24 10)  (204 266)  (204 266)  routing T_4_16.sp4_v_b_47 <X> T_4_16.lc_trk_g2_7
 (26 10)  (206 266)  (206 266)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 266)  (207 266)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 266)  (209 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 266)  (210 266)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 266)  (211 266)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 266)  (212 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 266)  (213 266)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 266)  (214 266)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 266)  (215 266)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.input_2_5
 (42 10)  (222 266)  (222 266)  LC_5 Logic Functioning bit
 (3 11)  (183 267)  (183 267)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_h_l_22
 (14 11)  (194 267)  (194 267)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g2_4
 (15 11)  (195 267)  (195 267)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g2_4
 (16 11)  (196 267)  (196 267)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g2_4
 (17 11)  (197 267)  (197 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (206 267)  (206 267)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 267)  (208 267)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 267)  (209 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 267)  (211 267)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 267)  (212 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (213 267)  (213 267)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.input_2_5
 (34 11)  (214 267)  (214 267)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.input_2_5
 (35 11)  (215 267)  (215 267)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.input_2_5
 (5 12)  (185 268)  (185 268)  routing T_4_16.sp4_v_b_9 <X> T_4_16.sp4_h_r_9
 (27 12)  (207 268)  (207 268)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 268)  (208 268)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 268)  (209 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 268)  (210 268)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (36 12)  (216 268)  (216 268)  LC_6 Logic Functioning bit
 (37 12)  (217 268)  (217 268)  LC_6 Logic Functioning bit
 (39 12)  (219 268)  (219 268)  LC_6 Logic Functioning bit
 (40 12)  (220 268)  (220 268)  LC_6 Logic Functioning bit
 (42 12)  (222 268)  (222 268)  LC_6 Logic Functioning bit
 (43 12)  (223 268)  (223 268)  LC_6 Logic Functioning bit
 (50 12)  (230 268)  (230 268)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (186 269)  (186 269)  routing T_4_16.sp4_v_b_9 <X> T_4_16.sp4_h_r_9
 (29 13)  (209 269)  (209 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (216 269)  (216 269)  LC_6 Logic Functioning bit
 (37 13)  (217 269)  (217 269)  LC_6 Logic Functioning bit
 (42 13)  (222 269)  (222 269)  LC_6 Logic Functioning bit
 (43 13)  (223 269)  (223 269)  LC_6 Logic Functioning bit
 (11 14)  (191 270)  (191 270)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_v_t_46
 (13 14)  (193 270)  (193 270)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_v_t_46
 (15 14)  (195 270)  (195 270)  routing T_4_16.sp4_v_t_32 <X> T_4_16.lc_trk_g3_5
 (16 14)  (196 270)  (196 270)  routing T_4_16.sp4_v_t_32 <X> T_4_16.lc_trk_g3_5
 (17 14)  (197 270)  (197 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (202 270)  (202 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (203 270)  (203 270)  routing T_4_16.sp12_v_b_23 <X> T_4_16.lc_trk_g3_7
 (29 14)  (209 270)  (209 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 270)  (210 270)  routing T_4_16.lc_trk_g0_4 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 270)  (211 270)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 270)  (212 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 270)  (213 270)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 270)  (215 270)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.input_2_7
 (36 14)  (216 270)  (216 270)  LC_7 Logic Functioning bit
 (12 15)  (192 271)  (192 271)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_v_t_46
 (14 15)  (194 271)  (194 271)  routing T_4_16.sp4_r_v_b_44 <X> T_4_16.lc_trk_g3_4
 (17 15)  (197 271)  (197 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (201 271)  (201 271)  routing T_4_16.sp12_v_b_23 <X> T_4_16.lc_trk_g3_7
 (22 15)  (202 271)  (202 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (203 271)  (203 271)  routing T_4_16.sp4_v_b_46 <X> T_4_16.lc_trk_g3_6
 (24 15)  (204 271)  (204 271)  routing T_4_16.sp4_v_b_46 <X> T_4_16.lc_trk_g3_6
 (27 15)  (207 271)  (207 271)  routing T_4_16.lc_trk_g1_0 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 271)  (209 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 271)  (212 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (214 271)  (214 271)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.input_2_7


LogicTile_5_16

 (5 0)  (239 256)  (239 256)  routing T_5_16.sp4_v_t_37 <X> T_5_16.sp4_h_r_0
 (31 0)  (265 256)  (265 256)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 256)  (266 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (270 256)  (270 256)  LC_0 Logic Functioning bit
 (37 0)  (271 256)  (271 256)  LC_0 Logic Functioning bit
 (38 0)  (272 256)  (272 256)  LC_0 Logic Functioning bit
 (39 0)  (273 256)  (273 256)  LC_0 Logic Functioning bit
 (45 0)  (279 256)  (279 256)  LC_0 Logic Functioning bit
 (46 0)  (280 256)  (280 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (286 256)  (286 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (265 257)  (265 257)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 257)  (270 257)  LC_0 Logic Functioning bit
 (37 1)  (271 257)  (271 257)  LC_0 Logic Functioning bit
 (38 1)  (272 257)  (272 257)  LC_0 Logic Functioning bit
 (39 1)  (273 257)  (273 257)  LC_0 Logic Functioning bit
 (47 1)  (281 257)  (281 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (235 258)  (235 258)  routing T_5_16.glb_netwk_5 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (236 258)  (236 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (248 258)  (248 258)  routing T_5_16.sp4_v_t_1 <X> T_5_16.lc_trk_g0_4
 (21 2)  (255 258)  (255 258)  routing T_5_16.sp4_h_l_2 <X> T_5_16.lc_trk_g0_7
 (22 2)  (256 258)  (256 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (257 258)  (257 258)  routing T_5_16.sp4_h_l_2 <X> T_5_16.lc_trk_g0_7
 (24 2)  (258 258)  (258 258)  routing T_5_16.sp4_h_l_2 <X> T_5_16.lc_trk_g0_7
 (0 3)  (234 259)  (234 259)  routing T_5_16.glb_netwk_5 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (14 3)  (248 259)  (248 259)  routing T_5_16.sp4_v_t_1 <X> T_5_16.lc_trk_g0_4
 (16 3)  (250 259)  (250 259)  routing T_5_16.sp4_v_t_1 <X> T_5_16.lc_trk_g0_4
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 5)  (248 261)  (248 261)  routing T_5_16.top_op_0 <X> T_5_16.lc_trk_g1_0
 (15 5)  (249 261)  (249 261)  routing T_5_16.top_op_0 <X> T_5_16.lc_trk_g1_0
 (17 5)  (251 261)  (251 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (6 6)  (240 262)  (240 262)  routing T_5_16.sp4_h_l_47 <X> T_5_16.sp4_v_t_38
 (15 6)  (249 262)  (249 262)  routing T_5_16.top_op_5 <X> T_5_16.lc_trk_g1_5
 (17 6)  (251 262)  (251 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (252 263)  (252 263)  routing T_5_16.top_op_5 <X> T_5_16.lc_trk_g1_5
 (22 7)  (256 263)  (256 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (257 263)  (257 263)  routing T_5_16.sp4_h_r_6 <X> T_5_16.lc_trk_g1_6
 (24 7)  (258 263)  (258 263)  routing T_5_16.sp4_h_r_6 <X> T_5_16.lc_trk_g1_6
 (25 7)  (259 263)  (259 263)  routing T_5_16.sp4_h_r_6 <X> T_5_16.lc_trk_g1_6
 (5 8)  (239 264)  (239 264)  routing T_5_16.sp4_v_t_43 <X> T_5_16.sp4_h_r_6
 (10 8)  (244 264)  (244 264)  routing T_5_16.sp4_v_t_39 <X> T_5_16.sp4_h_r_7
 (27 8)  (261 264)  (261 264)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 264)  (263 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 264)  (264 264)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 264)  (265 264)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 264)  (266 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 264)  (267 264)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 264)  (274 264)  LC_4 Logic Functioning bit
 (42 8)  (276 264)  (276 264)  LC_4 Logic Functioning bit
 (16 9)  (250 265)  (250 265)  routing T_5_16.sp12_v_b_8 <X> T_5_16.lc_trk_g2_0
 (17 9)  (251 265)  (251 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (30 9)  (264 265)  (264 265)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (40 9)  (274 265)  (274 265)  LC_4 Logic Functioning bit
 (42 9)  (276 265)  (276 265)  LC_4 Logic Functioning bit
 (52 9)  (286 265)  (286 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (249 266)  (249 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (16 10)  (250 266)  (250 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (17 10)  (251 266)  (251 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (252 266)  (252 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (29 10)  (263 266)  (263 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 266)  (264 266)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 266)  (265 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 266)  (266 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 266)  (267 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 266)  (268 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (50 10)  (284 266)  (284 266)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (246 267)  (246 267)  routing T_5_16.sp4_h_l_45 <X> T_5_16.sp4_v_t_45
 (18 11)  (252 267)  (252 267)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (22 11)  (256 267)  (256 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (258 267)  (258 267)  routing T_5_16.tnr_op_6 <X> T_5_16.lc_trk_g2_6
 (27 11)  (261 267)  (261 267)  routing T_5_16.lc_trk_g1_0 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 267)  (263 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (42 11)  (276 267)  (276 267)  LC_5 Logic Functioning bit
 (27 12)  (261 268)  (261 268)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 268)  (262 268)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 268)  (263 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 268)  (264 268)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 268)  (265 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 268)  (266 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 268)  (267 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 268)  (268 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 268)  (270 268)  LC_6 Logic Functioning bit
 (37 12)  (271 268)  (271 268)  LC_6 Logic Functioning bit
 (38 12)  (272 268)  (272 268)  LC_6 Logic Functioning bit
 (39 12)  (273 268)  (273 268)  LC_6 Logic Functioning bit
 (40 12)  (274 268)  (274 268)  LC_6 Logic Functioning bit
 (42 12)  (276 268)  (276 268)  LC_6 Logic Functioning bit
 (43 12)  (277 268)  (277 268)  LC_6 Logic Functioning bit
 (50 12)  (284 268)  (284 268)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (249 269)  (249 269)  routing T_5_16.tnr_op_0 <X> T_5_16.lc_trk_g3_0
 (17 13)  (251 269)  (251 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (28 13)  (262 269)  (262 269)  routing T_5_16.lc_trk_g2_0 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 269)  (263 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 269)  (265 269)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 269)  (270 269)  LC_6 Logic Functioning bit
 (37 13)  (271 269)  (271 269)  LC_6 Logic Functioning bit
 (38 13)  (272 269)  (272 269)  LC_6 Logic Functioning bit
 (39 13)  (273 269)  (273 269)  LC_6 Logic Functioning bit
 (40 13)  (274 269)  (274 269)  LC_6 Logic Functioning bit
 (42 13)  (276 269)  (276 269)  LC_6 Logic Functioning bit
 (8 14)  (242 270)  (242 270)  routing T_5_16.sp4_h_r_2 <X> T_5_16.sp4_h_l_47
 (10 14)  (244 270)  (244 270)  routing T_5_16.sp4_h_r_2 <X> T_5_16.sp4_h_l_47
 (17 14)  (251 270)  (251 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (259 270)  (259 270)  routing T_5_16.sp4_h_r_38 <X> T_5_16.lc_trk_g3_6
 (27 14)  (261 270)  (261 270)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 270)  (263 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 270)  (264 270)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 270)  (265 270)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 270)  (266 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 270)  (267 270)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 270)  (274 270)  LC_7 Logic Functioning bit
 (46 14)  (280 270)  (280 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (284 270)  (284 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (248 271)  (248 271)  routing T_5_16.sp12_v_b_20 <X> T_5_16.lc_trk_g3_4
 (16 15)  (250 271)  (250 271)  routing T_5_16.sp12_v_b_20 <X> T_5_16.lc_trk_g3_4
 (17 15)  (251 271)  (251 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (256 271)  (256 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (257 271)  (257 271)  routing T_5_16.sp4_h_r_38 <X> T_5_16.lc_trk_g3_6
 (24 15)  (258 271)  (258 271)  routing T_5_16.sp4_h_r_38 <X> T_5_16.lc_trk_g3_6
 (27 15)  (261 271)  (261 271)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 271)  (262 271)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 271)  (263 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 271)  (265 271)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (46 15)  (280 271)  (280 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (287 271)  (287 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_16

 (22 1)  (310 257)  (310 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 257)  (311 257)  routing T_6_16.sp4_v_b_18 <X> T_6_16.lc_trk_g0_2
 (24 1)  (312 257)  (312 257)  routing T_6_16.sp4_v_b_18 <X> T_6_16.lc_trk_g0_2
 (27 2)  (315 258)  (315 258)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 258)  (317 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 258)  (319 258)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 258)  (320 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 258)  (321 258)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 258)  (323 258)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.input_2_1
 (36 2)  (324 258)  (324 258)  LC_1 Logic Functioning bit
 (37 2)  (325 258)  (325 258)  LC_1 Logic Functioning bit
 (26 3)  (314 259)  (314 259)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 259)  (315 259)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 259)  (317 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 259)  (318 259)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 259)  (320 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (321 259)  (321 259)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.input_2_1
 (36 3)  (324 259)  (324 259)  LC_1 Logic Functioning bit
 (37 3)  (325 259)  (325 259)  LC_1 Logic Functioning bit
 (39 3)  (327 259)  (327 259)  LC_1 Logic Functioning bit
 (40 3)  (328 259)  (328 259)  LC_1 Logic Functioning bit
 (42 3)  (330 259)  (330 259)  LC_1 Logic Functioning bit
 (22 4)  (310 260)  (310 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (312 260)  (312 260)  routing T_6_16.top_op_3 <X> T_6_16.lc_trk_g1_3
 (27 4)  (315 260)  (315 260)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 260)  (316 260)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 260)  (317 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 260)  (319 260)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 260)  (320 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 260)  (321 260)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (328 260)  (328 260)  LC_2 Logic Functioning bit
 (21 5)  (309 261)  (309 261)  routing T_6_16.top_op_3 <X> T_6_16.lc_trk_g1_3
 (22 5)  (310 261)  (310 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (312 261)  (312 261)  routing T_6_16.top_op_2 <X> T_6_16.lc_trk_g1_2
 (25 5)  (313 261)  (313 261)  routing T_6_16.top_op_2 <X> T_6_16.lc_trk_g1_2
 (26 5)  (314 261)  (314 261)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 261)  (315 261)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 261)  (316 261)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 261)  (317 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 261)  (318 261)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 261)  (319 261)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 261)  (320 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (323 261)  (323 261)  routing T_6_16.lc_trk_g0_2 <X> T_6_16.input_2_2
 (47 5)  (335 261)  (335 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (336 261)  (336 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (296 262)  (296 262)  routing T_6_16.sp4_v_t_41 <X> T_6_16.sp4_h_l_41
 (9 6)  (297 262)  (297 262)  routing T_6_16.sp4_v_t_41 <X> T_6_16.sp4_h_l_41
 (11 6)  (299 262)  (299 262)  routing T_6_16.sp4_v_b_9 <X> T_6_16.sp4_v_t_40
 (13 6)  (301 262)  (301 262)  routing T_6_16.sp4_v_b_9 <X> T_6_16.sp4_v_t_40
 (21 6)  (309 262)  (309 262)  routing T_6_16.sp4_h_l_10 <X> T_6_16.lc_trk_g1_7
 (22 6)  (310 262)  (310 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (311 262)  (311 262)  routing T_6_16.sp4_h_l_10 <X> T_6_16.lc_trk_g1_7
 (24 6)  (312 262)  (312 262)  routing T_6_16.sp4_h_l_10 <X> T_6_16.lc_trk_g1_7
 (21 7)  (309 263)  (309 263)  routing T_6_16.sp4_h_l_10 <X> T_6_16.lc_trk_g1_7
 (8 10)  (296 266)  (296 266)  routing T_6_16.sp4_h_r_7 <X> T_6_16.sp4_h_l_42
 (15 10)  (303 266)  (303 266)  routing T_6_16.sp4_h_l_24 <X> T_6_16.lc_trk_g2_5
 (16 10)  (304 266)  (304 266)  routing T_6_16.sp4_h_l_24 <X> T_6_16.lc_trk_g2_5
 (17 10)  (305 266)  (305 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (306 266)  (306 266)  routing T_6_16.sp4_h_l_24 <X> T_6_16.lc_trk_g2_5
 (22 10)  (310 266)  (310 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (312 266)  (312 266)  routing T_6_16.tnr_op_7 <X> T_6_16.lc_trk_g2_7
 (26 10)  (314 266)  (314 266)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 266)  (315 266)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 266)  (317 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 266)  (318 266)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 266)  (319 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 266)  (320 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 266)  (321 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 266)  (322 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 266)  (324 266)  LC_5 Logic Functioning bit
 (37 10)  (325 266)  (325 266)  LC_5 Logic Functioning bit
 (38 10)  (326 266)  (326 266)  LC_5 Logic Functioning bit
 (39 10)  (327 266)  (327 266)  LC_5 Logic Functioning bit
 (40 10)  (328 266)  (328 266)  LC_5 Logic Functioning bit
 (41 10)  (329 266)  (329 266)  LC_5 Logic Functioning bit
 (42 10)  (330 266)  (330 266)  LC_5 Logic Functioning bit
 (43 10)  (331 266)  (331 266)  LC_5 Logic Functioning bit
 (17 11)  (305 267)  (305 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (315 267)  (315 267)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 267)  (316 267)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 267)  (317 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 267)  (318 267)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 267)  (319 267)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 267)  (324 267)  LC_5 Logic Functioning bit
 (38 11)  (326 267)  (326 267)  LC_5 Logic Functioning bit
 (40 11)  (328 267)  (328 267)  LC_5 Logic Functioning bit
 (41 11)  (329 267)  (329 267)  LC_5 Logic Functioning bit
 (42 11)  (330 267)  (330 267)  LC_5 Logic Functioning bit
 (43 11)  (331 267)  (331 267)  LC_5 Logic Functioning bit
 (47 11)  (335 267)  (335 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (309 268)  (309 268)  routing T_6_16.sp4_v_t_14 <X> T_6_16.lc_trk_g3_3
 (22 12)  (310 268)  (310 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (311 268)  (311 268)  routing T_6_16.sp4_v_t_14 <X> T_6_16.lc_trk_g3_3
 (22 13)  (310 269)  (310 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (311 269)  (311 269)  routing T_6_16.sp12_v_b_18 <X> T_6_16.lc_trk_g3_2
 (25 13)  (313 269)  (313 269)  routing T_6_16.sp12_v_b_18 <X> T_6_16.lc_trk_g3_2
 (3 14)  (291 270)  (291 270)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_v_t_22
 (4 14)  (292 270)  (292 270)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_t_44
 (6 14)  (294 270)  (294 270)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_t_44
 (21 14)  (309 270)  (309 270)  routing T_6_16.sp4_v_t_26 <X> T_6_16.lc_trk_g3_7
 (22 14)  (310 270)  (310 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 270)  (311 270)  routing T_6_16.sp4_v_t_26 <X> T_6_16.lc_trk_g3_7
 (3 15)  (291 271)  (291 271)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_v_t_22
 (5 15)  (293 271)  (293 271)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_t_44
 (14 15)  (302 271)  (302 271)  routing T_6_16.sp4_h_l_17 <X> T_6_16.lc_trk_g3_4
 (15 15)  (303 271)  (303 271)  routing T_6_16.sp4_h_l_17 <X> T_6_16.lc_trk_g3_4
 (16 15)  (304 271)  (304 271)  routing T_6_16.sp4_h_l_17 <X> T_6_16.lc_trk_g3_4
 (17 15)  (305 271)  (305 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (309 271)  (309 271)  routing T_6_16.sp4_v_t_26 <X> T_6_16.lc_trk_g3_7


LogicTile_7_16

 (1 2)  (343 258)  (343 258)  routing T_7_16.glb_netwk_5 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (356 258)  (356 258)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (26 2)  (368 258)  (368 258)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (373 258)  (373 258)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 258)  (375 258)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 258)  (376 258)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 258)  (378 258)  LC_1 Logic Functioning bit
 (38 2)  (380 258)  (380 258)  LC_1 Logic Functioning bit
 (40 2)  (382 258)  (382 258)  LC_1 Logic Functioning bit
 (41 2)  (383 258)  (383 258)  LC_1 Logic Functioning bit
 (42 2)  (384 258)  (384 258)  LC_1 Logic Functioning bit
 (43 2)  (385 258)  (385 258)  LC_1 Logic Functioning bit
 (46 2)  (388 258)  (388 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 259)  (342 259)  routing T_7_16.glb_netwk_5 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (15 3)  (357 259)  (357 259)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (16 3)  (358 259)  (358 259)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (369 259)  (369 259)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 259)  (371 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 259)  (373 259)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 259)  (379 259)  LC_1 Logic Functioning bit
 (39 3)  (381 259)  (381 259)  LC_1 Logic Functioning bit
 (40 3)  (382 259)  (382 259)  LC_1 Logic Functioning bit
 (41 3)  (383 259)  (383 259)  LC_1 Logic Functioning bit
 (42 3)  (384 259)  (384 259)  LC_1 Logic Functioning bit
 (43 3)  (385 259)  (385 259)  LC_1 Logic Functioning bit
 (22 6)  (364 262)  (364 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (366 262)  (366 262)  routing T_7_16.top_op_7 <X> T_7_16.lc_trk_g1_7
 (14 7)  (356 263)  (356 263)  routing T_7_16.sp12_h_r_20 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp12_h_r_20 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (363 263)  (363 263)  routing T_7_16.top_op_7 <X> T_7_16.lc_trk_g1_7
 (8 8)  (350 264)  (350 264)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_h_r_7
 (10 8)  (352 264)  (352 264)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_h_r_7
 (14 8)  (356 264)  (356 264)  routing T_7_16.sp4_h_r_40 <X> T_7_16.lc_trk_g2_0
 (31 8)  (373 264)  (373 264)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 264)  (375 264)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 264)  (376 264)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (37 8)  (379 264)  (379 264)  LC_4 Logic Functioning bit
 (38 8)  (380 264)  (380 264)  LC_4 Logic Functioning bit
 (39 8)  (381 264)  (381 264)  LC_4 Logic Functioning bit
 (45 8)  (387 264)  (387 264)  LC_4 Logic Functioning bit
 (14 9)  (356 265)  (356 265)  routing T_7_16.sp4_h_r_40 <X> T_7_16.lc_trk_g2_0
 (15 9)  (357 265)  (357 265)  routing T_7_16.sp4_h_r_40 <X> T_7_16.lc_trk_g2_0
 (16 9)  (358 265)  (358 265)  routing T_7_16.sp4_h_r_40 <X> T_7_16.lc_trk_g2_0
 (17 9)  (359 265)  (359 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (31 9)  (373 265)  (373 265)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 265)  (378 265)  LC_4 Logic Functioning bit
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (38 9)  (380 265)  (380 265)  LC_4 Logic Functioning bit
 (39 9)  (381 265)  (381 265)  LC_4 Logic Functioning bit
 (52 9)  (394 265)  (394 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (363 266)  (363 266)  routing T_7_16.wire_logic_cluster/lc_7/out <X> T_7_16.lc_trk_g2_7
 (22 10)  (364 266)  (364 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (368 266)  (368 266)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g2_0 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 266)  (373 266)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 266)  (376 266)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (39 10)  (381 266)  (381 266)  LC_5 Logic Functioning bit
 (47 10)  (389 266)  (389 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (368 267)  (368 267)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 267)  (370 267)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 267)  (373 267)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (31 12)  (373 268)  (373 268)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 268)  (376 268)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (37 12)  (379 268)  (379 268)  LC_6 Logic Functioning bit
 (38 12)  (380 268)  (380 268)  LC_6 Logic Functioning bit
 (39 12)  (381 268)  (381 268)  LC_6 Logic Functioning bit
 (45 12)  (387 268)  (387 268)  LC_6 Logic Functioning bit
 (11 13)  (353 269)  (353 269)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_h_r_11
 (36 13)  (378 269)  (378 269)  LC_6 Logic Functioning bit
 (37 13)  (379 269)  (379 269)  LC_6 Logic Functioning bit
 (38 13)  (380 269)  (380 269)  LC_6 Logic Functioning bit
 (39 13)  (381 269)  (381 269)  LC_6 Logic Functioning bit
 (11 14)  (353 270)  (353 270)  routing T_7_16.sp4_h_l_43 <X> T_7_16.sp4_v_t_46
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 270)  (365 270)  routing T_7_16.sp4_v_b_47 <X> T_7_16.lc_trk_g3_7
 (24 14)  (366 270)  (366 270)  routing T_7_16.sp4_v_b_47 <X> T_7_16.lc_trk_g3_7
 (25 14)  (367 270)  (367 270)  routing T_7_16.wire_logic_cluster/lc_6/out <X> T_7_16.lc_trk_g3_6
 (31 14)  (373 270)  (373 270)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 270)  (378 270)  LC_7 Logic Functioning bit
 (37 14)  (379 270)  (379 270)  LC_7 Logic Functioning bit
 (38 14)  (380 270)  (380 270)  LC_7 Logic Functioning bit
 (39 14)  (381 270)  (381 270)  LC_7 Logic Functioning bit
 (45 14)  (387 270)  (387 270)  LC_7 Logic Functioning bit
 (22 15)  (364 271)  (364 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (378 271)  (378 271)  LC_7 Logic Functioning bit
 (37 15)  (379 271)  (379 271)  LC_7 Logic Functioning bit
 (38 15)  (380 271)  (380 271)  LC_7 Logic Functioning bit
 (39 15)  (381 271)  (381 271)  LC_7 Logic Functioning bit
 (46 15)  (388 271)  (388 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (393 271)  (393 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_16

 (5 0)  (401 256)  (401 256)  routing T_8_16.sp4_h_l_44 <X> T_8_16.sp4_h_r_0
 (4 1)  (400 257)  (400 257)  routing T_8_16.sp4_h_l_44 <X> T_8_16.sp4_h_r_0
 (13 3)  (409 259)  (409 259)  routing T_8_16.sp4_v_b_9 <X> T_8_16.sp4_h_l_39
 (11 5)  (407 261)  (407 261)  routing T_8_16.sp4_h_l_44 <X> T_8_16.sp4_h_r_5
 (13 5)  (409 261)  (409 261)  routing T_8_16.sp4_h_l_44 <X> T_8_16.sp4_h_r_5
 (9 8)  (405 264)  (405 264)  routing T_8_16.sp4_h_l_41 <X> T_8_16.sp4_h_r_7
 (10 8)  (406 264)  (406 264)  routing T_8_16.sp4_h_l_41 <X> T_8_16.sp4_h_r_7
 (6 13)  (402 269)  (402 269)  routing T_8_16.sp4_h_l_44 <X> T_8_16.sp4_h_r_9


LogicTile_9_16

 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (40 1)  (478 257)  (478 257)  LC_0 Logic Functioning bit
 (42 1)  (480 257)  (480 257)  LC_0 Logic Functioning bit
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_5 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (441 258)  (441 258)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_h_l_23
 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (478 258)  (478 258)  LC_1 Logic Functioning bit
 (41 2)  (479 258)  (479 258)  LC_1 Logic Functioning bit
 (42 2)  (480 258)  (480 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (47 2)  (485 258)  (485 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 259)  (438 259)  routing T_9_16.glb_netwk_5 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (3 3)  (441 259)  (441 259)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_h_l_23
 (9 3)  (447 259)  (447 259)  routing T_9_16.sp4_v_b_5 <X> T_9_16.sp4_v_t_36
 (10 3)  (448 259)  (448 259)  routing T_9_16.sp4_v_b_5 <X> T_9_16.sp4_v_t_36
 (11 3)  (449 259)  (449 259)  routing T_9_16.sp4_h_r_2 <X> T_9_16.sp4_h_l_39
 (40 3)  (478 259)  (478 259)  LC_1 Logic Functioning bit
 (41 3)  (479 259)  (479 259)  LC_1 Logic Functioning bit
 (42 3)  (480 259)  (480 259)  LC_1 Logic Functioning bit
 (43 3)  (481 259)  (481 259)  LC_1 Logic Functioning bit
 (5 4)  (443 260)  (443 260)  routing T_9_16.sp4_h_l_37 <X> T_9_16.sp4_h_r_3
 (12 4)  (450 260)  (450 260)  routing T_9_16.sp4_v_b_11 <X> T_9_16.sp4_h_r_5
 (14 4)  (452 260)  (452 260)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g1_0
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 260)  (462 260)  routing T_9_16.bot_op_3 <X> T_9_16.lc_trk_g1_3
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (37 4)  (475 260)  (475 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (39 4)  (477 260)  (477 260)  LC_2 Logic Functioning bit
 (45 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (4 5)  (442 261)  (442 261)  routing T_9_16.sp4_h_l_37 <X> T_9_16.sp4_h_r_3
 (11 5)  (449 261)  (449 261)  routing T_9_16.sp4_v_b_11 <X> T_9_16.sp4_h_r_5
 (13 5)  (451 261)  (451 261)  routing T_9_16.sp4_v_b_11 <X> T_9_16.sp4_h_r_5
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (47 5)  (485 261)  (485 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (450 262)  (450 262)  routing T_9_16.sp4_h_r_2 <X> T_9_16.sp4_h_l_40
 (15 6)  (453 262)  (453 262)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (456 262)  (456 262)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g1_5
 (13 7)  (451 263)  (451 263)  routing T_9_16.sp4_h_r_2 <X> T_9_16.sp4_h_l_40
 (18 7)  (456 263)  (456 263)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g1_5
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_v_b_42 <X> T_9_16.lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.sp4_v_b_42 <X> T_9_16.lc_trk_g2_2
 (9 12)  (447 268)  (447 268)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_h_r_10
 (10 12)  (448 268)  (448 268)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_h_r_10
 (27 12)  (465 268)  (465 268)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_6
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (39 12)  (477 268)  (477 268)  LC_6 Logic Functioning bit
 (40 12)  (478 268)  (478 268)  LC_6 Logic Functioning bit
 (41 12)  (479 268)  (479 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (14 13)  (452 269)  (452 269)  routing T_9_16.sp12_v_b_16 <X> T_9_16.lc_trk_g3_0
 (16 13)  (454 269)  (454 269)  routing T_9_16.sp12_v_b_16 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (461 269)  (461 269)  routing T_9_16.sp12_v_b_18 <X> T_9_16.lc_trk_g3_2
 (25 13)  (463 269)  (463 269)  routing T_9_16.sp12_v_b_18 <X> T_9_16.lc_trk_g3_2
 (26 13)  (464 269)  (464 269)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 269)  (466 269)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_6
 (34 13)  (472 269)  (472 269)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_6
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (40 13)  (478 269)  (478 269)  LC_6 Logic Functioning bit
 (41 13)  (479 269)  (479 269)  LC_6 Logic Functioning bit
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (53 13)  (491 269)  (491 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (446 270)  (446 270)  routing T_9_16.sp4_v_t_41 <X> T_9_16.sp4_h_l_47
 (9 14)  (447 270)  (447 270)  routing T_9_16.sp4_v_t_41 <X> T_9_16.sp4_h_l_47
 (10 14)  (448 270)  (448 270)  routing T_9_16.sp4_v_t_41 <X> T_9_16.sp4_h_l_47
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 270)  (461 270)  routing T_9_16.sp4_v_b_47 <X> T_9_16.lc_trk_g3_7
 (24 14)  (462 270)  (462 270)  routing T_9_16.sp4_v_b_47 <X> T_9_16.lc_trk_g3_7
 (10 15)  (448 271)  (448 271)  routing T_9_16.sp4_h_l_40 <X> T_9_16.sp4_v_t_47


LogicTile_10_16

 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 256)  (522 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 256)  (527 256)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.input_2_0
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (40 0)  (532 256)  (532 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (3 1)  (495 257)  (495 257)  routing T_10_16.sp12_h_l_23 <X> T_10_16.sp12_v_b_0
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (40 1)  (532 257)  (532 257)  LC_0 Logic Functioning bit
 (42 1)  (534 257)  (534 257)  LC_0 Logic Functioning bit
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_5 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_5 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (14 3)  (506 259)  (506 259)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g0_4
 (15 3)  (507 259)  (507 259)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (53 3)  (545 259)  (545 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (513 260)  (513 260)  routing T_10_16.sp12_h_r_3 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.sp12_h_r_3 <X> T_10_16.lc_trk_g1_3
 (26 4)  (518 260)  (518 260)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 260)  (523 260)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 260)  (527 260)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_2
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (4 5)  (496 261)  (496 261)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_h_r_3
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp12_h_r_3 <X> T_10_16.lc_trk_g1_3
 (26 5)  (518 261)  (518 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 261)  (519 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 261)  (524 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 261)  (525 261)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_2
 (34 5)  (526 261)  (526 261)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_2
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (41 5)  (533 261)  (533 261)  LC_2 Logic Functioning bit
 (42 5)  (534 261)  (534 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (53 5)  (545 261)  (545 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (515 262)  (515 262)  routing T_10_16.sp12_h_r_23 <X> T_10_16.lc_trk_g1_7
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 262)  (522 262)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 262)  (523 262)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (42 6)  (534 262)  (534 262)  LC_3 Logic Functioning bit
 (46 6)  (538 262)  (538 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 262)  (542 262)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (513 263)  (513 263)  routing T_10_16.sp12_h_r_23 <X> T_10_16.lc_trk_g1_7
 (30 7)  (522 263)  (522 263)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (42 7)  (534 263)  (534 263)  LC_3 Logic Functioning bit
 (12 8)  (504 264)  (504 264)  routing T_10_16.sp4_v_t_45 <X> T_10_16.sp4_h_r_8
 (21 8)  (513 264)  (513 264)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g2_3
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 264)  (515 264)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g2_3
 (24 8)  (516 264)  (516 264)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g2_3
 (4 9)  (496 265)  (496 265)  routing T_10_16.sp4_v_t_36 <X> T_10_16.sp4_h_r_6
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (515 266)  (515 266)  routing T_10_16.sp12_v_b_23 <X> T_10_16.lc_trk_g2_7
 (25 10)  (517 266)  (517 266)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g2_6
 (8 11)  (500 267)  (500 267)  routing T_10_16.sp4_h_r_7 <X> T_10_16.sp4_v_t_42
 (9 11)  (501 267)  (501 267)  routing T_10_16.sp4_h_r_7 <X> T_10_16.sp4_v_t_42
 (21 11)  (513 267)  (513 267)  routing T_10_16.sp12_v_b_23 <X> T_10_16.lc_trk_g2_7
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g2_6
 (25 11)  (517 267)  (517 267)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g2_6
 (10 12)  (502 268)  (502 268)  routing T_10_16.sp4_v_t_40 <X> T_10_16.sp4_h_r_10
 (15 12)  (507 268)  (507 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (21 12)  (513 268)  (513 268)  routing T_10_16.bnl_op_3 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (41 12)  (533 268)  (533 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (14 13)  (506 269)  (506 269)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g3_0
 (15 13)  (507 269)  (507 269)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g3_0
 (16 13)  (508 269)  (508 269)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g3_0
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (513 269)  (513 269)  routing T_10_16.bnl_op_3 <X> T_10_16.lc_trk_g3_3
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 269)  (517 269)  routing T_10_16.sp4_r_v_b_42 <X> T_10_16.lc_trk_g3_2
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (48 13)  (540 269)  (540 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (3 14)  (495 270)  (495 270)  routing T_10_16.sp12_h_r_1 <X> T_10_16.sp12_v_t_22
 (4 14)  (496 270)  (496 270)  routing T_10_16.sp4_h_r_9 <X> T_10_16.sp4_v_t_44
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (515 270)  (515 270)  routing T_10_16.sp12_v_t_12 <X> T_10_16.lc_trk_g3_7
 (3 15)  (495 271)  (495 271)  routing T_10_16.sp12_h_r_1 <X> T_10_16.sp12_v_t_22
 (5 15)  (497 271)  (497 271)  routing T_10_16.sp4_h_r_9 <X> T_10_16.sp4_v_t_44
 (15 15)  (507 271)  (507 271)  routing T_10_16.sp4_v_t_33 <X> T_10_16.lc_trk_g3_4
 (16 15)  (508 271)  (508 271)  routing T_10_16.sp4_v_t_33 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (510 271)  (510 271)  routing T_10_16.sp4_r_v_b_45 <X> T_10_16.lc_trk_g3_5


LogicTile_11_16

 (0 0)  (546 256)  (546 256)  Negative Clock bit

 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (571 256)  (571 256)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g0_2
 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (14 1)  (560 257)  (560 257)  routing T_11_16.top_op_0 <X> T_11_16.lc_trk_g0_0
 (15 1)  (561 257)  (561 257)  routing T_11_16.top_op_0 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 257)  (580 257)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.input_2_0
 (39 1)  (585 257)  (585 257)  LC_0 Logic Functioning bit
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (6 2)  (552 258)  (552 258)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_t_37
 (17 2)  (563 258)  (563 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 258)  (564 258)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g0_5
 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 258)  (581 258)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_1
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (52 2)  (598 258)  (598 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 259)  (570 259)  routing T_11_16.top_op_6 <X> T_11_16.lc_trk_g0_6
 (25 3)  (571 259)  (571 259)  routing T_11_16.top_op_6 <X> T_11_16.lc_trk_g0_6
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 259)  (578 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 259)  (579 259)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_1
 (34 3)  (580 259)  (580 259)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_1
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (45 3)  (591 259)  (591 259)  LC_1 Logic Functioning bit
 (14 4)  (560 260)  (560 260)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g1_0
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (567 260)  (567 260)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (46 4)  (592 260)  (592 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (561 261)  (561 261)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (564 261)  (564 261)  routing T_11_16.sp4_r_v_b_25 <X> T_11_16.lc_trk_g1_1
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 261)  (579 261)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_2
 (35 5)  (581 261)  (581 261)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_2
 (14 6)  (560 262)  (560 262)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 262)  (569 262)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g1_7
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (3 7)  (549 263)  (549 263)  routing T_11_16.sp12_h_l_23 <X> T_11_16.sp12_v_t_23
 (14 7)  (560 263)  (560 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (15 7)  (561 263)  (561 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (567 263)  (567 263)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g1_7
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (51 7)  (597 263)  (597 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (555 264)  (555 264)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_r_7
 (14 8)  (560 264)  (560 264)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g2_0
 (15 8)  (561 264)  (561 264)  routing T_11_16.tnl_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (571 264)  (571 264)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g2_2
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (50 8)  (596 264)  (596 264)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 265)  (561 265)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (564 265)  (564 265)  routing T_11_16.tnl_op_1 <X> T_11_16.lc_trk_g2_1
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 265)  (569 265)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g2_2
 (25 9)  (571 265)  (571 265)  routing T_11_16.sp4_h_r_42 <X> T_11_16.lc_trk_g2_2
 (26 9)  (572 265)  (572 265)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (14 10)  (560 266)  (560 266)  routing T_11_16.sp4_h_r_44 <X> T_11_16.lc_trk_g2_4
 (15 10)  (561 266)  (561 266)  routing T_11_16.sp4_h_l_16 <X> T_11_16.lc_trk_g2_5
 (16 10)  (562 266)  (562 266)  routing T_11_16.sp4_h_l_16 <X> T_11_16.lc_trk_g2_5
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (567 266)  (567 266)  routing T_11_16.wire_logic_cluster/lc_7/out <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (40 10)  (586 266)  (586 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (45 10)  (591 266)  (591 266)  LC_5 Logic Functioning bit
 (46 10)  (592 266)  (592 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (596 266)  (596 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 267)  (560 267)  routing T_11_16.sp4_h_r_44 <X> T_11_16.lc_trk_g2_4
 (15 11)  (561 267)  (561 267)  routing T_11_16.sp4_h_r_44 <X> T_11_16.lc_trk_g2_4
 (16 11)  (562 267)  (562 267)  routing T_11_16.sp4_h_r_44 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (564 267)  (564 267)  routing T_11_16.sp4_h_l_16 <X> T_11_16.lc_trk_g2_5
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g2_6
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (45 11)  (591 267)  (591 267)  LC_5 Logic Functioning bit
 (53 11)  (599 267)  (599 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (555 268)  (555 268)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_h_r_10
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g3_1
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 268)  (586 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (26 13)  (572 269)  (572 269)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 269)  (581 269)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.input_2_6
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 270)  (561 270)  routing T_11_16.tnl_op_5 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (572 270)  (572 270)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 270)  (573 270)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 270)  (576 270)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (43 14)  (589 270)  (589 270)  LC_7 Logic Functioning bit
 (45 14)  (591 270)  (591 270)  LC_7 Logic Functioning bit
 (0 15)  (546 271)  (546 271)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (560 271)  (560 271)  routing T_11_16.tnl_op_4 <X> T_11_16.lc_trk_g3_4
 (15 15)  (561 271)  (561 271)  routing T_11_16.tnl_op_4 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (564 271)  (564 271)  routing T_11_16.tnl_op_5 <X> T_11_16.lc_trk_g3_5
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (569 271)  (569 271)  routing T_11_16.sp12_v_t_21 <X> T_11_16.lc_trk_g3_6
 (25 15)  (571 271)  (571 271)  routing T_11_16.sp12_v_t_21 <X> T_11_16.lc_trk_g3_6
 (26 15)  (572 271)  (572 271)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 271)  (574 271)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 271)  (576 271)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (581 271)  (581 271)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.input_2_7
 (42 15)  (588 271)  (588 271)  LC_7 Logic Functioning bit
 (45 15)  (591 271)  (591 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (0 0)  (600 256)  (600 256)  Negative Clock bit

 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (45 1)  (645 257)  (645 257)  LC_0 Logic Functioning bit
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (16 2)  (616 258)  (616 258)  routing T_12_16.sp12_h_l_18 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (21 2)  (621 258)  (621 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 258)  (623 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (14 3)  (614 259)  (614 259)  routing T_12_16.sp4_r_v_b_28 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (618 259)  (618 259)  routing T_12_16.sp12_h_l_18 <X> T_12_16.lc_trk_g0_5
 (21 3)  (621 259)  (621 259)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (51 3)  (651 259)  (651 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (614 260)  (614 260)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g1_0
 (21 4)  (621 260)  (621 260)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g1_3
 (25 4)  (625 260)  (625 260)  routing T_12_16.sp4_h_l_7 <X> T_12_16.lc_trk_g1_2
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 261)  (621 261)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g1_3
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 261)  (623 261)  routing T_12_16.sp4_h_l_7 <X> T_12_16.lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.sp4_h_l_7 <X> T_12_16.lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.sp4_h_l_7 <X> T_12_16.lc_trk_g1_2
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 264)  (623 264)  routing T_12_16.sp12_v_b_11 <X> T_12_16.lc_trk_g2_3
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp12_v_b_16 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp12_v_b_16 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (46 9)  (646 265)  (646 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (613 266)  (613 266)  routing T_12_16.sp4_h_r_8 <X> T_12_16.sp4_v_t_45
 (25 10)  (625 266)  (625 266)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g2_6
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (51 10)  (651 266)  (651 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (612 267)  (612 267)  routing T_12_16.sp4_h_r_8 <X> T_12_16.sp4_v_t_45
 (15 11)  (615 267)  (615 267)  routing T_12_16.sp4_v_t_33 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_v_t_33 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 267)  (623 267)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g2_6
 (24 11)  (624 267)  (624 267)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g2_6
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (14 12)  (614 268)  (614 268)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (21 12)  (621 268)  (621 268)  routing T_12_16.sp4_h_r_35 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 268)  (623 268)  routing T_12_16.sp4_h_r_35 <X> T_12_16.lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.sp4_h_r_35 <X> T_12_16.lc_trk_g3_3
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (52 12)  (652 268)  (652 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (615 269)  (615 269)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (38 13)  (638 269)  (638 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (612 270)  (612 270)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_l_46
 (21 14)  (621 270)  (621 270)  routing T_12_16.sp4_h_l_34 <X> T_12_16.lc_trk_g3_7
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 270)  (623 270)  routing T_12_16.sp4_h_l_34 <X> T_12_16.lc_trk_g3_7
 (24 14)  (624 270)  (624 270)  routing T_12_16.sp4_h_l_34 <X> T_12_16.lc_trk_g3_7
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (0 15)  (600 271)  (600 271)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (10 15)  (610 271)  (610 271)  routing T_12_16.sp4_h_l_40 <X> T_12_16.sp4_v_t_47
 (11 15)  (611 271)  (611 271)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_l_46
 (13 15)  (613 271)  (613 271)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_l_46
 (21 15)  (621 271)  (621 271)  routing T_12_16.sp4_h_l_34 <X> T_12_16.lc_trk_g3_7
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit
 (51 15)  (651 271)  (651 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_16

 (25 0)  (679 256)  (679 256)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g0_2
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (694 256)  (694 256)  LC_0 Logic Functioning bit
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.input_2_0
 (48 1)  (702 257)  (702 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_5 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g0_4
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g0_7
 (0 3)  (654 259)  (654 259)  routing T_13_16.glb_netwk_5 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 259)  (675 259)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g0_7
 (26 4)  (680 260)  (680 260)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (45 5)  (699 261)  (699 261)  LC_2 Logic Functioning bit
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g1_7
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (10 7)  (664 263)  (664 263)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_t_41
 (21 7)  (675 263)  (675 263)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g1_7
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (14 8)  (668 264)  (668 264)  routing T_13_16.sp4_v_b_24 <X> T_13_16.lc_trk_g2_0
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp12_v_b_11 <X> T_13_16.lc_trk_g2_3
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_v_b_24 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (45 9)  (699 265)  (699 265)  LC_4 Logic Functioning bit
 (53 9)  (707 265)  (707 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (675 266)  (675 266)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g2_7
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (15 11)  (669 267)  (669 267)  routing T_13_16.tnr_op_4 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (47 11)  (701 267)  (701 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (705 267)  (705 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (675 268)  (675 268)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g3_3
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (40 12)  (694 268)  (694 268)  LC_6 Logic Functioning bit
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (50 12)  (704 268)  (704 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 268)  (706 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (675 269)  (675 269)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g3_3
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 270)  (658 270)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_v_t_44
 (21 14)  (675 270)  (675 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g3_6
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (47 14)  (701 270)  (701 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (659 271)  (659 271)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_v_t_44
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g3_6
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g0_1
 (21 0)  (729 256)  (729 256)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (4 1)  (712 257)  (712 257)  routing T_14_16.sp4_v_t_42 <X> T_14_16.sp4_h_r_0
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (44 1)  (752 257)  (752 257)  LC_0 Logic Functioning bit
 (45 1)  (753 257)  (753 257)  LC_0 Logic Functioning bit
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_5 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (721 258)  (721 258)  routing T_14_16.sp4_h_r_2 <X> T_14_16.sp4_v_t_39
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_5 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (12 3)  (720 259)  (720 259)  routing T_14_16.sp4_h_r_2 <X> T_14_16.sp4_v_t_39
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.input_2_1
 (25 4)  (733 260)  (733 260)  routing T_14_16.lft_op_2 <X> T_14_16.lc_trk_g1_2
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.lft_op_2 <X> T_14_16.lc_trk_g1_2
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g1_4
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (46 6)  (754 262)  (754 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (722 263)  (722 263)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g1_4
 (15 7)  (723 263)  (723 263)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (45 7)  (753 263)  (753 263)  LC_3 Logic Functioning bit
 (48 7)  (756 263)  (756 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (761 263)  (761 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 264)  (731 264)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g2_3
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (45 9)  (753 265)  (753 265)  LC_4 Logic Functioning bit
 (48 9)  (756 265)  (756 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (711 266)  (711 266)  routing T_14_16.sp12_v_t_22 <X> T_14_16.sp12_h_l_22
 (13 10)  (721 266)  (721 266)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_45
 (14 10)  (722 266)  (722 266)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g2_4
 (19 10)  (727 266)  (727 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (729 266)  (729 266)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_5
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (8 11)  (716 267)  (716 267)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_v_t_42
 (9 11)  (717 267)  (717 267)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_v_t_42
 (12 11)  (720 267)  (720 267)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_45
 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g2_4
 (16 11)  (724 267)  (724 267)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 267)  (741 267)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_5
 (35 11)  (743 267)  (743 267)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_5
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (51 11)  (759 267)  (759 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (723 268)  (723 268)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g3_1
 (16 12)  (724 268)  (724 268)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 268)  (726 268)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g3_1
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (40 13)  (748 269)  (748 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (45 13)  (753 269)  (753 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 270)  (720 270)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_l_46
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 270)  (732 270)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g3_7
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (11 15)  (719 271)  (719 271)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_l_46
 (18 15)  (726 271)  (726 271)  routing T_14_16.sp4_r_v_b_45 <X> T_14_16.lc_trk_g3_5
 (21 15)  (729 271)  (729 271)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g3_7
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit
 (45 15)  (753 271)  (753 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (51 1)  (813 257)  (813 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_2 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (46 2)  (808 258)  (808 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (47 4)  (809 260)  (809 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (45 5)  (807 261)  (807 261)  LC_2 Logic Functioning bit
 (15 6)  (777 262)  (777 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (15 7)  (777 263)  (777 263)  routing T_15_16.sp4_v_t_9 <X> T_15_16.lc_trk_g1_4
 (16 7)  (778 263)  (778 263)  routing T_15_16.sp4_v_t_9 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_v_b_26 <X> T_15_16.lc_trk_g2_2
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_v_b_26 <X> T_15_16.lc_trk_g2_2
 (2 10)  (764 266)  (764 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (767 266)  (767 266)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_h_l_43
 (4 11)  (766 267)  (766 267)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_h_l_43
 (6 11)  (768 267)  (768 267)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_h_l_43
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 270)  (776 270)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (25 14)  (787 270)  (787 270)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 271)  (776 271)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 271)  (785 271)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6


LogicTile_16_16

 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.top_op_3 <X> T_16_16.lc_trk_g0_3
 (21 1)  (837 257)  (837 257)  routing T_16_16.top_op_3 <X> T_16_16.lc_trk_g0_3
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_5 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_5 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (14 7)  (830 263)  (830 263)  routing T_16_16.sp4_r_v_b_28 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (14 8)  (830 264)  (830 264)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g2_0
 (14 9)  (830 265)  (830 265)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g2_0
 (15 9)  (831 265)  (831 265)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g2_0
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 266)  (851 266)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.input_2_5
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (46 10)  (862 266)  (862 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (863 266)  (863 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (864 266)  (864 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (868 266)  (868 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 267)  (850 267)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (45 11)  (861 267)  (861 267)  LC_5 Logic Functioning bit
 (48 11)  (864 267)  (864 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 270)  (821 270)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_h_l_44
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g3_5
 (6 15)  (822 271)  (822 271)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_h_l_44


LogicTile_17_16

 (12 6)  (886 262)  (886 262)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_l_40
 (10 7)  (884 263)  (884 263)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_v_t_41
 (11 7)  (885 263)  (885 263)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_l_40
 (9 11)  (883 267)  (883 267)  routing T_17_16.sp4_v_b_11 <X> T_17_16.sp4_v_t_42
 (10 11)  (884 267)  (884 267)  routing T_17_16.sp4_v_b_11 <X> T_17_16.sp4_v_t_42
 (5 14)  (879 270)  (879 270)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_l_44
 (4 15)  (878 271)  (878 271)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_l_44
 (6 15)  (880 271)  (880 271)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_l_44


LogicTile_18_16

 (12 3)  (940 259)  (940 259)  routing T_18_16.sp4_h_l_39 <X> T_18_16.sp4_v_t_39
 (3 6)  (931 262)  (931 262)  routing T_18_16.sp12_h_r_0 <X> T_18_16.sp12_v_t_23
 (3 7)  (931 263)  (931 263)  routing T_18_16.sp12_h_r_0 <X> T_18_16.sp12_v_t_23


LogicTile_27_16

 (3 9)  (1405 265)  (1405 265)  routing T_27_16.sp12_h_l_22 <X> T_27_16.sp12_v_b_1


LogicTile_30_16

 (3 2)  (1567 258)  (1567 258)  routing T_30_16.sp12_h_r_0 <X> T_30_16.sp12_h_l_23
 (3 3)  (1567 259)  (1567 259)  routing T_30_16.sp12_h_r_0 <X> T_30_16.sp12_h_l_23


LogicTile_32_16

 (10 0)  (1682 256)  (1682 256)  routing T_32_16.sp4_v_t_45 <X> T_32_16.sp4_h_r_1


IO_Tile_33_16

 (6 0)  (1732 256)  (1732 256)  routing T_33_16.span4_horz_1 <X> T_33_16.lc_trk_g0_1
 (7 0)  (1733 256)  (1733 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 256)  (1734 256)  routing T_33_16.span4_horz_1 <X> T_33_16.lc_trk_g0_1
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (3 6)  (1729 262)  (1729 262)  IO control bit: GIORIGHT1_IE_1

 (16 9)  (1742 265)  (1742 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_1_15

 (1 2)  (19 242)  (19 242)  routing T_1_15.glb_netwk_5 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (2 2)  (20 242)  (20 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (18 243)  (18 243)  routing T_1_15.glb_netwk_5 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (22 5)  (40 245)  (40 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (41 245)  (41 245)  routing T_1_15.sp4_v_b_18 <X> T_1_15.lc_trk_g1_2
 (24 5)  (42 245)  (42 245)  routing T_1_15.sp4_v_b_18 <X> T_1_15.lc_trk_g1_2
 (32 12)  (50 252)  (50 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 252)  (52 252)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 252)  (54 252)  LC_6 Logic Functioning bit
 (37 12)  (55 252)  (55 252)  LC_6 Logic Functioning bit
 (38 12)  (56 252)  (56 252)  LC_6 Logic Functioning bit
 (39 12)  (57 252)  (57 252)  LC_6 Logic Functioning bit
 (45 12)  (63 252)  (63 252)  LC_6 Logic Functioning bit
 (31 13)  (49 253)  (49 253)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 253)  (54 253)  LC_6 Logic Functioning bit
 (37 13)  (55 253)  (55 253)  LC_6 Logic Functioning bit
 (38 13)  (56 253)  (56 253)  LC_6 Logic Functioning bit
 (39 13)  (57 253)  (57 253)  LC_6 Logic Functioning bit


LogicTile_2_15

 (32 0)  (104 240)  (104 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 240)  (105 240)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 240)  (106 240)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 240)  (108 240)  LC_0 Logic Functioning bit
 (37 0)  (109 240)  (109 240)  LC_0 Logic Functioning bit
 (38 0)  (110 240)  (110 240)  LC_0 Logic Functioning bit
 (39 0)  (111 240)  (111 240)  LC_0 Logic Functioning bit
 (45 0)  (117 240)  (117 240)  LC_0 Logic Functioning bit
 (31 1)  (103 241)  (103 241)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 241)  (108 241)  LC_0 Logic Functioning bit
 (37 1)  (109 241)  (109 241)  LC_0 Logic Functioning bit
 (38 1)  (110 241)  (110 241)  LC_0 Logic Functioning bit
 (39 1)  (111 241)  (111 241)  LC_0 Logic Functioning bit
 (1 2)  (73 242)  (73 242)  routing T_2_15.glb_netwk_5 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (2 2)  (74 242)  (74 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (72 243)  (72 243)  routing T_2_15.glb_netwk_5 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (14 4)  (86 244)  (86 244)  routing T_2_15.wire_logic_cluster/lc_0/out <X> T_2_15.lc_trk_g1_0
 (32 4)  (104 244)  (104 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 244)  (106 244)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 244)  (108 244)  LC_2 Logic Functioning bit
 (37 4)  (109 244)  (109 244)  LC_2 Logic Functioning bit
 (38 4)  (110 244)  (110 244)  LC_2 Logic Functioning bit
 (39 4)  (111 244)  (111 244)  LC_2 Logic Functioning bit
 (45 4)  (117 244)  (117 244)  LC_2 Logic Functioning bit
 (17 5)  (89 245)  (89 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (94 245)  (94 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (31 5)  (103 245)  (103 245)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 245)  (108 245)  LC_2 Logic Functioning bit
 (37 5)  (109 245)  (109 245)  LC_2 Logic Functioning bit
 (38 5)  (110 245)  (110 245)  LC_2 Logic Functioning bit
 (39 5)  (111 245)  (111 245)  LC_2 Logic Functioning bit
 (25 12)  (97 252)  (97 252)  routing T_2_15.wire_logic_cluster/lc_2/out <X> T_2_15.lc_trk_g3_2
 (32 12)  (104 252)  (104 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 252)  (106 252)  routing T_2_15.lc_trk_g1_0 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 252)  (108 252)  LC_6 Logic Functioning bit
 (37 12)  (109 252)  (109 252)  LC_6 Logic Functioning bit
 (38 12)  (110 252)  (110 252)  LC_6 Logic Functioning bit
 (39 12)  (111 252)  (111 252)  LC_6 Logic Functioning bit
 (45 12)  (117 252)  (117 252)  LC_6 Logic Functioning bit
 (22 13)  (94 253)  (94 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (108 253)  (108 253)  LC_6 Logic Functioning bit
 (37 13)  (109 253)  (109 253)  LC_6 Logic Functioning bit
 (38 13)  (110 253)  (110 253)  LC_6 Logic Functioning bit
 (39 13)  (111 253)  (111 253)  LC_6 Logic Functioning bit
 (53 13)  (125 253)  (125 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_3_15

 (12 0)  (138 240)  (138 240)  routing T_3_15.sp4_v_b_2 <X> T_3_15.sp4_h_r_2
 (11 1)  (137 241)  (137 241)  routing T_3_15.sp4_v_b_2 <X> T_3_15.sp4_h_r_2


LogicTile_4_15

 (22 0)  (202 240)  (202 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (201 241)  (201 241)  routing T_4_15.sp4_r_v_b_32 <X> T_4_15.lc_trk_g0_3
 (1 2)  (181 242)  (181 242)  routing T_4_15.glb_netwk_5 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (182 242)  (182 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (180 243)  (180 243)  routing T_4_15.glb_netwk_5 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (29 4)  (209 244)  (209 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 244)  (211 244)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 244)  (212 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 244)  (213 244)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 244)  (214 244)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 244)  (217 244)  LC_2 Logic Functioning bit
 (41 4)  (221 244)  (221 244)  LC_2 Logic Functioning bit
 (43 4)  (223 244)  (223 244)  LC_2 Logic Functioning bit
 (45 4)  (225 244)  (225 244)  LC_2 Logic Functioning bit
 (47 4)  (227 244)  (227 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (206 245)  (206 245)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 245)  (208 245)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 245)  (209 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 245)  (210 245)  routing T_4_15.lc_trk_g0_3 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 245)  (212 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (213 245)  (213 245)  routing T_4_15.lc_trk_g2_0 <X> T_4_15.input_2_2
 (37 5)  (217 245)  (217 245)  LC_2 Logic Functioning bit
 (40 5)  (220 245)  (220 245)  LC_2 Logic Functioning bit
 (42 5)  (222 245)  (222 245)  LC_2 Logic Functioning bit
 (45 5)  (225 245)  (225 245)  LC_2 Logic Functioning bit
 (48 5)  (228 245)  (228 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 8)  (205 248)  (205 248)  routing T_4_15.wire_logic_cluster/lc_2/out <X> T_4_15.lc_trk_g2_2
 (15 9)  (195 249)  (195 249)  routing T_4_15.sp4_v_t_29 <X> T_4_15.lc_trk_g2_0
 (16 9)  (196 249)  (196 249)  routing T_4_15.sp4_v_t_29 <X> T_4_15.lc_trk_g2_0
 (17 9)  (197 249)  (197 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (202 249)  (202 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (12 12)  (192 252)  (192 252)  routing T_4_15.sp4_v_t_46 <X> T_4_15.sp4_h_r_11
 (0 14)  (180 254)  (180 254)  routing T_4_15.glb_netwk_6 <X> T_4_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 254)  (181 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (194 254)  (194 254)  routing T_4_15.sp4_v_b_36 <X> T_4_15.lc_trk_g3_4
 (0 15)  (180 255)  (180 255)  routing T_4_15.glb_netwk_6 <X> T_4_15.wire_logic_cluster/lc_7/s_r
 (14 15)  (194 255)  (194 255)  routing T_4_15.sp4_v_b_36 <X> T_4_15.lc_trk_g3_4
 (16 15)  (196 255)  (196 255)  routing T_4_15.sp4_v_b_36 <X> T_4_15.lc_trk_g3_4
 (17 15)  (197 255)  (197 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_5_15

 (1 2)  (235 242)  (235 242)  routing T_5_15.glb_netwk_5 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (236 242)  (236 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (234 243)  (234 243)  routing T_5_15.glb_netwk_5 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (1 4)  (235 244)  (235 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (255 244)  (255 244)  routing T_5_15.sp4_h_r_19 <X> T_5_15.lc_trk_g1_3
 (22 4)  (256 244)  (256 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (257 244)  (257 244)  routing T_5_15.sp4_h_r_19 <X> T_5_15.lc_trk_g1_3
 (24 4)  (258 244)  (258 244)  routing T_5_15.sp4_h_r_19 <X> T_5_15.lc_trk_g1_3
 (0 5)  (234 245)  (234 245)  routing T_5_15.glb_netwk_3 <X> T_5_15.wire_logic_cluster/lc_7/cen
 (21 5)  (255 245)  (255 245)  routing T_5_15.sp4_h_r_19 <X> T_5_15.lc_trk_g1_3
 (22 11)  (256 251)  (256 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (257 251)  (257 251)  routing T_5_15.sp4_v_b_46 <X> T_5_15.lc_trk_g2_6
 (24 11)  (258 251)  (258 251)  routing T_5_15.sp4_v_b_46 <X> T_5_15.lc_trk_g2_6
 (0 14)  (234 254)  (234 254)  routing T_5_15.glb_netwk_4 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 254)  (235 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (261 254)  (261 254)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 254)  (263 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 254)  (265 254)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 254)  (266 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 254)  (267 254)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 254)  (270 254)  LC_7 Logic Functioning bit
 (37 14)  (271 254)  (271 254)  LC_7 Logic Functioning bit
 (38 14)  (272 254)  (272 254)  LC_7 Logic Functioning bit
 (39 14)  (273 254)  (273 254)  LC_7 Logic Functioning bit
 (40 14)  (274 254)  (274 254)  LC_7 Logic Functioning bit
 (42 14)  (276 254)  (276 254)  LC_7 Logic Functioning bit
 (45 14)  (279 254)  (279 254)  LC_7 Logic Functioning bit
 (48 14)  (282 254)  (282 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (30 15)  (264 255)  (264 255)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 255)  (265 255)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 255)  (270 255)  LC_7 Logic Functioning bit
 (37 15)  (271 255)  (271 255)  LC_7 Logic Functioning bit
 (38 15)  (272 255)  (272 255)  LC_7 Logic Functioning bit
 (39 15)  (273 255)  (273 255)  LC_7 Logic Functioning bit
 (40 15)  (274 255)  (274 255)  LC_7 Logic Functioning bit
 (42 15)  (276 255)  (276 255)  LC_7 Logic Functioning bit
 (44 15)  (278 255)  (278 255)  LC_7 Logic Functioning bit
 (45 15)  (279 255)  (279 255)  LC_7 Logic Functioning bit


LogicTile_6_15

 (1 2)  (289 242)  (289 242)  routing T_6_15.glb_netwk_5 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 2)  (290 242)  (290 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (288 243)  (288 243)  routing T_6_15.glb_netwk_5 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (15 4)  (303 244)  (303 244)  routing T_6_15.top_op_1 <X> T_6_15.lc_trk_g1_1
 (17 4)  (305 244)  (305 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (309 244)  (309 244)  routing T_6_15.wire_logic_cluster/lc_3/out <X> T_6_15.lc_trk_g1_3
 (22 4)  (310 244)  (310 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (18 5)  (306 245)  (306 245)  routing T_6_15.top_op_1 <X> T_6_15.lc_trk_g1_1
 (27 6)  (315 246)  (315 246)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 246)  (317 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 246)  (320 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 246)  (322 246)  routing T_6_15.lc_trk_g1_1 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 246)  (323 246)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.input_2_3
 (36 6)  (324 246)  (324 246)  LC_3 Logic Functioning bit
 (37 6)  (325 246)  (325 246)  LC_3 Logic Functioning bit
 (38 6)  (326 246)  (326 246)  LC_3 Logic Functioning bit
 (39 6)  (327 246)  (327 246)  LC_3 Logic Functioning bit
 (41 6)  (329 246)  (329 246)  LC_3 Logic Functioning bit
 (45 6)  (333 246)  (333 246)  LC_3 Logic Functioning bit
 (47 6)  (335 246)  (335 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (314 247)  (314 247)  routing T_6_15.lc_trk_g2_3 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 247)  (316 247)  routing T_6_15.lc_trk_g2_3 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 247)  (317 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 247)  (318 247)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 247)  (320 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (321 247)  (321 247)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.input_2_3
 (36 7)  (324 247)  (324 247)  LC_3 Logic Functioning bit
 (37 7)  (325 247)  (325 247)  LC_3 Logic Functioning bit
 (38 7)  (326 247)  (326 247)  LC_3 Logic Functioning bit
 (39 7)  (327 247)  (327 247)  LC_3 Logic Functioning bit
 (45 7)  (333 247)  (333 247)  LC_3 Logic Functioning bit
 (46 7)  (334 247)  (334 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (309 248)  (309 248)  routing T_6_15.sp4_h_r_35 <X> T_6_15.lc_trk_g2_3
 (22 8)  (310 248)  (310 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (311 248)  (311 248)  routing T_6_15.sp4_h_r_35 <X> T_6_15.lc_trk_g2_3
 (24 8)  (312 248)  (312 248)  routing T_6_15.sp4_h_r_35 <X> T_6_15.lc_trk_g2_3
 (3 9)  (291 249)  (291 249)  routing T_6_15.sp12_h_l_22 <X> T_6_15.sp12_v_b_1
 (16 10)  (304 250)  (304 250)  routing T_6_15.sp4_v_b_37 <X> T_6_15.lc_trk_g2_5
 (17 10)  (305 250)  (305 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (306 250)  (306 250)  routing T_6_15.sp4_v_b_37 <X> T_6_15.lc_trk_g2_5
 (18 11)  (306 251)  (306 251)  routing T_6_15.sp4_v_b_37 <X> T_6_15.lc_trk_g2_5
 (0 14)  (288 254)  (288 254)  routing T_6_15.glb_netwk_6 <X> T_6_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 254)  (289 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 255)  (288 255)  routing T_6_15.glb_netwk_6 <X> T_6_15.wire_logic_cluster/lc_7/s_r


LogicTile_7_15

 (31 0)  (373 240)  (373 240)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 240)  (374 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 240)  (376 240)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (382 240)  (382 240)  LC_0 Logic Functioning bit
 (41 0)  (383 240)  (383 240)  LC_0 Logic Functioning bit
 (42 0)  (384 240)  (384 240)  LC_0 Logic Functioning bit
 (43 0)  (385 240)  (385 240)  LC_0 Logic Functioning bit
 (45 0)  (387 240)  (387 240)  LC_0 Logic Functioning bit
 (47 0)  (389 240)  (389 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (373 241)  (373 241)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (40 1)  (382 241)  (382 241)  LC_0 Logic Functioning bit
 (41 1)  (383 241)  (383 241)  LC_0 Logic Functioning bit
 (42 1)  (384 241)  (384 241)  LC_0 Logic Functioning bit
 (43 1)  (385 241)  (385 241)  LC_0 Logic Functioning bit
 (45 1)  (387 241)  (387 241)  LC_0 Logic Functioning bit
 (53 1)  (395 241)  (395 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (343 242)  (343 242)  routing T_7_15.glb_netwk_5 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (342 243)  (342 243)  routing T_7_15.glb_netwk_5 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 4)  (343 244)  (343 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (354 244)  (354 244)  routing T_7_15.sp4_h_l_39 <X> T_7_15.sp4_h_r_5
 (0 5)  (342 245)  (342 245)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (13 5)  (355 245)  (355 245)  routing T_7_15.sp4_h_l_39 <X> T_7_15.sp4_h_r_5
 (22 7)  (364 247)  (364 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (366 247)  (366 247)  routing T_7_15.bot_op_6 <X> T_7_15.lc_trk_g1_6
 (5 8)  (347 248)  (347 248)  routing T_7_15.sp4_v_t_43 <X> T_7_15.sp4_h_r_6
 (5 12)  (347 252)  (347 252)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_h_r_9
 (0 14)  (342 254)  (342 254)  routing T_7_15.glb_netwk_4 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (350 255)  (350 255)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_v_t_47
 (9 15)  (351 255)  (351 255)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_v_t_47
 (10 15)  (352 255)  (352 255)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_v_t_47


RAM_Tile_8_15

 (6 11)  (402 251)  (402 251)  routing T_8_15.sp4_h_r_6 <X> T_8_15.sp4_h_l_43
 (2 12)  (398 252)  (398 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (9 12)  (405 252)  (405 252)  routing T_8_15.sp4_v_t_47 <X> T_8_15.sp4_h_r_10


LogicTile_9_15

 (0 0)  (438 240)  (438 240)  Negative Clock bit

 (26 0)  (464 240)  (464 240)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 240)  (466 240)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g2_3 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (478 240)  (478 240)  LC_0 Logic Functioning bit
 (41 0)  (479 240)  (479 240)  LC_0 Logic Functioning bit
 (42 0)  (480 240)  (480 240)  LC_0 Logic Functioning bit
 (43 0)  (481 240)  (481 240)  LC_0 Logic Functioning bit
 (26 1)  (464 241)  (464 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 241)  (465 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g2_3 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (48 1)  (486 241)  (486 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 242)  (438 242)  routing T_9_15.glb_netwk_2 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (452 242)  (452 242)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g0_4
 (21 2)  (459 242)  (459 242)  routing T_9_15.sp4_v_b_15 <X> T_9_15.lc_trk_g0_7
 (22 2)  (460 242)  (460 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 242)  (461 242)  routing T_9_15.sp4_v_b_15 <X> T_9_15.lc_trk_g0_7
 (14 3)  (452 243)  (452 243)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g0_4
 (15 3)  (453 243)  (453 243)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g0_4
 (16 3)  (454 243)  (454 243)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (459 243)  (459 243)  routing T_9_15.sp4_v_b_15 <X> T_9_15.lc_trk_g0_7
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 244)  (461 244)  routing T_9_15.sp12_h_r_11 <X> T_9_15.lc_trk_g1_3
 (31 4)  (469 244)  (469 244)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (40 4)  (478 244)  (478 244)  LC_2 Logic Functioning bit
 (42 4)  (480 244)  (480 244)  LC_2 Logic Functioning bit
 (46 4)  (484 244)  (484 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (460 245)  (460 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (464 245)  (464 245)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 245)  (465 245)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (41 5)  (479 245)  (479 245)  LC_2 Logic Functioning bit
 (43 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (41 6)  (479 246)  (479 246)  LC_3 Logic Functioning bit
 (43 6)  (481 246)  (481 246)  LC_3 Logic Functioning bit
 (45 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (46 6)  (484 246)  (484 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (464 247)  (464 247)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 247)  (465 247)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (39 7)  (477 247)  (477 247)  LC_3 Logic Functioning bit
 (40 7)  (478 247)  (478 247)  LC_3 Logic Functioning bit
 (42 7)  (480 247)  (480 247)  LC_3 Logic Functioning bit
 (45 7)  (483 247)  (483 247)  LC_3 Logic Functioning bit
 (46 7)  (484 247)  (484 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (486 247)  (486 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (489 247)  (489 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (491 247)  (491 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (453 248)  (453 248)  routing T_9_15.sp4_h_r_33 <X> T_9_15.lc_trk_g2_1
 (16 8)  (454 248)  (454 248)  routing T_9_15.sp4_h_r_33 <X> T_9_15.lc_trk_g2_1
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 248)  (456 248)  routing T_9_15.sp4_h_r_33 <X> T_9_15.lc_trk_g2_1
 (22 8)  (460 248)  (460 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (459 249)  (459 249)  routing T_9_15.sp4_r_v_b_35 <X> T_9_15.lc_trk_g2_3
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (459 254)  (459 254)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7
 (22 14)  (460 254)  (460 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 254)  (461 254)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7
 (1 15)  (439 255)  (439 255)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (21 15)  (459 255)  (459 255)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7


LogicTile_10_15

 (10 0)  (502 240)  (502 240)  routing T_10_15.sp4_v_t_45 <X> T_10_15.sp4_h_r_1
 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g0_1
 (25 0)  (517 240)  (517 240)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g0_2
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 240)  (525 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 240)  (526 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 240)  (527 240)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.input_2_0
 (37 0)  (529 240)  (529 240)  LC_0 Logic Functioning bit
 (40 0)  (532 240)  (532 240)  LC_0 Logic Functioning bit
 (42 0)  (534 240)  (534 240)  LC_0 Logic Functioning bit
 (51 0)  (543 240)  (543 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (520 241)  (520 241)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 241)  (521 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 241)  (524 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 241)  (526 241)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.input_2_0
 (35 1)  (527 241)  (527 241)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.input_2_0
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (40 1)  (532 241)  (532 241)  LC_0 Logic Functioning bit
 (41 1)  (533 241)  (533 241)  LC_0 Logic Functioning bit
 (42 1)  (534 241)  (534 241)  LC_0 Logic Functioning bit
 (43 1)  (535 241)  (535 241)  LC_0 Logic Functioning bit
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_5 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (0 3)  (492 243)  (492 243)  routing T_10_15.glb_netwk_5 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (515 243)  (515 243)  routing T_10_15.sp12_h_l_21 <X> T_10_15.lc_trk_g0_6
 (25 3)  (517 243)  (517 243)  routing T_10_15.sp12_h_l_21 <X> T_10_15.lc_trk_g0_6
 (31 3)  (523 243)  (523 243)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (38 3)  (530 243)  (530 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (3 4)  (495 244)  (495 244)  routing T_10_15.sp12_v_t_23 <X> T_10_15.sp12_h_r_0
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (41 4)  (533 244)  (533 244)  LC_2 Logic Functioning bit
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (40 5)  (532 245)  (532 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (21 6)  (513 246)  (513 246)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g1_7
 (22 6)  (514 246)  (514 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (21 8)  (513 248)  (513 248)  routing T_10_15.sp4_h_r_43 <X> T_10_15.lc_trk_g2_3
 (22 8)  (514 248)  (514 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (515 248)  (515 248)  routing T_10_15.sp4_h_r_43 <X> T_10_15.lc_trk_g2_3
 (24 8)  (516 248)  (516 248)  routing T_10_15.sp4_h_r_43 <X> T_10_15.lc_trk_g2_3
 (27 8)  (519 248)  (519 248)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 248)  (520 248)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 248)  (525 248)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (14 9)  (506 249)  (506 249)  routing T_10_15.sp4_r_v_b_32 <X> T_10_15.lc_trk_g2_0
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (513 249)  (513 249)  routing T_10_15.sp4_h_r_43 <X> T_10_15.lc_trk_g2_3
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (522 249)  (522 249)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 249)  (523 249)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (46 9)  (538 249)  (538 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 11)  (497 251)  (497 251)  routing T_10_15.sp4_h_l_43 <X> T_10_15.sp4_v_t_43
 (3 12)  (495 252)  (495 252)  routing T_10_15.sp12_v_t_22 <X> T_10_15.sp12_h_r_1
 (15 12)  (507 252)  (507 252)  routing T_10_15.tnr_op_1 <X> T_10_15.lc_trk_g3_1
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (517 252)  (517 252)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (15 13)  (507 253)  (507 253)  routing T_10_15.sp4_v_t_29 <X> T_10_15.lc_trk_g3_0
 (16 13)  (508 253)  (508 253)  routing T_10_15.sp4_v_t_29 <X> T_10_15.lc_trk_g3_0
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 253)  (515 253)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (24 13)  (516 253)  (516 253)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (27 14)  (519 254)  (519 254)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 254)  (520 254)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 254)  (523 254)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (41 14)  (533 254)  (533 254)  LC_7 Logic Functioning bit
 (43 14)  (535 254)  (535 254)  LC_7 Logic Functioning bit
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (41 15)  (533 255)  (533 255)  LC_7 Logic Functioning bit
 (43 15)  (535 255)  (535 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (5 0)  (551 240)  (551 240)  routing T_11_15.sp4_v_t_37 <X> T_11_15.sp4_h_r_0
 (9 6)  (555 246)  (555 246)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_h_l_41
 (10 6)  (556 246)  (556 246)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_h_l_41
 (10 7)  (556 247)  (556 247)  routing T_11_15.sp4_h_l_46 <X> T_11_15.sp4_v_t_41
 (12 7)  (558 247)  (558 247)  routing T_11_15.sp4_h_l_40 <X> T_11_15.sp4_v_t_40
 (8 11)  (554 251)  (554 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42
 (9 11)  (555 251)  (555 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42
 (10 11)  (556 251)  (556 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42
 (3 15)  (549 255)  (549 255)  routing T_11_15.sp12_h_l_22 <X> T_11_15.sp12_v_t_22


LogicTile_12_15

 (10 7)  (610 247)  (610 247)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_v_t_41
 (5 10)  (605 250)  (605 250)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_l_43
 (4 11)  (604 251)  (604 251)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_l_43
 (6 11)  (606 251)  (606 251)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_l_43


LogicTile_13_15

 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (52 2)  (706 242)  (706 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (46 3)  (700 243)  (700 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (10 4)  (664 244)  (664 244)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_r_4
 (4 8)  (658 248)  (658 248)  routing T_13_15.sp4_h_l_43 <X> T_13_15.sp4_v_b_6
 (5 9)  (659 249)  (659 249)  routing T_13_15.sp4_h_l_43 <X> T_13_15.sp4_v_b_6
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp4_h_r_36 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_h_r_36 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_h_r_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (2 12)  (656 252)  (656 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_r_v_b_47 <X> T_13_15.lc_trk_g3_7
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.sp4_r_v_b_46 <X> T_13_15.lc_trk_g3_6


LogicTile_14_15

 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_5 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (47 2)  (755 242)  (755 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (708 243)  (708 243)  routing T_14_15.glb_netwk_5 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 243)  (741 243)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_1
 (34 3)  (742 243)  (742 243)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (45 3)  (753 243)  (753 243)  LC_1 Logic Functioning bit
 (0 4)  (708 244)  (708 244)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (716 244)  (716 244)  routing T_14_15.sp4_h_l_45 <X> T_14_15.sp4_h_r_4
 (10 4)  (718 244)  (718 244)  routing T_14_15.sp4_h_l_45 <X> T_14_15.sp4_h_r_4
 (16 4)  (724 244)  (724 244)  routing T_14_15.sp12_h_r_9 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (0 5)  (708 245)  (708 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (723 247)  (723 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (12 12)  (720 252)  (720 252)  routing T_14_15.sp4_v_t_46 <X> T_14_15.sp4_h_r_11
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp4_v_t_30 <X> T_14_15.lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.sp4_v_t_30 <X> T_14_15.lc_trk_g3_3
 (25 12)  (733 252)  (733 252)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g3_2
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g3_2
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 254)  (723 254)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g3_5
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g3_5


LogicTile_15_15

 (8 2)  (770 242)  (770 242)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_h_l_36
 (3 7)  (765 247)  (765 247)  routing T_15_15.sp12_h_l_23 <X> T_15_15.sp12_v_t_23
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (46 8)  (808 248)  (808 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (813 248)  (813 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (14 13)  (776 253)  (776 253)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (25 14)  (787 254)  (787 254)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g3_6
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 255)  (785 255)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g3_6
 (24 15)  (786 255)  (786 255)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g3_6


LogicTile_16_15

 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (3 3)  (819 243)  (819 243)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_l_23
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp12_h_r_12 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (0 4)  (816 244)  (816 244)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (819 244)  (819 244)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_r_0
 (0 5)  (816 245)  (816 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (1 5)  (817 245)  (817 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (3 5)  (819 245)  (819 245)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_r_0
 (3 6)  (819 246)  (819 246)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_v_t_23
 (15 8)  (831 248)  (831 248)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g2_1
 (16 8)  (832 248)  (832 248)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 248)  (834 248)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g2_1
 (18 9)  (834 249)  (834 249)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g2_1
 (21 10)  (837 250)  (837 250)  routing T_16_15.sp4_h_r_39 <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 250)  (839 250)  routing T_16_15.sp4_h_r_39 <X> T_16_15.lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.sp4_h_r_39 <X> T_16_15.lc_trk_g2_7
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (52 10)  (868 250)  (868 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 251)  (849 251)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.input_2_5
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (45 11)  (861 251)  (861 251)  LC_5 Logic Functioning bit
 (15 12)  (831 252)  (831 252)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g3_1
 (16 12)  (832 252)  (832 252)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 252)  (837 252)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g3_3
 (19 13)  (835 253)  (835 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (5 3)  (879 243)  (879 243)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_t_37


LogicTile_21_15

 (3 9)  (1093 249)  (1093 249)  routing T_21_15.sp12_h_l_22 <X> T_21_15.sp12_v_b_1


IO_Tile_0_14

 (11 6)  (6 230)  (6 230)  routing T_0_14.span4_horz_13 <X> T_0_14.span4_vert_t_14
 (12 6)  (5 230)  (5 230)  routing T_0_14.span4_horz_13 <X> T_0_14.span4_vert_t_14


LogicTile_1_14

 (3 8)  (21 232)  (21 232)  routing T_1_14.sp12_h_r_1 <X> T_1_14.sp12_v_b_1
 (3 9)  (21 233)  (21 233)  routing T_1_14.sp12_h_r_1 <X> T_1_14.sp12_v_b_1


LogicTile_3_14

 (19 2)  (145 226)  (145 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (6 3)  (132 227)  (132 227)  routing T_3_14.sp4_h_r_0 <X> T_3_14.sp4_h_l_37
 (10 4)  (136 228)  (136 228)  routing T_3_14.sp4_v_t_46 <X> T_3_14.sp4_h_r_4


LogicTile_5_14

 (14 0)  (248 224)  (248 224)  routing T_5_14.sp4_h_r_8 <X> T_5_14.lc_trk_g0_0
 (15 1)  (249 225)  (249 225)  routing T_5_14.sp4_h_r_8 <X> T_5_14.lc_trk_g0_0
 (16 1)  (250 225)  (250 225)  routing T_5_14.sp4_h_r_8 <X> T_5_14.lc_trk_g0_0
 (17 1)  (251 225)  (251 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (1 2)  (235 226)  (235 226)  routing T_5_14.glb_netwk_5 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (236 226)  (236 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (234 227)  (234 227)  routing T_5_14.glb_netwk_5 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (1 4)  (235 228)  (235 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (256 228)  (256 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (257 228)  (257 228)  routing T_5_14.sp4_h_r_3 <X> T_5_14.lc_trk_g1_3
 (24 4)  (258 228)  (258 228)  routing T_5_14.sp4_h_r_3 <X> T_5_14.lc_trk_g1_3
 (0 5)  (234 229)  (234 229)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (1 5)  (235 229)  (235 229)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (21 5)  (255 229)  (255 229)  routing T_5_14.sp4_h_r_3 <X> T_5_14.lc_trk_g1_3
 (27 8)  (261 232)  (261 232)  routing T_5_14.lc_trk_g3_0 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 232)  (262 232)  routing T_5_14.lc_trk_g3_0 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 232)  (263 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 232)  (265 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 232)  (266 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 232)  (267 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 232)  (268 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 232)  (269 232)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.input_2_4
 (39 8)  (273 232)  (273 232)  LC_4 Logic Functioning bit
 (40 8)  (274 232)  (274 232)  LC_4 Logic Functioning bit
 (41 8)  (275 232)  (275 232)  LC_4 Logic Functioning bit
 (43 8)  (277 232)  (277 232)  LC_4 Logic Functioning bit
 (45 8)  (279 232)  (279 232)  LC_4 Logic Functioning bit
 (46 8)  (280 232)  (280 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (263 233)  (263 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 233)  (266 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (267 233)  (267 233)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.input_2_4
 (39 9)  (273 233)  (273 233)  LC_4 Logic Functioning bit
 (40 9)  (274 233)  (274 233)  LC_4 Logic Functioning bit
 (45 9)  (279 233)  (279 233)  LC_4 Logic Functioning bit
 (14 11)  (248 235)  (248 235)  routing T_5_14.sp4_h_l_17 <X> T_5_14.lc_trk_g2_4
 (15 11)  (249 235)  (249 235)  routing T_5_14.sp4_h_l_17 <X> T_5_14.lc_trk_g2_4
 (16 11)  (250 235)  (250 235)  routing T_5_14.sp4_h_l_17 <X> T_5_14.lc_trk_g2_4
 (17 11)  (251 235)  (251 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 13)  (248 237)  (248 237)  routing T_5_14.sp4_r_v_b_40 <X> T_5_14.lc_trk_g3_0
 (17 13)  (251 237)  (251 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (234 238)  (234 238)  routing T_5_14.glb_netwk_4 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 238)  (235 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (245 238)  (245 238)  routing T_5_14.sp4_h_r_5 <X> T_5_14.sp4_v_t_46
 (13 14)  (247 238)  (247 238)  routing T_5_14.sp4_h_r_5 <X> T_5_14.sp4_v_t_46
 (12 15)  (246 239)  (246 239)  routing T_5_14.sp4_h_r_5 <X> T_5_14.sp4_v_t_46
 (15 15)  (249 239)  (249 239)  routing T_5_14.sp4_v_t_33 <X> T_5_14.lc_trk_g3_4
 (16 15)  (250 239)  (250 239)  routing T_5_14.sp4_v_t_33 <X> T_5_14.lc_trk_g3_4
 (17 15)  (251 239)  (251 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_7_14

 (22 2)  (364 226)  (364 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (365 226)  (365 226)  routing T_7_14.sp12_h_l_12 <X> T_7_14.lc_trk_g0_7
 (3 8)  (345 232)  (345 232)  routing T_7_14.sp12_h_r_1 <X> T_7_14.sp12_v_b_1
 (3 9)  (345 233)  (345 233)  routing T_7_14.sp12_h_r_1 <X> T_7_14.sp12_v_b_1
 (15 10)  (357 234)  (357 234)  routing T_7_14.sp4_h_l_16 <X> T_7_14.lc_trk_g2_5
 (16 10)  (358 234)  (358 234)  routing T_7_14.sp4_h_l_16 <X> T_7_14.lc_trk_g2_5
 (17 10)  (359 234)  (359 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (360 235)  (360 235)  routing T_7_14.sp4_h_l_16 <X> T_7_14.lc_trk_g2_5
 (29 12)  (371 236)  (371 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 236)  (372 236)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 236)  (373 236)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 236)  (374 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 236)  (375 236)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 236)  (378 236)  LC_6 Logic Functioning bit
 (37 12)  (379 236)  (379 236)  LC_6 Logic Functioning bit
 (38 12)  (380 236)  (380 236)  LC_6 Logic Functioning bit
 (39 12)  (381 236)  (381 236)  LC_6 Logic Functioning bit
 (40 12)  (382 236)  (382 236)  LC_6 Logic Functioning bit
 (42 12)  (384 236)  (384 236)  LC_6 Logic Functioning bit
 (30 13)  (372 237)  (372 237)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 237)  (378 237)  LC_6 Logic Functioning bit
 (37 13)  (379 237)  (379 237)  LC_6 Logic Functioning bit
 (38 13)  (380 237)  (380 237)  LC_6 Logic Functioning bit
 (39 13)  (381 237)  (381 237)  LC_6 Logic Functioning bit
 (40 13)  (382 237)  (382 237)  LC_6 Logic Functioning bit
 (42 13)  (384 237)  (384 237)  LC_6 Logic Functioning bit


LogicTile_9_14

 (12 6)  (450 230)  (450 230)  routing T_9_14.sp4_v_t_40 <X> T_9_14.sp4_h_l_40
 (4 7)  (442 231)  (442 231)  routing T_9_14.sp4_h_r_7 <X> T_9_14.sp4_h_l_38
 (6 7)  (444 231)  (444 231)  routing T_9_14.sp4_h_r_7 <X> T_9_14.sp4_h_l_38
 (11 7)  (449 231)  (449 231)  routing T_9_14.sp4_v_t_40 <X> T_9_14.sp4_h_l_40
 (12 10)  (450 234)  (450 234)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_h_l_45
 (13 11)  (451 235)  (451 235)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_h_l_45


LogicTile_10_14

 (19 2)  (511 226)  (511 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_14

 (19 10)  (565 234)  (565 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_12_14

 (3 2)  (603 226)  (603 226)  routing T_12_14.sp12_v_t_23 <X> T_12_14.sp12_h_l_23


LogicTile_13_14

 (12 6)  (666 230)  (666 230)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (11 7)  (665 231)  (665 231)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (13 7)  (667 231)  (667 231)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (3 10)  (657 234)  (657 234)  routing T_13_14.sp12_v_t_22 <X> T_13_14.sp12_h_l_22
 (8 10)  (662 234)  (662 234)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_l_42
 (9 10)  (663 234)  (663 234)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_l_42


LogicTile_14_14

 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (47 6)  (755 230)  (755 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g2_6
 (14 12)  (722 236)  (722 236)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g3_0
 (14 13)  (722 237)  (722 237)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g3_0
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0


LogicTile_15_14

 (8 3)  (770 227)  (770 227)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_v_t_36
 (9 3)  (771 227)  (771 227)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_v_t_36
 (10 3)  (772 227)  (772 227)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_v_t_36


LogicTile_16_14

 (15 0)  (831 224)  (831 224)  routing T_16_14.sp4_v_b_17 <X> T_16_14.lc_trk_g0_1
 (16 0)  (832 224)  (832 224)  routing T_16_14.sp4_v_b_17 <X> T_16_14.lc_trk_g0_1
 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_5 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (46 2)  (862 226)  (862 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_5 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (53 3)  (869 227)  (869 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (837 228)  (837 228)  routing T_16_14.wire_logic_cluster/lc_3/out <X> T_16_14.lc_trk_g1_3
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 231)  (847 231)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (25 8)  (841 232)  (841 232)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g2_2
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g2_2
 (25 9)  (841 233)  (841 233)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g2_2
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp12_v_b_11 <X> T_16_14.lc_trk_g3_3


LogicTile_32_14

 (9 11)  (1681 235)  (1681 235)  routing T_32_14.sp4_v_b_11 <X> T_32_14.sp4_v_t_42
 (10 11)  (1682 235)  (1682 235)  routing T_32_14.sp4_v_b_11 <X> T_32_14.sp4_v_t_42


LogicTile_5_13

 (11 0)  (245 208)  (245 208)  routing T_5_13.sp4_v_t_46 <X> T_5_13.sp4_v_b_2
 (12 1)  (246 209)  (246 209)  routing T_5_13.sp4_v_t_46 <X> T_5_13.sp4_v_b_2


LogicTile_9_12

 (11 2)  (449 194)  (449 194)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_t_39
 (13 2)  (451 194)  (451 194)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_t_39
 (12 3)  (450 195)  (450 195)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_t_39


LogicTile_13_12

 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (45 1)  (699 193)  (699 193)  LC_0 Logic Functioning bit
 (46 1)  (700 193)  (700 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (11 11)  (665 203)  (665 203)  routing T_13_12.sp4_h_r_0 <X> T_13_12.sp4_h_l_45
 (13 11)  (667 203)  (667 203)  routing T_13_12.sp4_h_r_0 <X> T_13_12.sp4_h_l_45
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_v_t_30 <X> T_13_12.lc_trk_g3_3
 (24 12)  (678 204)  (678 204)  routing T_13_12.sp4_v_t_30 <X> T_13_12.lc_trk_g3_3
 (0 14)  (654 206)  (654 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_3_11

 (3 4)  (129 180)  (129 180)  routing T_3_11.sp12_v_b_0 <X> T_3_11.sp12_h_r_0
 (3 5)  (129 181)  (129 181)  routing T_3_11.sp12_v_b_0 <X> T_3_11.sp12_h_r_0


LogicTile_13_11

 (2 12)  (656 188)  (656 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_11

 (10 7)  (826 183)  (826 183)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_v_t_41


LogicTile_32_11

 (16 8)  (1688 184)  (1688 184)  routing T_32_11.sp4_v_t_12 <X> T_32_11.lc_trk_g2_1
 (17 8)  (1689 184)  (1689 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1690 184)  (1690 184)  routing T_32_11.sp4_v_t_12 <X> T_32_11.lc_trk_g2_1
 (16 9)  (1688 185)  (1688 185)  routing T_32_11.sp12_v_b_8 <X> T_32_11.lc_trk_g2_0
 (17 9)  (1689 185)  (1689 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (32 14)  (1704 190)  (1704 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1705 190)  (1705 190)  routing T_32_11.lc_trk_g2_0 <X> T_32_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (1709 190)  (1709 190)  LC_7 Logic Functioning bit
 (39 14)  (1711 190)  (1711 190)  LC_7 Logic Functioning bit
 (51 14)  (1723 190)  (1723 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (1700 191)  (1700 191)  routing T_32_11.lc_trk_g2_1 <X> T_32_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1701 191)  (1701 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (1708 191)  (1708 191)  LC_7 Logic Functioning bit
 (38 15)  (1710 191)  (1710 191)  LC_7 Logic Functioning bit


LogicTile_5_10

 (19 9)  (253 169)  (253 169)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_7_10

 (3 4)  (345 164)  (345 164)  routing T_7_10.sp12_v_t_23 <X> T_7_10.sp12_h_r_0


LogicTile_19_10

 (3 5)  (985 165)  (985 165)  routing T_19_10.sp12_h_l_23 <X> T_19_10.sp12_h_r_0


LogicTile_31_10

 (3 1)  (1621 161)  (1621 161)  routing T_31_10.sp12_h_l_23 <X> T_31_10.sp12_v_b_0


IO_Tile_0_9

 (13 3)  (4 147)  (4 147)  routing T_0_9.span4_horz_31 <X> T_0_9.span4_vert_b_1


LogicTile_1_9

 (7 12)  (25 156)  (25 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_2_9

 (8 10)  (80 154)  (80 154)  routing T_2_9.sp4_h_r_7 <X> T_2_9.sp4_h_l_42
 (7 12)  (79 156)  (79 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_3_9

 (7 12)  (133 156)  (133 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (133 159)  (133 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_4_9

 (15 0)  (195 144)  (195 144)  routing T_4_9.sp12_h_r_1 <X> T_4_9.lc_trk_g0_1
 (17 0)  (197 144)  (197 144)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (198 144)  (198 144)  routing T_4_9.sp12_h_r_1 <X> T_4_9.lc_trk_g0_1
 (18 1)  (198 145)  (198 145)  routing T_4_9.sp12_h_r_1 <X> T_4_9.lc_trk_g0_1
 (29 4)  (209 148)  (209 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 148)  (212 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 148)  (213 148)  routing T_4_9.lc_trk_g2_1 <X> T_4_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 148)  (216 148)  LC_2 Logic Functioning bit
 (38 4)  (218 148)  (218 148)  LC_2 Logic Functioning bit
 (51 4)  (231 148)  (231 148)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (28 5)  (208 149)  (208 149)  routing T_4_9.lc_trk_g2_0 <X> T_4_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 149)  (209 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (17 8)  (197 152)  (197 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (14 9)  (194 153)  (194 153)  routing T_4_9.sp12_v_b_16 <X> T_4_9.lc_trk_g2_0
 (16 9)  (196 153)  (196 153)  routing T_4_9.sp12_v_b_16 <X> T_4_9.lc_trk_g2_0
 (17 9)  (197 153)  (197 153)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (198 153)  (198 153)  routing T_4_9.sp4_r_v_b_33 <X> T_4_9.lc_trk_g2_1
 (7 12)  (187 156)  (187 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (187 159)  (187 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_9

 (12 0)  (246 144)  (246 144)  routing T_5_9.sp4_v_t_39 <X> T_5_9.sp4_h_r_2
 (25 0)  (259 144)  (259 144)  routing T_5_9.sp12_h_r_2 <X> T_5_9.lc_trk_g0_2
 (22 1)  (256 145)  (256 145)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (258 145)  (258 145)  routing T_5_9.sp12_h_r_2 <X> T_5_9.lc_trk_g0_2
 (25 1)  (259 145)  (259 145)  routing T_5_9.sp12_h_r_2 <X> T_5_9.lc_trk_g0_2
 (22 5)  (256 149)  (256 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (257 149)  (257 149)  routing T_5_9.sp4_h_r_2 <X> T_5_9.lc_trk_g1_2
 (24 5)  (258 149)  (258 149)  routing T_5_9.sp4_h_r_2 <X> T_5_9.lc_trk_g1_2
 (25 5)  (259 149)  (259 149)  routing T_5_9.sp4_h_r_2 <X> T_5_9.lc_trk_g1_2
 (22 9)  (256 153)  (256 153)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (257 153)  (257 153)  routing T_5_9.sp12_v_b_18 <X> T_5_9.lc_trk_g2_2
 (25 9)  (259 153)  (259 153)  routing T_5_9.sp12_v_b_18 <X> T_5_9.lc_trk_g2_2
 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3

 (29 10)  (263 154)  (263 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 154)  (266 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 154)  (267 154)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (26 11)  (260 155)  (260 155)  routing T_5_9.lc_trk_g1_2 <X> T_5_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 155)  (261 155)  routing T_5_9.lc_trk_g1_2 <X> T_5_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 155)  (263 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 155)  (264 155)  routing T_5_9.lc_trk_g0_2 <X> T_5_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 155)  (265 155)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 155)  (271 155)  LC_5 Logic Functioning bit
 (39 11)  (273 155)  (273 155)  LC_5 Logic Functioning bit
 (47 11)  (281 155)  (281 155)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (7 12)  (241 156)  (241 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (241 157)  (241 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_9

 (7 12)  (295 156)  (295 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_9

 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (349 156)  (349 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (349 157)  (349 157)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_8_9



LogicTile_9_9

 (7 11)  (445 155)  (445 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 12)  (445 156)  (445 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_10_9

 (7 12)  (499 156)  (499 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_11_9

 (7 9)  (553 153)  (553 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 9)  (607 153)  (607 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 9)  (661 153)  (661 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 12)  (661 156)  (661 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_14_9

 (7 12)  (715 156)  (715 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_15_9

 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_16_9

 (3 10)  (819 154)  (819 154)  routing T_16_9.sp12_v_t_22 <X> T_16_9.sp12_h_l_22
 (3 12)  (819 156)  (819 156)  routing T_16_9.sp12_v_t_22 <X> T_16_9.sp12_h_r_1
 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (2 10)  (1308 154)  (1308 154)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (11 9)  (1467 153)  (1467 153)  routing T_28_9.sp4_h_l_45 <X> T_28_9.sp4_h_r_8


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (10 3)  (1682 147)  (1682 147)  routing T_32_9.sp4_h_l_45 <X> T_32_9.sp4_v_t_36
 (13 8)  (1685 152)  (1685 152)  routing T_32_9.sp4_h_l_45 <X> T_32_9.sp4_v_b_8
 (12 9)  (1684 153)  (1684 153)  routing T_32_9.sp4_h_l_45 <X> T_32_9.sp4_v_b_8


IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8

 (19 7)  (37 135)  (37 135)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (3 4)  (765 132)  (765 132)  routing T_15_8.sp12_v_t_23 <X> T_15_8.sp12_h_r_0


LogicTile_16_8

 (3 12)  (819 140)  (819 140)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_h_r_1


LogicTile_17_8

 (3 4)  (877 132)  (877 132)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_r_0


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (3 8)  (1147 136)  (1147 136)  routing T_22_8.sp12_v_t_22 <X> T_22_8.sp12_v_b_1


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (3 1)  (1405 129)  (1405 129)  routing T_27_8.sp12_h_l_23 <X> T_27_8.sp12_v_b_0
 (2 14)  (1404 142)  (1404 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_8



LogicTile_29_8

 (3 1)  (1513 129)  (1513 129)  routing T_29_8.sp12_h_l_23 <X> T_29_8.sp12_v_b_0


LogicTile_30_8

 (8 13)  (1572 141)  (1572 141)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_v_b_10
 (9 13)  (1573 141)  (1573 141)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_v_b_10


LogicTile_31_8



LogicTile_32_8

 (15 6)  (1687 134)  (1687 134)  routing T_32_8.sp4_v_b_21 <X> T_32_8.lc_trk_g1_5
 (16 6)  (1688 134)  (1688 134)  routing T_32_8.sp4_v_b_21 <X> T_32_8.lc_trk_g1_5
 (17 6)  (1689 134)  (1689 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 12)  (1694 140)  (1694 140)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1695 140)  (1695 140)  routing T_32_8.sp12_v_b_19 <X> T_32_8.lc_trk_g3_3
 (21 13)  (1693 141)  (1693 141)  routing T_32_8.sp12_v_b_19 <X> T_32_8.lc_trk_g3_3
 (14 14)  (1686 142)  (1686 142)  routing T_32_8.sp4_v_t_17 <X> T_32_8.lc_trk_g3_4
 (26 14)  (1698 142)  (1698 142)  routing T_32_8.lc_trk_g3_4 <X> T_32_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (1699 142)  (1699 142)  routing T_32_8.lc_trk_g3_3 <X> T_32_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (1700 142)  (1700 142)  routing T_32_8.lc_trk_g3_3 <X> T_32_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (1701 142)  (1701 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1703 142)  (1703 142)  routing T_32_8.lc_trk_g1_5 <X> T_32_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (1704 142)  (1704 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1706 142)  (1706 142)  routing T_32_8.lc_trk_g1_5 <X> T_32_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (1708 142)  (1708 142)  LC_7 Logic Functioning bit
 (38 14)  (1710 142)  (1710 142)  LC_7 Logic Functioning bit
 (41 14)  (1713 142)  (1713 142)  LC_7 Logic Functioning bit
 (43 14)  (1715 142)  (1715 142)  LC_7 Logic Functioning bit
 (16 15)  (1688 143)  (1688 143)  routing T_32_8.sp4_v_t_17 <X> T_32_8.lc_trk_g3_4
 (17 15)  (1689 143)  (1689 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (1699 143)  (1699 143)  routing T_32_8.lc_trk_g3_4 <X> T_32_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (1700 143)  (1700 143)  routing T_32_8.lc_trk_g3_4 <X> T_32_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (1701 143)  (1701 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1702 143)  (1702 143)  routing T_32_8.lc_trk_g3_3 <X> T_32_8.wire_logic_cluster/lc_7/in_1
 (37 15)  (1709 143)  (1709 143)  LC_7 Logic Functioning bit
 (39 15)  (1711 143)  (1711 143)  LC_7 Logic Functioning bit
 (41 15)  (1713 143)  (1713 143)  LC_7 Logic Functioning bit
 (43 15)  (1715 143)  (1715 143)  LC_7 Logic Functioning bit
 (48 15)  (1720 143)  (1720 143)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


IO_Tile_33_8



IO_Tile_0_7

 (5 0)  (12 112)  (12 112)  routing T_0_7.span4_vert_b_9 <X> T_0_7.lc_trk_g0_1
 (7 0)  (10 112)  (10 112)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 112)  (9 112)  routing T_0_7.span4_vert_b_9 <X> T_0_7.lc_trk_g0_1
 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 115)  (0 115)  IOB_0 IO Functioning bit
 (17 5)  (0 117)  (0 117)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 121)  (14 121)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 122)  (1 122)  IOB_1 IO Functioning bit
 (13 11)  (4 123)  (4 123)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 125)  (0 125)  IOB_1 IO Functioning bit
 (16 14)  (1 126)  (1 126)  IOB_1 IO Functioning bit


LogicTile_4_7

 (6 0)  (186 112)  (186 112)  routing T_4_7.sp4_h_r_7 <X> T_4_7.sp4_v_b_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_h_l_23 <X> T_4_7.sp12_h_r_0


LogicTile_5_7

 (2 4)  (236 116)  (236 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_7

 (3 4)  (441 116)  (441 116)  routing T_9_7.sp12_v_t_23 <X> T_9_7.sp12_h_r_0


LogicTile_11_7

 (3 2)  (549 114)  (549 114)  routing T_11_7.sp12_v_t_23 <X> T_11_7.sp12_h_l_23


LogicTile_16_7

 (3 7)  (819 119)  (819 119)  routing T_16_7.sp12_h_l_23 <X> T_16_7.sp12_v_t_23


LogicTile_21_7

 (3 5)  (1093 117)  (1093 117)  routing T_21_7.sp12_h_l_23 <X> T_21_7.sp12_h_r_0


LogicTile_27_7

 (2 4)  (1404 116)  (1404 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_7

 (8 8)  (1572 120)  (1572 120)  routing T_30_7.sp4_h_l_42 <X> T_30_7.sp4_h_r_7


IO_Tile_33_7

 (13 3)  (1739 115)  (1739 115)  routing T_33_7.span4_horz_31 <X> T_33_7.span4_vert_b_1


LogicTile_7_6

 (19 9)  (361 105)  (361 105)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_22_6

 (3 4)  (1147 100)  (1147 100)  routing T_22_6.sp12_v_t_23 <X> T_22_6.sp12_h_r_0


LogicTile_32_6

 (31 2)  (1703 98)  (1703 98)  routing T_32_6.lc_trk_g3_5 <X> T_32_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (1704 98)  (1704 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1705 98)  (1705 98)  routing T_32_6.lc_trk_g3_5 <X> T_32_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (1706 98)  (1706 98)  routing T_32_6.lc_trk_g3_5 <X> T_32_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (1708 98)  (1708 98)  LC_1 Logic Functioning bit
 (38 2)  (1710 98)  (1710 98)  LC_1 Logic Functioning bit
 (48 2)  (1720 98)  (1720 98)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (1699 99)  (1699 99)  routing T_32_6.lc_trk_g1_0 <X> T_32_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (1701 99)  (1701 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (1709 99)  (1709 99)  LC_1 Logic Functioning bit
 (39 3)  (1711 99)  (1711 99)  LC_1 Logic Functioning bit
 (14 4)  (1686 100)  (1686 100)  routing T_32_6.bnr_op_0 <X> T_32_6.lc_trk_g1_0
 (14 5)  (1686 101)  (1686 101)  routing T_32_6.bnr_op_0 <X> T_32_6.lc_trk_g1_0
 (17 5)  (1689 101)  (1689 101)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (9 7)  (1681 103)  (1681 103)  routing T_32_6.sp4_v_b_4 <X> T_32_6.sp4_v_t_41
 (5 8)  (1677 104)  (1677 104)  routing T_32_6.sp4_v_b_0 <X> T_32_6.sp4_h_r_6
 (4 9)  (1676 105)  (1676 105)  routing T_32_6.sp4_v_b_0 <X> T_32_6.sp4_h_r_6
 (6 9)  (1678 105)  (1678 105)  routing T_32_6.sp4_v_b_0 <X> T_32_6.sp4_h_r_6
 (15 14)  (1687 110)  (1687 110)  routing T_32_6.sp4_v_t_32 <X> T_32_6.lc_trk_g3_5
 (16 14)  (1688 110)  (1688 110)  routing T_32_6.sp4_v_t_32 <X> T_32_6.lc_trk_g3_5
 (17 14)  (1689 110)  (1689 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (4 5)  (1730 101)  (1730 101)  routing T_33_6.span12_horz_20 <X> T_33_6.lc_trk_g0_4
 (6 5)  (1732 101)  (1732 101)  routing T_33_6.span12_horz_20 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (4 14)  (1730 110)  (1730 110)  routing T_33_6.span4_horz_6 <X> T_33_6.lc_trk_g1_6
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit
 (6 15)  (1732 111)  (1732 111)  routing T_33_6.span4_horz_6 <X> T_33_6.lc_trk_g1_6
 (7 15)  (1733 111)  (1733 111)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_6 lc_trk_g1_6


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (4 4)  (13 84)  (13 84)  routing T_0_5.span4_horz_36 <X> T_0_5.lc_trk_g0_4
 (13 4)  (4 84)  (4 84)  routing T_0_5.lc_trk_g0_4 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (5 5)  (12 85)  (12 85)  routing T_0_5.span4_horz_36 <X> T_0_5.lc_trk_g0_4
 (6 5)  (11 85)  (11 85)  routing T_0_5.span4_horz_36 <X> T_0_5.lc_trk_g0_4
 (7 5)  (10 85)  (10 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_1_5

 (8 2)  (26 82)  (26 82)  routing T_1_5.sp4_v_t_42 <X> T_1_5.sp4_h_l_36
 (9 2)  (27 82)  (27 82)  routing T_1_5.sp4_v_t_42 <X> T_1_5.sp4_h_l_36
 (10 2)  (28 82)  (28 82)  routing T_1_5.sp4_v_t_42 <X> T_1_5.sp4_h_l_36


LogicTile_2_5

 (3 7)  (75 87)  (75 87)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_v_t_23


LogicTile_3_5

 (3 4)  (129 84)  (129 84)  routing T_3_5.sp12_v_b_0 <X> T_3_5.sp12_h_r_0
 (3 5)  (129 85)  (129 85)  routing T_3_5.sp12_v_b_0 <X> T_3_5.sp12_h_r_0
 (3 6)  (129 86)  (129 86)  routing T_3_5.sp12_v_b_0 <X> T_3_5.sp12_v_t_23


LogicTile_10_5

 (3 5)  (495 85)  (495 85)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_h_r_0
 (3 7)  (495 87)  (495 87)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_v_t_23


LogicTile_14_5

 (2 0)  (710 80)  (710 80)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_5

 (3 5)  (765 85)  (765 85)  routing T_15_5.sp12_h_l_23 <X> T_15_5.sp12_h_r_0


LogicTile_17_5

 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1
 (11 12)  (885 92)  (885 92)  routing T_17_5.sp4_h_l_40 <X> T_17_5.sp4_v_b_11
 (13 12)  (887 92)  (887 92)  routing T_17_5.sp4_h_l_40 <X> T_17_5.sp4_v_b_11
 (12 13)  (886 93)  (886 93)  routing T_17_5.sp4_h_l_40 <X> T_17_5.sp4_v_b_11


LogicTile_27_5

 (3 7)  (1405 87)  (1405 87)  routing T_27_5.sp12_h_l_23 <X> T_27_5.sp12_v_t_23


LogicTile_28_5

 (2 14)  (1458 94)  (1458 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_5

 (4 9)  (1622 89)  (1622 89)  routing T_31_5.sp4_h_l_47 <X> T_31_5.sp4_h_r_6
 (6 9)  (1624 89)  (1624 89)  routing T_31_5.sp4_h_l_47 <X> T_31_5.sp4_h_r_6


LogicTile_32_5

 (10 0)  (1682 80)  (1682 80)  routing T_32_5.sp4_v_t_45 <X> T_32_5.sp4_h_r_1
 (15 0)  (1687 80)  (1687 80)  routing T_32_5.sp4_h_r_1 <X> T_32_5.lc_trk_g0_1
 (16 0)  (1688 80)  (1688 80)  routing T_32_5.sp4_h_r_1 <X> T_32_5.lc_trk_g0_1
 (17 0)  (1689 80)  (1689 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (1690 81)  (1690 81)  routing T_32_5.sp4_h_r_1 <X> T_32_5.lc_trk_g0_1
 (13 9)  (1685 89)  (1685 89)  routing T_32_5.sp4_v_t_38 <X> T_32_5.sp4_h_r_8
 (31 10)  (1703 90)  (1703 90)  routing T_32_5.lc_trk_g2_4 <X> T_32_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (1704 90)  (1704 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1705 90)  (1705 90)  routing T_32_5.lc_trk_g2_4 <X> T_32_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (1708 90)  (1708 90)  LC_5 Logic Functioning bit
 (38 10)  (1710 90)  (1710 90)  LC_5 Logic Functioning bit
 (14 11)  (1686 91)  (1686 91)  routing T_32_5.sp12_v_b_20 <X> T_32_5.lc_trk_g2_4
 (16 11)  (1688 91)  (1688 91)  routing T_32_5.sp12_v_b_20 <X> T_32_5.lc_trk_g2_4
 (17 11)  (1689 91)  (1689 91)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (29 11)  (1701 91)  (1701 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1709 91)  (1709 91)  LC_5 Logic Functioning bit
 (39 11)  (1711 91)  (1711 91)  LC_5 Logic Functioning bit
 (48 11)  (1720 91)  (1720 91)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 88)  (1730 88)  routing T_33_5.span4_horz_8 <X> T_33_5.lc_trk_g1_0
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 89)  (1730 89)  routing T_33_5.span4_horz_8 <X> T_33_5.lc_trk_g1_0
 (6 9)  (1732 89)  (1732 89)  routing T_33_5.span4_horz_8 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


LogicTile_10_4

 (3 4)  (495 68)  (495 68)  routing T_10_4.sp12_v_t_23 <X> T_10_4.sp12_h_r_0


LogicTile_22_4

 (3 5)  (1147 69)  (1147 69)  routing T_22_4.sp12_h_l_23 <X> T_22_4.sp12_h_r_0


LogicTile_27_4

 (3 12)  (1405 76)  (1405 76)  routing T_27_4.sp12_v_t_22 <X> T_27_4.sp12_h_r_1


LogicTile_30_4

 (9 13)  (1573 77)  (1573 77)  routing T_30_4.sp4_v_t_47 <X> T_30_4.sp4_v_b_10


LogicTile_32_4

 (22 1)  (1694 65)  (1694 65)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1695 65)  (1695 65)  routing T_32_4.sp12_h_r_10 <X> T_32_4.lc_trk_g0_2
 (32 8)  (1704 72)  (1704 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1705 72)  (1705 72)  routing T_32_4.lc_trk_g3_0 <X> T_32_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (1706 72)  (1706 72)  routing T_32_4.lc_trk_g3_0 <X> T_32_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (1709 72)  (1709 72)  LC_4 Logic Functioning bit
 (39 8)  (1711 72)  (1711 72)  LC_4 Logic Functioning bit
 (26 9)  (1698 73)  (1698 73)  routing T_32_4.lc_trk_g0_2 <X> T_32_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (1701 73)  (1701 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1708 73)  (1708 73)  LC_4 Logic Functioning bit
 (38 9)  (1710 73)  (1710 73)  LC_4 Logic Functioning bit
 (51 9)  (1723 73)  (1723 73)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 13)  (1687 77)  (1687 77)  routing T_32_4.tnr_op_0 <X> T_32_4.lc_trk_g3_0
 (17 13)  (1689 77)  (1689 77)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 76)  (1734 76)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g1_5
 (4 13)  (1730 77)  (1730 77)  routing T_33_4.span12_horz_20 <X> T_33_4.lc_trk_g1_4
 (6 13)  (1732 77)  (1732 77)  routing T_33_4.span12_horz_20 <X> T_33_4.lc_trk_g1_4
 (7 13)  (1733 77)  (1733 77)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (16 0)  (1 48)  (1 48)  IOB_0 IO Functioning bit
 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (12 4)  (5 52)  (5 52)  routing T_0_3.lc_trk_g1_5 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 52)  (4 52)  routing T_0_3.lc_trk_g1_5 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 52)  (1 52)  IOB_0 IO Functioning bit
 (13 5)  (4 53)  (4 53)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (5 9)  (12 57)  (12 57)  routing T_0_3.span4_horz_16 <X> T_0_3.lc_trk_g1_0
 (6 9)  (11 57)  (11 57)  routing T_0_3.span4_horz_16 <X> T_0_3.lc_trk_g1_0
 (7 9)  (10 57)  (10 57)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (12 10)  (5 58)  (5 58)  routing T_0_3.lc_trk_g1_0 <X> T_0_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 58)  (1 58)  IOB_1 IO Functioning bit
 (13 11)  (4 59)  (4 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 60)  (11 60)  routing T_0_3.span12_horz_13 <X> T_0_3.lc_trk_g1_5
 (7 12)  (10 60)  (10 60)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_13 lc_trk_g1_5
 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit
 (16 14)  (1 62)  (1 62)  IOB_1 IO Functioning bit


LogicTile_3_3

 (6 0)  (132 48)  (132 48)  routing T_3_3.sp4_h_r_7 <X> T_3_3.sp4_v_b_0
 (11 7)  (137 55)  (137 55)  routing T_3_3.sp4_h_r_9 <X> T_3_3.sp4_h_l_40
 (13 7)  (139 55)  (139 55)  routing T_3_3.sp4_h_r_9 <X> T_3_3.sp4_h_l_40


LogicTile_4_3

 (4 0)  (184 48)  (184 48)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_0
 (2 4)  (182 52)  (182 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_6_3

 (3 10)  (291 58)  (291 58)  routing T_6_3.sp12_v_t_22 <X> T_6_3.sp12_h_l_22


LogicTile_7_3

 (5 14)  (347 62)  (347 62)  routing T_7_3.sp4_v_t_44 <X> T_7_3.sp4_h_l_44
 (6 15)  (348 63)  (348 63)  routing T_7_3.sp4_v_t_44 <X> T_7_3.sp4_h_l_44


LogicTile_10_3

 (3 2)  (495 50)  (495 50)  routing T_10_3.sp12_v_t_23 <X> T_10_3.sp12_h_l_23


LogicTile_16_3

 (3 6)  (819 54)  (819 54)  routing T_16_3.sp12_v_b_0 <X> T_16_3.sp12_v_t_23


LogicTile_21_3

 (3 12)  (1093 60)  (1093 60)  routing T_21_3.sp12_v_t_22 <X> T_21_3.sp12_h_r_1


LogicTile_28_3

 (2 6)  (1458 54)  (1458 54)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_3

 (4 8)  (1622 56)  (1622 56)  routing T_31_3.sp4_h_l_43 <X> T_31_3.sp4_v_b_6
 (5 9)  (1623 57)  (1623 57)  routing T_31_3.sp4_h_l_43 <X> T_31_3.sp4_v_b_6


LogicTile_32_3

 (3 6)  (1675 54)  (1675 54)  routing T_32_3.sp12_h_r_0 <X> T_32_3.sp12_v_t_23
 (3 7)  (1675 55)  (1675 55)  routing T_32_3.sp12_h_r_0 <X> T_32_3.sp12_v_t_23


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 49)  (1743 49)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 50)  (1734 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (17 3)  (1743 51)  (1743 51)  IOB_0 IO Functioning bit
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 57)  (1729 57)  IO control bit: IORIGHT_IE_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_22_2

 (19 7)  (1163 39)  (1163 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_32_2

 (12 0)  (1684 32)  (1684 32)  routing T_32_2.sp4_v_t_39 <X> T_32_2.sp4_h_r_2
 (8 7)  (1680 39)  (1680 39)  routing T_32_2.sp4_h_r_4 <X> T_32_2.sp4_v_t_41
 (9 7)  (1681 39)  (1681 39)  routing T_32_2.sp4_h_r_4 <X> T_32_2.sp4_v_t_41


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (4 2)  (1730 34)  (1730 34)  routing T_33_2.span4_horz_2 <X> T_33_2.lc_trk_g0_2
 (6 3)  (1732 35)  (1732 35)  routing T_33_2.span4_horz_2 <X> T_33_2.lc_trk_g0_2
 (7 3)  (1733 35)  (1733 35)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_2 lc_trk_g0_2
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_2 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (0 9)  (1726 41)  (1726 41)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit


LogicTile_17_1

 (3 4)  (877 20)  (877 20)  routing T_17_1.sp12_v_b_0 <X> T_17_1.sp12_h_r_0
 (3 5)  (877 21)  (877 21)  routing T_17_1.sp12_v_b_0 <X> T_17_1.sp12_h_r_0
 (13 12)  (887 28)  (887 28)  routing T_17_1.sp4_v_t_46 <X> T_17_1.sp4_v_b_11


LogicTile_27_1

 (19 6)  (1421 22)  (1421 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_1

 (3 5)  (1513 21)  (1513 21)  routing T_29_1.sp12_h_l_23 <X> T_29_1.sp12_h_r_0


LogicTile_32_1

 (4 5)  (1676 21)  (1676 21)  routing T_32_1.sp4_v_t_47 <X> T_32_1.sp4_h_r_3


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (6 2)  (1732 18)  (1732 18)  routing T_33_1.span4_horz_3 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
 (8 2)  (1734 18)  (1734 18)  routing T_33_1.span4_horz_3 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span12_horz_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (1734 30)  (1734 30)  routing T_33_1.span12_horz_7 <X> T_33_1.lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span12_horz_7 <X> T_33_1.lc_trk_g1_7


IO_Tile_3_0

 (16 0)  (130 15)  (130 15)  IOB_0 IO Functioning bit
 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (17 2)  (131 12)  (131 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (11 4)  (159 11)  (159 11)  routing T_3_0.lc_trk_g1_0 <X> T_3_0.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (131 11)  (131 11)  IOB_0 IO Functioning bit
 (11 5)  (159 10)  (159 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0

 (3 6)  (153 8)  (153 8)  IO control bit: IODOWN_IE_1

 (16 8)  (130 7)  (130 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (153 6)  (153 6)  IO control bit: IODOWN_IE_0

 (4 9)  (142 6)  (142 6)  routing T_3_0.span4_vert_24 <X> T_3_0.lc_trk_g1_0
 (5 9)  (143 6)  (143 6)  routing T_3_0.span4_vert_24 <X> T_3_0.lc_trk_g1_0
 (6 9)  (144 6)  (144 6)  routing T_3_0.span4_vert_24 <X> T_3_0.lc_trk_g1_0
 (7 9)  (145 6)  (145 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit


IO_Tile_4_0

 (16 0)  (184 15)  (184 15)  IOB_0 IO Functioning bit
 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (4 1)  (196 14)  (196 14)  routing T_4_0.span4_vert_24 <X> T_4_0.lc_trk_g0_0
 (5 1)  (197 14)  (197 14)  routing T_4_0.span4_vert_24 <X> T_4_0.lc_trk_g0_0
 (6 1)  (198 14)  (198 14)  routing T_4_0.span4_vert_24 <X> T_4_0.lc_trk_g0_0
 (7 1)  (199 14)  (199 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (16 4)  (184 11)  (184 11)  IOB_0 IO Functioning bit
 (13 5)  (215 10)  (215 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_4 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g1_4 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (196 2)  (196 2)  routing T_4_0.span12_vert_20 <X> T_4_0.lc_trk_g1_4
 (6 13)  (198 2)  (198 2)  routing T_4_0.span12_vert_20 <X> T_4_0.lc_trk_g1_4
 (7 13)  (199 2)  (199 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (1 3)  (571 13)  (571 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (551 13)  (551 13)  IOB_0 IO Functioning bit
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (573 6)  (573 6)  IO control bit: BIODOWN_IE_0



IO_Tile_15_0

 (14 1)  (798 14)  (798 14)  routing T_15_0.span4_horz_l_12 <X> T_15_0.span4_horz_r_0


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (15 4)  (853 11)  (853 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 10)  (852 10)  routing T_16_0.lc_trk_g1_4 <X> T_16_0.wire_gbuf/in
 (15 5)  (853 10)  (853 10)  routing T_16_0.lc_trk_g1_4 <X> T_16_0.wire_gbuf/in
 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (16 9)  (820 6)  (820 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (4 13)  (832 2)  (832 2)  routing T_16_0.span4_horz_r_4 <X> T_16_0.lc_trk_g1_4
 (5 13)  (833 2)  (833 2)  routing T_16_0.span4_horz_r_4 <X> T_16_0.lc_trk_g1_4
 (7 13)  (835 2)  (835 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 1)  (879 14)  (879 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (6 2)  (892 12)  (892 12)  routing T_17_0.span4_vert_11 <X> T_17_0.lc_trk_g0_3
 (7 2)  (893 12)  (893 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (894 12)  (894 12)  routing T_17_0.span4_vert_11 <X> T_17_0.lc_trk_g0_3
 (8 3)  (894 13)  (894 13)  routing T_17_0.span4_vert_11 <X> T_17_0.lc_trk_g0_3
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (14 4)  (910 11)  (910 11)  routing T_17_0.lc_trk_g0_3 <X> T_17_0.wire_gbuf/in
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_22_0

 (13 3)  (1179 13)  (1179 13)  routing T_22_0.span4_vert_31 <X> T_22_0.span4_horz_r_1


IO_Tile_26_0

 (14 3)  (1384 13)  (1384 13)  routing T_26_0.span4_horz_l_13 <X> T_26_0.span4_horz_r_1


IO_Tile_27_0

 (13 13)  (1437 2)  (1437 2)  routing T_27_0.span4_vert_19 <X> T_27_0.span4_horz_r_3
 (14 13)  (1438 2)  (1438 2)  routing T_27_0.span4_vert_19 <X> T_27_0.span4_horz_r_3


IO_Tile_29_0

 (16 0)  (1514 15)  (1514 15)  IOB_0 IO Functioning bit
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (12 4)  (1544 11)  (1544 11)  routing T_29_0.lc_trk_g1_5 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 11)  (1545 11)  routing T_29_0.lc_trk_g1_5 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 11)  (1514 11)  IOB_0 IO Functioning bit
 (13 5)  (1545 10)  (1545 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (6 6)  (1528 8)  (1528 8)  routing T_29_0.span12_vert_15 <X> T_29_0.lc_trk_g0_7
 (7 6)  (1529 8)  (1529 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g0_7 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g0_7 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1527 3)  (1527 3)  routing T_29_0.span4_horz_r_13 <X> T_29_0.lc_trk_g1_5
 (7 12)  (1529 3)  (1529 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1530 3)  (1530 3)  routing T_29_0.span4_horz_r_13 <X> T_29_0.lc_trk_g1_5
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (16 0)  (1568 15)  (1568 15)  IOB_0 IO Functioning bit
 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1569 13)  (1569 13)  IOB_0 IO Functioning bit
 (12 4)  (1598 11)  (1598 11)  routing T_30_0.lc_trk_g1_7 <X> T_30_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1599 11)  (1599 11)  routing T_30_0.lc_trk_g1_7 <X> T_30_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1568 11)  (1568 11)  IOB_0 IO Functioning bit
 (12 5)  (1598 10)  (1598 10)  routing T_30_0.lc_trk_g1_7 <X> T_30_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 10)  (1599 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (5 6)  (1581 8)  (1581 8)  routing T_30_0.span4_vert_47 <X> T_30_0.lc_trk_g0_7
 (6 6)  (1582 8)  (1582 8)  routing T_30_0.span4_vert_47 <X> T_30_0.lc_trk_g0_7
 (7 6)  (1583 8)  (1583 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1584 8)  (1584 8)  routing T_30_0.span4_vert_47 <X> T_30_0.lc_trk_g0_7
 (8 7)  (1584 9)  (1584 9)  routing T_30_0.span4_vert_47 <X> T_30_0.lc_trk_g0_7
 (13 10)  (1599 4)  (1599 4)  routing T_30_0.lc_trk_g0_7 <X> T_30_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 4)  (1568 4)  IOB_1 IO Functioning bit
 (12 11)  (1598 5)  (1598 5)  routing T_30_0.lc_trk_g0_7 <X> T_30_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 5)  (1599 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 2)  (1569 2)  IOB_1 IO Functioning bit
 (5 14)  (1581 0)  (1581 0)  routing T_30_0.span4_horz_r_15 <X> T_30_0.lc_trk_g1_7
 (7 14)  (1583 0)  (1583 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1584 0)  (1584 0)  routing T_30_0.span4_horz_r_15 <X> T_30_0.lc_trk_g1_7
 (16 14)  (1568 0)  (1568 0)  IOB_1 IO Functioning bit


IO_Tile_31_0

 (16 0)  (1622 15)  (1622 15)  IOB_0 IO Functioning bit
 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (1636 12)  (1636 12)  routing T_31_0.span12_vert_19 <X> T_31_0.lc_trk_g0_3
 (7 2)  (1637 12)  (1637 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (1638 13)  (1638 13)  routing T_31_0.span12_vert_19 <X> T_31_0.lc_trk_g0_3
 (17 3)  (1623 13)  (1623 13)  IOB_0 IO Functioning bit
 (13 4)  (1653 11)  (1653 11)  routing T_31_0.lc_trk_g0_6 <X> T_31_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 11)  (1622 11)  IOB_0 IO Functioning bit
 (12 5)  (1652 10)  (1652 10)  routing T_31_0.lc_trk_g0_6 <X> T_31_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 10)  (1653 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0

 (4 7)  (1634 9)  (1634 9)  routing T_31_0.span4_vert_30 <X> T_31_0.lc_trk_g0_6
 (5 7)  (1635 9)  (1635 9)  routing T_31_0.span4_vert_30 <X> T_31_0.lc_trk_g0_6
 (6 7)  (1636 9)  (1636 9)  routing T_31_0.span4_vert_30 <X> T_31_0.lc_trk_g0_6
 (7 7)  (1637 9)  (1637 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_30 lc_trk_g0_6
 (16 10)  (1622 4)  (1622 4)  IOB_1 IO Functioning bit
 (12 11)  (1652 5)  (1652 5)  routing T_31_0.lc_trk_g0_3 <X> T_31_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 5)  (1653 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 2)  (1623 2)  IOB_1 IO Functioning bit
 (16 14)  (1622 0)  (1622 0)  IOB_1 IO Functioning bit

