Classic Timing Analyzer report for my_memory
Fri Jan 12 23:11:57 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                                   ; To                                                                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.317 ns                                       ; wrreq                                                                                                                                                  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg8  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.829 ns                                       ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8 ; q[3]                                                                                                                                                   ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.123 ns                                      ; data[28]                                                                                                                                               ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                                        ;                                                                                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; clock      ; clock    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg        ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg6  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg8  ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg1   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg2   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg3   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg4   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg5   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg6   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg7   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg8   ; clock      ; clock    ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_we_reg        ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg6  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg8  ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg1   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg2   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg3   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg4   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg5   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg6   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg7   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg8   ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[6]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[2]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[8]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[4]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[0]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[1]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[7]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[3]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[5]                          ; clock      ; clock    ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[0]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[1]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[2]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[3]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[4]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[5]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[6]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[7]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[8]                                                 ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg0  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg1  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a1~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg2  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a2~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg3  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a3~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg4  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a4~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg5  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a5~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg6  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a6~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg7  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a7~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg8  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a8~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg0  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg1  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a10~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg2  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a11~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg3  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a12~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg4  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a13~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg5  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a14~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg6  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a15~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg7  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a16~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg8  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a17~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg0 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg1 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a19~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg2 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a20~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg3 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a21~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg4 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a22~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg5 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a23~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg6 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a24~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg7 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a25~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg8 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a26~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg0 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a28~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg2 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a29~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg3 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a30~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg4 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a31~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[6]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[2]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[8]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[4]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[0]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[1]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[7]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[3]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[5]                          ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; clock      ; clock    ; None                        ; None                      ; 1.594 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[0]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[1]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[2]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[3]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[4]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[5]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[6]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[7]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[8]                                                       ; clock      ; clock    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg8 ; clock      ; clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_we_reg       ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg8 ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                            ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; clock      ; clock    ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[5]                         ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock      ; clock    ; None                        ; None                      ; 1.429 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[8]                         ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock      ; clock    ; None                        ; None                      ; 1.385 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_we_reg       ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg8 ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                 ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[7]                         ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock      ; clock    ; None                        ; None                      ; 1.334 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[7]                                                      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.270 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[0]                                                      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.266 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[6]                                                ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.238 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[1]                                                      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.253 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[8]                         ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; clock      ; clock    ; None                        ; None                      ; 1.254 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[2]                         ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; clock      ; clock    ; None                        ; None                      ; 1.240 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[1]                         ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; clock      ; clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[1]                         ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock      ; clock    ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[2]                         ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock      ; clock    ; None                        ; None                      ; 1.199 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[5]                                                      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.117 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[2]                                                ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[8]                                                      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg8  ; clock      ; clock    ; None                        ; None                      ; 1.108 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[3]                                                      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.098 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[5]                                                      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 1.095 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[4]                                                ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.079 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[7]                                                ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.066 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[2]                                                ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.076 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[4]                                                      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.077 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[7]                                                ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.071 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[8]                                                ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg8 ; clock      ; clock    ; None                        ; None                      ; 1.069 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                        ;                                                                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                               ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                                                                      ; To Clock ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg        ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg0  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg1  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg2  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg3  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg4  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg5  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg6  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg7  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg8  ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg1   ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg2   ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg3   ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg4   ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg5   ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg6   ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg7   ; clock    ;
; N/A   ; None         ; 4.317 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg8   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_we_reg        ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg0   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg0  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg1  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg2  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg3  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg4  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg5  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg6  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg7  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg8  ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg1   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg2   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg3   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg4   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg5   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg6   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg7   ; clock    ;
; N/A   ; None         ; 4.312 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg8   ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; clock    ;
; N/A   ; None         ; 4.303 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[6]                          ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[2]                          ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[8]                          ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[4]                          ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[0]                          ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[1]                          ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[7]                          ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[3]                          ; clock    ;
; N/A   ; None         ; 4.219 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[5]                          ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[0]                                                 ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[1]                                                 ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[2]                                                 ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[3]                                                 ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[4]                                                 ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[5]                                                 ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[6]                                                 ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[7]                                                 ; clock    ;
; N/A   ; None         ; 4.103 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[8]                                                 ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; clock    ;
; N/A   ; None         ; 4.101 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[6]                          ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[2]                          ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[8]                          ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[4]                          ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[0]                          ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[1]                          ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[7]                          ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[3]                          ; clock    ;
; N/A   ; None         ; 4.089 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[5]                          ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[0]                                                       ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[1]                                                       ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[2]                                                       ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[3]                                                       ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[4]                                                       ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[5]                                                       ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[6]                                                       ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[7]                                                       ; clock    ;
; N/A   ; None         ; 4.067 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[8]                                                       ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg5 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg6 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg7 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.034 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg5 ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg6 ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg7 ; clock    ;
; N/A   ; None         ; 4.023 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg8 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; clock    ;
; N/A   ; None         ; 4.017 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_we_reg       ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg5 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg6 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg7 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 3.861 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg8  ; clock    ;
; N/A   ; None         ; 3.503 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; clock    ;
; N/A   ; None         ; 3.394 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock    ;
; N/A   ; None         ; 3.367 ns   ; data[6]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg6   ; clock    ;
; N/A   ; None         ; 3.152 ns   ; data[7]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg7   ; clock    ;
; N/A   ; None         ; 3.017 ns   ; data[5]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg5   ; clock    ;
; N/A   ; None         ; 3.011 ns   ; data[14] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg5   ; clock    ;
; N/A   ; None         ; 3.001 ns   ; data[3]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg3   ; clock    ;
; N/A   ; None         ; 3.000 ns   ; data[2]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg2   ; clock    ;
; N/A   ; None         ; 2.994 ns   ; data[0]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock    ;
; N/A   ; None         ; 2.993 ns   ; data[8]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg8   ; clock    ;
; N/A   ; None         ; 2.971 ns   ; data[4]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg4   ; clock    ;
; N/A   ; None         ; 2.928 ns   ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock    ;
; N/A   ; None         ; 2.920 ns   ; data[23] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 2.915 ns   ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; clock    ;
; N/A   ; None         ; 2.912 ns   ; data[30] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 2.912 ns   ; data[29] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 2.767 ns   ; data[16] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg7   ; clock    ;
; N/A   ; None         ; 2.764 ns   ; data[21] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 2.737 ns   ; data[31] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 2.732 ns   ; data[1]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg1   ; clock    ;
; N/A   ; None         ; 2.724 ns   ; data[9]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg0   ; clock    ;
; N/A   ; None         ; 2.709 ns   ; data[13] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg4   ; clock    ;
; N/A   ; None         ; 2.682 ns   ; data[19] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 2.681 ns   ; data[20] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 2.680 ns   ; data[25] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 2.622 ns   ; data[22] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 2.603 ns   ; data[18] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 2.594 ns   ; data[24] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 2.572 ns   ; data[11] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg2   ; clock    ;
; N/A   ; None         ; 2.557 ns   ; data[10] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg1   ; clock    ;
; N/A   ; None         ; 2.549 ns   ; data[17] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg8   ; clock    ;
; N/A   ; None         ; 2.545 ns   ; data[27] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 2.529 ns   ; data[26] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg8  ; clock    ;
; N/A   ; None         ; 2.430 ns   ; data[15] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg6   ; clock    ;
; N/A   ; None         ; 2.358 ns   ; data[12] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg3   ; clock    ;
; N/A   ; None         ; 2.348 ns   ; data[28] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1  ; clock    ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                    ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.829 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; q[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg0 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg1 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg2 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg3 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg4 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg5 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg6 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg7 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg8 ; q[30] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.496 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; q[10] ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; q[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.195 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; q[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg0 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg1 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg2 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg3 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg4 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg5 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg6 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg7 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.014 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg8 ; q[27] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 8.002 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; q[22] ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.823 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; q[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.454 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; q[4]  ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.406 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; q[23] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.375 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; q[18] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.374 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; q[13] ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.362 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; q[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.351 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; q[2]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.350 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; q[5]  ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.280 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; q[19] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.264 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; q[21] ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.261 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; q[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; q[17] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.185 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; q[16] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.174 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; q[25] ; clock      ;
; N/A                                     ; None                                                ; 7.166 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; full  ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.124 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; q[11] ; clock      ;
; N/A                                     ; None                                                ; 7.079 ns   ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; q[12] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                         ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                      ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                                                                      ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.123 ns ; data[28] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -2.133 ns ; data[12] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg3   ; clock    ;
; N/A           ; None        ; -2.205 ns ; data[15] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg6   ; clock    ;
; N/A           ; None        ; -2.304 ns ; data[26] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg8  ; clock    ;
; N/A           ; None        ; -2.320 ns ; data[27] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -2.324 ns ; data[17] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg8   ; clock    ;
; N/A           ; None        ; -2.332 ns ; data[10] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg1   ; clock    ;
; N/A           ; None        ; -2.347 ns ; data[11] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg2   ; clock    ;
; N/A           ; None        ; -2.369 ns ; data[24] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -2.378 ns ; data[18] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -2.397 ns ; data[22] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -2.455 ns ; data[25] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -2.456 ns ; data[20] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -2.457 ns ; data[19] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -2.484 ns ; data[13] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg4   ; clock    ;
; N/A           ; None        ; -2.499 ns ; data[9]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg0   ; clock    ;
; N/A           ; None        ; -2.507 ns ; data[1]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg1   ; clock    ;
; N/A           ; None        ; -2.512 ns ; data[31] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -2.539 ns ; data[21] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -2.542 ns ; data[16] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg7   ; clock    ;
; N/A           ; None        ; -2.676 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; clock    ;
; N/A           ; None        ; -2.687 ns ; data[30] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -2.687 ns ; data[29] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -2.689 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock    ;
; N/A           ; None        ; -2.695 ns ; data[23] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -2.746 ns ; data[4]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg4   ; clock    ;
; N/A           ; None        ; -2.768 ns ; data[8]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg8   ; clock    ;
; N/A           ; None        ; -2.769 ns ; data[0]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock    ;
; N/A           ; None        ; -2.775 ns ; data[2]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg2   ; clock    ;
; N/A           ; None        ; -2.776 ns ; data[3]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg3   ; clock    ;
; N/A           ; None        ; -2.786 ns ; data[14] ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg5   ; clock    ;
; N/A           ; None        ; -2.792 ns ; data[5]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg5   ; clock    ;
; N/A           ; None        ; -2.927 ns ; data[7]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg7   ; clock    ;
; N/A           ; None        ; -3.142 ns ; data[6]  ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg6   ; clock    ;
; N/A           ; None        ; -3.155 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty                                             ; clock    ;
; N/A           ; None        ; -3.264 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                  ; clock    ;
; N/A           ; None        ; -3.350 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[2]                          ; clock    ;
; N/A           ; None        ; -3.350 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[4]                          ; clock    ;
; N/A           ; None        ; -3.350 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[1]                          ; clock    ;
; N/A           ; None        ; -3.411 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[5]                          ; clock    ;
; N/A           ; None        ; -3.412 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[3]                          ; clock    ;
; N/A           ; None        ; -3.413 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_we_reg       ; clock    ;
; N/A           ; None        ; -3.448 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[6]                          ; clock    ;
; N/A           ; None        ; -3.483 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[7]                          ; clock    ;
; N/A           ; None        ; -3.518 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[8]                          ; clock    ;
; N/A           ; None        ; -3.586 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_we_reg       ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg5 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg6 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg7 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -3.636 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~porta_datain_reg8  ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg5 ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg6 ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg7 ; clock    ;
; N/A           ; None        ; -3.792 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a18~portb_address_reg8 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg5 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg6 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg7 ; clock    ;
; N/A           ; None        ; -3.798 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~portb_address_reg8 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg5 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg6 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg7 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -3.809 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[0]                                                       ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[1]                                                       ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[2]                                                       ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[3]                                                       ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[4]                                                       ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[5]                                                       ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[6]                                                       ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[7]                                                       ; clock    ;
; N/A           ; None        ; -3.828 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:wr_ptr|safe_q[8]                                                       ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[6]                          ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[2]                          ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[8]                          ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[4]                          ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[0]                          ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[1]                          ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[7]                          ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[3]                          ; clock    ;
; N/A           ; None        ; -3.850 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[5]                          ; clock    ;
; N/A           ; None        ; -3.862 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_we_reg        ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[0]                                                 ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[1]                                                 ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[2]                                                 ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[3]                                                 ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[4]                                                 ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[5]                                                 ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[6]                                                 ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[7]                                                 ; clock    ;
; N/A           ; None        ; -3.864 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kkb:rd_ptr_count|safe_q[8]                                                 ; clock    ;
; N/A           ; None        ; -3.869 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg        ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0  ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg1  ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg2  ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg3  ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg4  ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg5  ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg6  ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg7  ; clock    ;
; N/A           ; None        ; -3.876 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg8  ; clock    ;
; N/A           ; None        ; -3.980 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|cntr_0l7:count_usedw|safe_q[0]                          ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0  ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg1  ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg2  ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg3  ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg4  ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg5  ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg6  ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg7  ; clock    ;
; N/A           ; None        ; -4.078 ns ; rdreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg8  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg0   ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg0  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg1  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg2  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg3  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg4  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg5  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg6  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg7  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_address_reg8  ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg1   ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg2   ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg3   ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg4   ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg5   ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg6   ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg7   ; clock    ;
; N/A           ; None        ; -4.087 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~porta_datain_reg8   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg0  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg1  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg2  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg3  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg4  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg5  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg6  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg7  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_address_reg8  ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg1   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg2   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg3   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg4   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg5   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg6   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg7   ; clock    ;
; N/A           ; None        ; -4.092 ns ; wrreq    ; scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_datain_reg8   ; clock    ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jan 12 23:11:57 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off my_memory -c my_memory --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty" and destination memory "scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 1.745 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N21; Fanout = 4; REG Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty'
            Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X15_Y1_N24; Fanout = 46; COMB Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_rreq'
            Info: 3: + IC(1.036 ns) + CELL(0.443 ns) = 1.745 ns; Loc. = M4K_X8_Y2; Fanout = 9; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0'
            Info: Total cell delay = 0.496 ns ( 28.42 % )
            Info: Total interconnect delay = 1.249 ns ( 71.58 % )
        Info: - Smallest clock skew is -0.132 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.342 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.678 ns) + CELL(0.467 ns) = 2.342 ns; Loc. = M4K_X8_Y2; Fanout = 9; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0'
                Info: Total cell delay = 1.321 ns ( 56.40 % )
                Info: Total interconnect delay = 1.021 ns ( 43.60 % )
            Info: - Longest clock path from clock "clock" to source register is 2.474 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N21; Fanout = 4; REG Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty'
                Info: Total cell delay = 1.472 ns ( 59.50 % )
                Info: Total interconnect delay = 1.002 ns ( 40.50 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg" (data pin = "wrreq", clock pin = "clock") is 4.317 ns
    Info: + Longest pin to memory delay is 6.639 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 3; PIN Node = 'wrreq'
        Info: 2: + IC(3.964 ns) + CELL(0.366 ns) = 5.157 ns; Loc. = LCCOMB_X15_Y1_N22; Fanout = 101; COMB Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_wreq'
        Info: 3: + IC(1.025 ns) + CELL(0.457 ns) = 6.639 ns; Loc. = M4K_X20_Y2; Fanout = 0; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg'
        Info: Total cell delay = 1.650 ns ( 24.85 % )
        Info: Total interconnect delay = 4.989 ns ( 75.15 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.344 ns; Loc. = M4K_X20_Y2; Fanout = 0; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg'
        Info: Total cell delay = 1.335 ns ( 56.95 % )
        Info: Total interconnect delay = 1.009 ns ( 43.05 % )
Info: tco from clock "clock" to destination pin "q[3]" through memory "scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0" is 8.829 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.467 ns) = 2.330 ns; Loc. = M4K_X20_Y2; Fanout = 9; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0'
        Info: Total cell delay = 1.321 ns ( 56.70 % )
        Info: Total interconnect delay = 1.009 ns ( 43.30 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.363 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y2; Fanout = 9; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y2; Fanout = 1; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|q_b[3]'
        Info: 3: + IC(2.515 ns) + CELL(1.998 ns) = 6.363 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'q[3]'
        Info: Total cell delay = 3.848 ns ( 60.47 % )
        Info: Total interconnect delay = 2.515 ns ( 39.53 % )
Info: th for memory "scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1" (data pin = "data[28]", clock pin = "clock") is -2.123 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.481 ns) = 2.359 ns; Loc. = M4K_X8_Y1; Fanout = 1; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1'
        Info: Total cell delay = 1.335 ns ( 56.59 % )
        Info: Total interconnect delay = 1.024 ns ( 43.41 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'data[28]'
        Info: 2: + IC(3.752 ns) + CELL(0.096 ns) = 4.685 ns; Loc. = M4K_X8_Y1; Fanout = 1; MEM Node = 'scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1'
        Info: Total cell delay = 0.933 ns ( 19.91 % )
        Info: Total interconnect delay = 3.752 ns ( 80.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Fri Jan 12 23:11:57 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


