

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Pre'
================================================================
* Date:           Wed Apr 26 21:03:25 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.156|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  279875|  279875|  279875|  279875|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      64|      64|         1|          1|          1|    64|    yes   |
        |- Loop 2     |  279808|  279808|      1093|          -|          -|   256|    no    |
        | + Loop 2.1  |    1024|    1024|         2|          1|          1|  1024|    yes   |
        | + Loop 2.2  |      64|      64|         2|          1|          1|    64|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     174|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     191|
|Register         |        -|      -|      78|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      78|     365|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_0_V_U  |StreamingMaxPool_OgC  |        1|  0|   0|    64|    8|     1|          512|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        1|  0|   0|    64|    8|     1|          512|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ch_1_fu_199_p2                    |     +    |      0|  0|  15|           7|           1|
    |ch_2_fu_271_p2                    |     +    |      0|  0|  15|           7|           1|
    |ch_3_fu_253_p2                    |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_228_p2     |     +    |      0|  0|  18|          11|           1|
    |xp_1_fu_216_p2                    |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_222_p2        |   icmp   |      0|  0|  13|          11|          12|
    |tmp_23_fu_210_p2                  |   icmp   |      0|  0|  13|           9|          10|
    |tmp_25_fu_265_p2                  |   icmp   |      0|  0|  11|           7|           8|
    |tmp_30_fu_259_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_352_fu_234_p2                 |   icmp   |      0|  0|  11|           7|           8|
    |tmp_fu_193_p2                     |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ch4_mid2_fu_240_p3                |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 174|         102|          71|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |  15|          3|    1|          3|
    |buf_0_V_address0         |  21|          4|    6|         24|
    |buf_0_V_address1         |  15|          3|    6|         18|
    |ch4_reg_171              |   9|          2|    7|         14|
    |ch6_reg_182              |   9|          2|    7|         14|
    |ch_reg_138               |   9|          2|    7|         14|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_160   |   9|          2|   11|         22|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xp_reg_149               |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 191|         40|   60|        147|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |buf_0_V_addr_1_reg_331    |   6|   0|    6|          0|
    |buf_0_V_addr_2_reg_308    |   6|   0|    6|          0|
    |ch4_reg_171               |   7|   0|    7|          0|
    |ch6_reg_182               |   7|   0|    7|          0|
    |ch_reg_138                |   7|   0|    7|          0|
    |exitcond_flatten_reg_299  |   1|   0|    1|          0|
    |indvar_flatten_reg_160    |  11|   0|   11|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_25_reg_322            |   1|   0|    1|          0|
    |xp_1_reg_294              |   9|   0|    9|          0|
    |xp_reg_149                |   9|   0|    9|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  78|   0|   78|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

