{
  "module_name": "qcom,mmcc-msm8998.h",
  "hash_id": "b697173e0bb432c47b4cc3d72102cef3e6f94f7d0f9aa784fb6becefd00c52a2",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,mmcc-msm8998.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MSM_MMCC_8998_H\n#define _DT_BINDINGS_CLK_MSM_MMCC_8998_H\n\n#define MMPLL0\t\t\t\t\t\t0\n#define MMPLL0_OUT_EVEN\t\t\t\t\t1\n#define MMPLL1\t\t\t\t\t\t2\n#define MMPLL1_OUT_EVEN\t\t\t\t\t3\n#define MMPLL3\t\t\t\t\t\t4\n#define MMPLL3_OUT_EVEN\t\t\t\t\t5\n#define MMPLL4\t\t\t\t\t\t6\n#define MMPLL4_OUT_EVEN\t\t\t\t\t7\n#define MMPLL5\t\t\t\t\t\t8\n#define MMPLL5_OUT_EVEN\t\t\t\t\t9\n#define MMPLL6\t\t\t\t\t\t10\n#define MMPLL6_OUT_EVEN\t\t\t\t\t11\n#define MMPLL7\t\t\t\t\t\t12\n#define MMPLL7_OUT_EVEN\t\t\t\t\t13\n#define MMPLL10\t\t\t\t\t\t14\n#define MMPLL10_OUT_EVEN\t\t\t\t15\n#define BYTE0_CLK_SRC\t\t\t\t\t16\n#define BYTE1_CLK_SRC\t\t\t\t\t17\n#define CCI_CLK_SRC\t\t\t\t\t18\n#define CPP_CLK_SRC\t\t\t\t\t19\n#define CSI0_CLK_SRC\t\t\t\t\t20\n#define CSI1_CLK_SRC\t\t\t\t\t21\n#define CSI2_CLK_SRC\t\t\t\t\t22\n#define CSI3_CLK_SRC\t\t\t\t\t23\n#define CSIPHY_CLK_SRC\t\t\t\t\t24\n#define CSI0PHYTIMER_CLK_SRC\t\t\t\t25\n#define CSI1PHYTIMER_CLK_SRC\t\t\t\t26\n#define CSI2PHYTIMER_CLK_SRC\t\t\t\t27\n#define DP_AUX_CLK_SRC\t\t\t\t\t28\n#define DP_CRYPTO_CLK_SRC\t\t\t\t29\n#define DP_LINK_CLK_SRC\t\t\t\t\t30\n#define DP_PIXEL_CLK_SRC\t\t\t\t31\n#define ESC0_CLK_SRC\t\t\t\t\t32\n#define ESC1_CLK_SRC\t\t\t\t\t33\n#define EXTPCLK_CLK_SRC\t\t\t\t\t34\n#define FD_CORE_CLK_SRC\t\t\t\t\t35\n#define HDMI_CLK_SRC\t\t\t\t\t36\n#define JPEG0_CLK_SRC\t\t\t\t\t37\n#define MAXI_CLK_SRC\t\t\t\t\t38\n#define MCLK0_CLK_SRC\t\t\t\t\t39\n#define MCLK1_CLK_SRC\t\t\t\t\t40\n#define MCLK2_CLK_SRC\t\t\t\t\t41\n#define MCLK3_CLK_SRC\t\t\t\t\t42\n#define MDP_CLK_SRC\t\t\t\t\t43\n#define VSYNC_CLK_SRC\t\t\t\t\t44\n#define AHB_CLK_SRC\t\t\t\t\t45\n#define AXI_CLK_SRC\t\t\t\t\t46\n#define PCLK0_CLK_SRC\t\t\t\t\t47\n#define PCLK1_CLK_SRC\t\t\t\t\t48\n#define ROT_CLK_SRC\t\t\t\t\t49\n#define VIDEO_CORE_CLK_SRC\t\t\t\t50\n#define VIDEO_SUBCORE0_CLK_SRC\t\t\t\t51\n#define VIDEO_SUBCORE1_CLK_SRC\t\t\t\t52\n#define VFE0_CLK_SRC\t\t\t\t\t53\n#define VFE1_CLK_SRC\t\t\t\t\t54\n#define MISC_AHB_CLK\t\t\t\t\t55\n#define VIDEO_CORE_CLK\t\t\t\t\t56\n#define VIDEO_AHB_CLK\t\t\t\t\t57\n#define VIDEO_AXI_CLK\t\t\t\t\t58\n#define VIDEO_MAXI_CLK\t\t\t\t\t59\n#define VIDEO_SUBCORE0_CLK\t\t\t\t60\n#define VIDEO_SUBCORE1_CLK\t\t\t\t61\n#define MDSS_AHB_CLK\t\t\t\t\t62\n#define MDSS_HDMI_DP_AHB_CLK\t\t\t\t63\n#define MDSS_AXI_CLK\t\t\t\t\t64\n#define MDSS_PCLK0_CLK\t\t\t\t\t65\n#define MDSS_PCLK1_CLK\t\t\t\t\t66\n#define MDSS_MDP_CLK\t\t\t\t\t67\n#define MDSS_MDP_LUT_CLK\t\t\t\t68\n#define MDSS_EXTPCLK_CLK\t\t\t\t69\n#define MDSS_VSYNC_CLK\t\t\t\t\t70\n#define MDSS_HDMI_CLK\t\t\t\t\t71\n#define MDSS_BYTE0_CLK\t\t\t\t\t72\n#define MDSS_BYTE1_CLK\t\t\t\t\t73\n#define MDSS_ESC0_CLK\t\t\t\t\t74\n#define MDSS_ESC1_CLK\t\t\t\t\t75\n#define MDSS_ROT_CLK\t\t\t\t\t76\n#define MDSS_DP_LINK_CLK\t\t\t\t77\n#define MDSS_DP_LINK_INTF_CLK\t\t\t\t78\n#define MDSS_DP_CRYPTO_CLK\t\t\t\t79\n#define MDSS_DP_PIXEL_CLK\t\t\t\t80\n#define MDSS_DP_AUX_CLK\t\t\t\t\t81\n#define MDSS_BYTE0_INTF_CLK\t\t\t\t82\n#define MDSS_BYTE1_INTF_CLK\t\t\t\t83\n#define CAMSS_CSI0PHYTIMER_CLK\t\t\t\t84\n#define CAMSS_CSI1PHYTIMER_CLK\t\t\t\t85\n#define CAMSS_CSI2PHYTIMER_CLK\t\t\t\t86\n#define CAMSS_CSI0_CLK\t\t\t\t\t87\n#define CAMSS_CSI0_AHB_CLK\t\t\t\t88\n#define CAMSS_CSI0RDI_CLK\t\t\t\t89\n#define CAMSS_CSI0PIX_CLK\t\t\t\t90\n#define CAMSS_CSI1_CLK\t\t\t\t\t91\n#define CAMSS_CSI1_AHB_CLK\t\t\t\t92\n#define CAMSS_CSI1RDI_CLK\t\t\t\t93\n#define CAMSS_CSI1PIX_CLK\t\t\t\t94\n#define CAMSS_CSI2_CLK\t\t\t\t\t95\n#define CAMSS_CSI2_AHB_CLK\t\t\t\t96\n#define CAMSS_CSI2RDI_CLK\t\t\t\t97\n#define CAMSS_CSI2PIX_CLK\t\t\t\t98\n#define CAMSS_CSI3_CLK\t\t\t\t\t99\n#define CAMSS_CSI3_AHB_CLK\t\t\t\t100\n#define CAMSS_CSI3RDI_CLK\t\t\t\t101\n#define CAMSS_CSI3PIX_CLK\t\t\t\t102\n#define CAMSS_ISPIF_AHB_CLK\t\t\t\t103\n#define CAMSS_CCI_CLK\t\t\t\t\t104\n#define CAMSS_CCI_AHB_CLK\t\t\t\t105\n#define CAMSS_MCLK0_CLK\t\t\t\t\t106\n#define CAMSS_MCLK1_CLK\t\t\t\t\t107\n#define CAMSS_MCLK2_CLK\t\t\t\t\t108\n#define CAMSS_MCLK3_CLK\t\t\t\t\t109\n#define CAMSS_TOP_AHB_CLK\t\t\t\t110\n#define CAMSS_AHB_CLK\t\t\t\t\t111\n#define CAMSS_MICRO_AHB_CLK\t\t\t\t112\n#define CAMSS_JPEG0_CLK\t\t\t\t\t113\n#define CAMSS_JPEG_AHB_CLK\t\t\t\t114\n#define CAMSS_JPEG_AXI_CLK\t\t\t\t115\n#define CAMSS_VFE0_AHB_CLK\t\t\t\t116\n#define CAMSS_VFE1_AHB_CLK\t\t\t\t117\n#define CAMSS_VFE0_CLK\t\t\t\t\t118\n#define CAMSS_VFE1_CLK\t\t\t\t\t119\n#define CAMSS_CPP_CLK\t\t\t\t\t120\n#define CAMSS_CPP_AHB_CLK\t\t\t\t121\n#define CAMSS_VFE_VBIF_AHB_CLK\t\t\t\t122\n#define CAMSS_VFE_VBIF_AXI_CLK\t\t\t\t123\n#define CAMSS_CPP_AXI_CLK\t\t\t\t124\n#define CAMSS_CPP_VBIF_AHB_CLK\t\t\t\t125\n#define CAMSS_CSI_VFE0_CLK\t\t\t\t126\n#define CAMSS_CSI_VFE1_CLK\t\t\t\t127\n#define CAMSS_VFE0_STREAM_CLK\t\t\t\t128\n#define CAMSS_VFE1_STREAM_CLK\t\t\t\t129\n#define CAMSS_CPHY_CSID0_CLK\t\t\t\t130\n#define CAMSS_CPHY_CSID1_CLK\t\t\t\t131\n#define CAMSS_CPHY_CSID2_CLK\t\t\t\t132\n#define CAMSS_CPHY_CSID3_CLK\t\t\t\t133\n#define CAMSS_CSIPHY0_CLK\t\t\t\t134\n#define CAMSS_CSIPHY1_CLK\t\t\t\t135\n#define CAMSS_CSIPHY2_CLK\t\t\t\t136\n#define FD_CORE_CLK\t\t\t\t\t137\n#define FD_CORE_UAR_CLK\t\t\t\t\t138\n#define FD_AHB_CLK\t\t\t\t\t139\n#define MNOC_AHB_CLK\t\t\t\t\t140\n#define BIMC_SMMU_AHB_CLK\t\t\t\t141\n#define BIMC_SMMU_AXI_CLK\t\t\t\t142\n#define MNOC_MAXI_CLK\t\t\t\t\t143\n#define VMEM_MAXI_CLK\t\t\t\t\t144\n#define VMEM_AHB_CLK\t\t\t\t\t145\n\n#define SPDM_BCR\t\t\t\t\t0\n#define SPDM_RM_BCR\t\t\t\t\t1\n#define MISC_BCR\t\t\t\t\t2\n#define VIDEO_TOP_BCR\t\t\t\t\t3\n#define THROTTLE_VIDEO_BCR\t\t\t\t4\n#define MDSS_BCR\t\t\t\t\t5\n#define THROTTLE_MDSS_BCR\t\t\t\t6\n#define CAMSS_PHY0_BCR\t\t\t\t\t7\n#define CAMSS_PHY1_BCR\t\t\t\t\t8\n#define CAMSS_PHY2_BCR\t\t\t\t\t9\n#define CAMSS_CSI0_BCR\t\t\t\t\t10\n#define CAMSS_CSI0RDI_BCR\t\t\t\t11\n#define CAMSS_CSI0PIX_BCR\t\t\t\t12\n#define CAMSS_CSI1_BCR\t\t\t\t\t13\n#define CAMSS_CSI1RDI_BCR\t\t\t\t14\n#define CAMSS_CSI1PIX_BCR\t\t\t\t15\n#define CAMSS_CSI2_BCR\t\t\t\t\t16\n#define CAMSS_CSI2RDI_BCR\t\t\t\t17\n#define CAMSS_CSI2PIX_BCR\t\t\t\t18\n#define CAMSS_CSI3_BCR\t\t\t\t\t19\n#define CAMSS_CSI3RDI_BCR\t\t\t\t20\n#define CAMSS_CSI3PIX_BCR\t\t\t\t21\n#define CAMSS_ISPIF_BCR\t\t\t\t\t22\n#define CAMSS_CCI_BCR\t\t\t\t\t23\n#define CAMSS_TOP_BCR\t\t\t\t\t24\n#define CAMSS_AHB_BCR\t\t\t\t\t25\n#define CAMSS_MICRO_BCR\t\t\t\t\t26\n#define CAMSS_JPEG_BCR\t\t\t\t\t27\n#define CAMSS_VFE0_BCR\t\t\t\t\t28\n#define CAMSS_VFE1_BCR\t\t\t\t\t29\n#define CAMSS_VFE_VBIF_BCR\t\t\t\t30\n#define CAMSS_CPP_TOP_BCR\t\t\t\t31\n#define CAMSS_CPP_BCR\t\t\t\t\t32\n#define CAMSS_CSI_VFE0_BCR\t\t\t\t33\n#define CAMSS_CSI_VFE1_BCR\t\t\t\t34\n#define CAMSS_FD_BCR\t\t\t\t\t35\n#define THROTTLE_CAMSS_BCR\t\t\t\t36\n#define MNOCAHB_BCR\t\t\t\t\t37\n#define MNOCAXI_BCR\t\t\t\t\t38\n#define BMIC_SMMU_BCR\t\t\t\t\t39\n#define MNOC_MAXI_BCR\t\t\t\t\t40\n#define VMEM_BCR\t\t\t\t\t41\n#define BTO_BCR\t\t\t\t\t\t42\n\n#define VIDEO_TOP_GDSC\t\t1\n#define VIDEO_SUBCORE0_GDSC\t2\n#define VIDEO_SUBCORE1_GDSC\t3\n#define MDSS_GDSC\t\t4\n#define CAMSS_TOP_GDSC\t\t5\n#define CAMSS_VFE0_GDSC\t\t6\n#define CAMSS_VFE1_GDSC\t\t7\n#define CAMSS_CPP_GDSC\t\t8\n#define BIMC_SMMU_GDSC\t\t9\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}