#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000170827ddf40 .scope module, "full_adder_tb" "full_adder_tb" 2 2;
 .timescale -9 -11;
v0000017082871910_0 .var "A", 0 0;
v0000017082872090_0 .var "B", 0 0;
v00000170828723b0_0 .net "Carry", 0 0, L_0000017082872ab0;  1 drivers
v00000170828719b0_0 .var "Cin", 0 0;
v0000017082872130_0 .net "Sum", 0 0, L_00000170827d6b00;  1 drivers
v0000017082872630_0 .var/i "i", 31 0;
v0000017082871cd0_0 .var/i "k", 31 0;
E_0000017082815860 .event anyedge, v0000017082871ff0_0, v00000170828171d0_0;
S_00000170827de0d0 .scope module, "full_add" "full_adder" 2 8, 3 3 0, S_00000170827ddf40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0000017082872ab0 .functor OR 1, L_00000170827d66c0, L_00000170827d6980, C4<0>, C4<0>;
v0000017082817270_0 .net "A", 0 0, v0000017082871910_0;  1 drivers
v0000017082817310_0 .net "B", 0 0, v0000017082872090_0;  1 drivers
v0000017082871ff0_0 .net "C", 0 0, L_0000017082872ab0;  alias, 1 drivers
v0000017082872450_0 .net "C1", 0 0, L_00000170827d6980;  1 drivers
v0000017082872310_0 .net "Cin", 0 0, v00000170828719b0_0;  1 drivers
v0000017082872270_0 .net "S", 0 0, L_00000170827d6b00;  alias, 1 drivers
v00000170828724f0_0 .net "S1", 0 0, L_00000170827d6820;  1 drivers
v0000017082872590_0 .net "X", 0 0, L_00000170827d66c0;  1 drivers
S_00000170827de790 .scope module, "inst1" "half_adder" 3 9, 4 2 0, S_00000170827de0d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "C";
L_00000170827d6820 .functor XOR 1, v0000017082871910_0, v0000017082872090_0, C4<0>, C4<0>;
L_00000170827d6980 .functor AND 1, v0000017082871910_0, v0000017082872090_0, C4<1>, C4<1>;
v00000170827d6d40_0 .net "A", 0 0, v0000017082871910_0;  alias, 1 drivers
v00000170827d6530_0 .net "B", 0 0, v0000017082872090_0;  alias, 1 drivers
v00000170827de920_0 .net "C", 0 0, L_00000170827d6980;  alias, 1 drivers
v00000170827de9c0_0 .net "S", 0 0, L_00000170827d6820;  alias, 1 drivers
S_00000170827dea60 .scope module, "inst2" "half_adder" 3 10, 4 2 0, S_00000170827de0d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "C";
L_00000170827d6b00 .functor XOR 1, v00000170828719b0_0, L_00000170827d6820, C4<0>, C4<0>;
L_00000170827d66c0 .functor AND 1, v00000170828719b0_0, L_00000170827d6820, C4<1>, C4<1>;
v0000017082816ff0_0 .net "A", 0 0, v00000170828719b0_0;  alias, 1 drivers
v0000017082817090_0 .net "B", 0 0, L_00000170827d6820;  alias, 1 drivers
v0000017082817130_0 .net "C", 0 0, L_00000170827d66c0;  alias, 1 drivers
v00000170828171d0_0 .net "S", 0 0, L_00000170827d6b00;  alias, 1 drivers
    .scope S_00000170827ddf40;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "full_adder_tb.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000170827ddf40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017082871910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017082872090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170828719b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000170827ddf40;
T_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017082872630_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000017082872630_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %delay 1000, 0;
    %load/vec4 v0000017082872630_0;
    %store/vec4 v0000017082871cd0_0, 0, 32;
    %load/vec4 v0000017082871cd0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0000017082871910_0, 0, 1;
    %load/vec4 v0000017082871cd0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v0000017082871cd0_0, 0, 32;
    %load/vec4 v0000017082871cd0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0000017082872090_0, 0, 1;
    %load/vec4 v0000017082871cd0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v0000017082871cd0_0, 0, 32;
    %load/vec4 v0000017082871cd0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v00000170828719b0_0, 0, 1;
    %load/vec4 v0000017082872630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017082872630_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_00000170827ddf40;
T_2 ;
    %wait E_0000017082815860;
    %vpi_call 2 38 "$display", "time =%0t \011 A =%b, B =%b, Cin =%b and Sum =%b, Carry =%b", $time, v0000017082871910_0, v0000017082872090_0, v00000170828719b0_0, v0000017082872130_0, v00000170828723b0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\full_adder_tb.v";
    ".\full_adder.v";
    "././half_adder.v";
