/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_26z;
  reg [6:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_9z = ~(celloutsig_1_6z & celloutsig_1_6z);
  assign celloutsig_1_11z = ~(celloutsig_1_9z & celloutsig_1_7z);
  assign celloutsig_0_12z = ~in_data[52];
  assign celloutsig_1_3z = ~((celloutsig_1_2z[9] | in_data[129]) & in_data[179]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_2z[6]) & celloutsig_1_4z[5]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_2z[3]) & celloutsig_0_0z);
  assign celloutsig_0_0z = ~((in_data[72] | in_data[7]) & (in_data[50] | in_data[65]));
  assign celloutsig_0_38z = ~((celloutsig_0_12z | celloutsig_0_34z) & (celloutsig_0_2z[3] | celloutsig_0_9z[1]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_2z[1] | celloutsig_1_5z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_6z) & (celloutsig_0_5z | celloutsig_0_3z));
  assign celloutsig_0_20z = ~((celloutsig_0_1z | celloutsig_0_7z) & (celloutsig_0_7z | celloutsig_0_4z));
  assign celloutsig_0_3z = in_data[91] | in_data[56];
  assign celloutsig_0_32z = { celloutsig_0_2z[5:3], celloutsig_0_17z } / { 1'h1, celloutsig_0_26z };
  assign celloutsig_0_4z = { in_data[55], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } >= celloutsig_0_2z[5:1];
  assign celloutsig_1_13z = { celloutsig_1_4z[14:1], celloutsig_1_4z } >= { celloutsig_1_4z[12:4], celloutsig_1_12z, celloutsig_1_2z[10:1], 1'h0, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_14z = celloutsig_1_4z[12:6] > { celloutsig_1_4z[12:8], celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z } > { in_data[111:108], celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[116:112] <= in_data[158:154];
  assign celloutsig_1_7z = { in_data[183:182], celloutsig_1_6z, celloutsig_1_3z } <= celloutsig_1_4z[9:6];
  assign celloutsig_1_12z = { celloutsig_1_4z[13:2], celloutsig_1_0z, celloutsig_1_8z } <= { in_data[132:122], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_39z = celloutsig_0_20z & ~(celloutsig_0_32z[2]);
  assign celloutsig_0_6z = in_data[60] & ~(celloutsig_0_2z[2]);
  assign celloutsig_0_7z = { in_data[28:24], celloutsig_0_0z, celloutsig_0_0z } != { in_data[86:85], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_14z = - { in_data[93:92], celloutsig_0_9z };
  assign celloutsig_0_26z = - celloutsig_0_2z[2:0];
  assign celloutsig_0_1z = { in_data[68:64], celloutsig_0_0z } !== in_data[7:2];
  assign celloutsig_0_34z = celloutsig_0_0z & celloutsig_0_8z;
  assign celloutsig_1_10z = celloutsig_1_0z & celloutsig_1_2z[3];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z[10:1], celloutsig_1_1z };
  assign celloutsig_1_5z = ^ { in_data[162:158], celloutsig_1_0z };
  assign celloutsig_1_17z = ^ { celloutsig_1_2z[3:2], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_17z = ^ { in_data[82:75], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_9z = { in_data[92:90], celloutsig_0_0z } <<< { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z[10:1], 1'h0, celloutsig_1_1z } >>> { celloutsig_1_2z[9:6], celloutsig_1_2z[10:1], 1'h0 };
  assign celloutsig_1_18z = celloutsig_1_2z[7:1] >>> { in_data[129:124], celloutsig_1_6z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[27:21];
  assign celloutsig_1_2z[10:1] = in_data[142:133] ^ { in_data[190:184], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
