-- generated by newgenasym Tue Jul 12 16:37:39 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tl084bcde4 is
    port (    
	\1in+\:    INOUT  STD_LOGIC;    
	\1in-\:    INOUT  STD_LOGIC;    
	\1out\:    INOUT  STD_LOGIC;    
	\2in+\:    INOUT  STD_LOGIC;    
	\2in-\:    INOUT  STD_LOGIC;    
	\2out\:    INOUT  STD_LOGIC;    
	\3in+\:    INOUT  STD_LOGIC;    
	\3in-\:    INOUT  STD_LOGIC;    
	\3out\:    INOUT  STD_LOGIC;    
	\4in+\:    INOUT  STD_LOGIC;    
	\4in-\:    INOUT  STD_LOGIC;    
	\4out\:    INOUT  STD_LOGIC;    
	\vcc+\:    INOUT  STD_LOGIC;    
	\vcc-\:    INOUT  STD_LOGIC);
end tl084bcde4;
