Analysis & Synthesis report for main
Fri May 24 04:22:20 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri May 24 04:22:20 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; main                                        ;
; Top-level Entity Name       ; main                                        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E6F35C7     ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 24 04:22:10 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file first_register.sv
    Info (12023): Found entity 1: first_register File: C:/intelFPGA_lite/18.1/pipe_line/first_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file second_register.sv
    Info (12023): Found entity 1: Second_register File: C:/intelFPGA_lite/18.1/pipe_line/Second_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file third_register.sv
    Info (12023): Found entity 1: third_register File: C:/intelFPGA_lite/18.1/pipe_line/third_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fourth_register.sv
    Info (12023): Found entity 1: fourth_register File: C:/intelFPGA_lite/18.1/pipe_line/fourth_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_generator.sv
    Info (12023): Found entity 1: Address_Generator File: C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: Controller File: C:/intelFPGA_lite/18.1/pipe_line/Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: Data_Memory File: C:/intelFPGA_lite/18.1/pipe_line/Data_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit File: C:/intelFPGA_lite/18.1/pipe_line/hazard_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_fetch.sv
    Info (12023): Found entity 1: Instruction_Fetch File: C:/intelFPGA_lite/18.1/pipe_line/Instruction_Fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: Instruction_Memory File: C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcplus4.sv
    Info (12023): Found entity 1: PCPlus4 File: C:/intelFPGA_lite/18.1/pipe_line/PCPlus4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pctarget.sv
    Info (12023): Found entity 1: PCTarget File: C:/intelFPGA_lite/18.1/pipe_line/PCTarget.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: Register_File File: C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/intelFPGA_lite/18.1/pipe_line/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux5.sv
    Info (12023): Found entity 1: mux5 File: C:/intelFPGA_lite/18.1/pipe_line/mux5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/intelFPGA_lite/18.1/pipe_line/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/intelFPGA_lite/18.1/pipe_line/main.sv Line: 1
Warning (12090): Entity "mux" obtained from "mux.sv" instead of from Quartus Prime megafunction library File: C:/intelFPGA_lite/18.1/pipe_line/mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.sv
    Info (12023): Found entity 1: mux File: C:/intelFPGA_lite/18.1/pipe_line/mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_alu.sv
    Info (12023): Found entity 1: mux2_alu File: C:/intelFPGA_lite/18.1/pipe_line/mux2_alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/intelFPGA_lite/18.1/pipe_line/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decompress.sv
    Info (12023): Found entity 1: Decompress File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.sv
    Info (12023): Found entity 1: mux2to1 File: C:/intelFPGA_lite/18.1/pipe_line/mux2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux5to1.sv
    Info (12023): Found entity 1: mux5to1 File: C:/intelFPGA_lite/18.1/pipe_line/mux5to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ls_sel.sv
    Info (12023): Found entity 1: LS_sel File: C:/intelFPGA_lite/18.1/pipe_line/LS_sel.sv Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:i_ag" File: C:/intelFPGA_lite/18.1/pipe_line/main.sv Line: 73
Info (12128): Elaborating entity "Instruction_Memory" for hierarchy "Instruction_Memory:i_im" File: C:/intelFPGA_lite/18.1/pipe_line/main.sv Line: 79
Warning (10850): Verilog HDL warning at Instruction_Memory.sv(9): number of words (8) in memory file does not match the number of elements in the address range [0:255] File: C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv Line: 9
Warning (10030): Net "instructions_Value.data_a" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv Line: 5
Warning (10030): Net "instructions_Value.waddr_a" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv Line: 5
Warning (10030): Net "instructions_Value.we_a" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv Line: 5
Info (12128): Elaborating entity "Decompress" for hierarchy "Decompress:De" File: C:/intelFPGA_lite/18.1/pipe_line/main.sv Line: 86
Warning (10240): Verilog HDL Always Construct warning at Decompress.sv(46): inferring latch(es) for variable "compress_o", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 46
Warning (10240): Verilog HDL Always Construct warning at Decompress.sv(46): inferring latch(es) for variable "flag_PC", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 46
Warning (10240): Verilog HDL Always Construct warning at Decompress.sv(46): inferring latch(es) for variable "register_instruction", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 46
Warning (10240): Verilog HDL Always Construct warning at Decompress.sv(46): inferring latch(es) for variable "flag_un", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 46
Error (10166): SystemVerilog RTL Coding error at Decompress.sv(46): always_comb construct does not infer purely combinational logic. File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 46
Info (10041): Inferred latch for "flag_un" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[0]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[1]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[2]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[3]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[4]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[5]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[6]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[7]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[8]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[9]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[10]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[11]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[12]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[13]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[14]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "register_instruction[15]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "flag_PC" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[0]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[1]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[2]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[3]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[4]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[5]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[6]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[7]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[8]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[9]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[10]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[11]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[12]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[13]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[14]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[15]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[16]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[17]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[18]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[19]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[20]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[21]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[22]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[23]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[24]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[25]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[26]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[27]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[28]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[29]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[30]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Info (10041): Inferred latch for "compress_o[31]" at Decompress.sv(59) File: C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv Line: 59
Error (12152): Can't elaborate user hierarchy "Decompress:De" File: C:/intelFPGA_lite/18.1/pipe_line/main.sv Line: 86
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings
    Error: Peak virtual memory: 4776 megabytes
    Error: Processing ended: Fri May 24 04:22:20 2024
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg.


