
================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 0.46 
ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.502ns.
--------------------------------------------------------------------------------
Slack:                  -0.042 INST_DDR2_RAM_CORE/top_00/dqs_div_rst
Error:      0.502ns delay exceeds   0.460ns timing constraint by 0.042ns
From                              To                                Delay(ns)
H4.I                              SLICE_X1Y67.G2                        0.424  
H4.I                              SLICE_X0Y66.F3                        0.362  
H4.I                              SLICE_X0Y67.F4                        0.404  
H4.I                              SLICE_X0Y67.G2                        0.502  
H4.I                              SLICE_X1Y66.F3                        0.424  
H4.I                              SLICE_X1Y66.G2                        0.424  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.337ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.580ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.800ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.657ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.816ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.659ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.990ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.748ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.781ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.504ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.112ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.028ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.420ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.378ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.640ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.508ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.496ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.868ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.355ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.610ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.526ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.363ns.
--------------------------------------------------------------------------------
Slack:                  -0.173 INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Error:      0.363ns delay exceeds   0.190ns timing constraint by 0.173ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G4                        0.363  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.532ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.151 INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Error:      0.341ns delay exceeds   0.190ns timing constraint by 0.151ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div"        
 MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.164ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.044ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.141 INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2
Error:      0.341ns delay exceeds   0.200ns timing constraint by 0.141ns
From                              To                                Delay(ns)
SLICE_X0Y67.Y                     SLICE_X1Y67.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY      
   = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12169 paths analyzed, 2298 endpoints analyzed, 278 failing endpoints
 278 timing errors detected. (278 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.105ns.
--------------------------------------------------------------------------------
Slack:                  -2.352 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_8 (FF)
  Destination:          INST_MMU/br_addr_in_8 (FF)
  Requirement:          7.518
  Data Path Delay:      9.653 (Levels of Logic = 8)
  Clock Path Skew:      -0.217ns (0.868 - 1.085)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_8 to INST_MMU/br_addr_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_8
    SLICE_X20Y18.G1      net (fanout=4)        0.794   INST_MMU/ram_access_cnt<8>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X22Y26.G3      net (fanout=11)       0.713   INST_MMU/N3
    SLICE_X22Y26.Y       Tilo                  0.707   INST_MMU/br_addr_in_mux0001<8>
                                                       INST_MMU/br_addr_in_mux0000<8>14_SW0
    SLICE_X20Y27.G3      net (fanout=1)        0.351   N2387
    SLICE_X20Y27.Y       Tilo                  0.707   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>14
    SLICE_X20Y27.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<8>14/O
    SLICE_X20Y27.CLK     Tfck                  0.802   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>21
                                                       INST_MMU/br_addr_in_8
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.293 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_8 (FF)
  Destination:          INST_MMU/br_addr_in_7 (FF)
  Requirement:          7.518
  Data Path Delay:      9.591 (Levels of Logic = 8)
  Clock Path Skew:      -0.220ns (0.865 - 1.085)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_8 to INST_MMU/br_addr_in_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_8
    SLICE_X20Y18.G1      net (fanout=4)        0.794   INST_MMU/ram_access_cnt<8>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X20Y26.G4      net (fanout=11)       0.822   INST_MMU/N3
    SLICE_X20Y26.Y       Tilo                  0.707   INST_MMU/br_addr_in_mux0001<7>
                                                       INST_MMU/br_addr_in_mux0000<7>14_SW0
    SLICE_X21Y28.G3      net (fanout=1)        0.319   N2389
    SLICE_X21Y28.Y       Tilo                  0.648   INST_MMU/br_addr_in<7>
                                                       INST_MMU/br_addr_in_mux0000<7>14
    SLICE_X21Y28.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<7>14/O
    SLICE_X21Y28.CLK     Tfck                  0.722   INST_MMU/br_addr_in<7>
                                                       INST_MMU/br_addr_in_mux0000<7>21
                                                       INST_MMU/br_addr_in_7
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.276 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_8 (FF)
  Destination:          INST_MMU/br_addr_in_2 (FF)
  Requirement:          7.518
  Data Path Delay:      9.667 (Levels of Logic = 8)
  Clock Path Skew:      -0.127ns (0.958 - 1.085)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_8 to INST_MMU/br_addr_in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_8
    SLICE_X20Y18.G1      net (fanout=4)        0.794   INST_MMU/ram_access_cnt<8>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X20Y23.G3      net (fanout=11)       0.750   INST_MMU/N3
    SLICE_X20Y23.Y       Tilo                  0.707   INST_MMU/br_addr_in_mux0001<2>
                                                       INST_MMU/br_addr_in_mux0000<2>14_SW0
    SLICE_X22Y22.G3      net (fanout=1)        0.311   N2399
    SLICE_X22Y22.Y       Tilo                  0.707   INST_MMU/br_addr_in<2>
                                                       INST_MMU/br_addr_in_mux0000<2>14
    SLICE_X22Y22.F4      net (fanout=1)        0.060   INST_MMU/br_addr_in_mux0000<2>14/O
    SLICE_X22Y22.CLK     Tfck                  0.802   INST_MMU/br_addr_in<2>
                                                       INST_MMU/br_addr_in_mux0000<2>21
                                                       INST_MMU/br_addr_in_2
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.113 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_8 (FF)
  Destination:          INST_MMU/br_addr_in_10 (FF)
  Requirement:          7.518
  Data Path Delay:      9.411 (Levels of Logic = 8)
  Clock Path Skew:      -0.220ns (0.865 - 1.085)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_8 to INST_MMU/br_addr_in_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_8
    SLICE_X20Y18.G1      net (fanout=4)        0.794   INST_MMU/ram_access_cnt<8>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X22Y28.G4      net (fanout=11)       0.775   INST_MMU/N3
    SLICE_X22Y28.Y       Tilo                  0.707   INST_MMU/br_data_buffer_14_mux00004
                                                       INST_MMU/br_addr_in_mux0000<10>14_SW0
    SLICE_X23Y28.G1      net (fanout=1)        0.186   N2403
    SLICE_X23Y28.Y       Tilo                  0.648   INST_MMU/br_addr_in<10>
                                                       INST_MMU/br_addr_in_mux0000<10>14
    SLICE_X23Y28.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<10>14/O
    SLICE_X23Y28.CLK     Tfck                  0.722   INST_MMU/br_addr_in<10>
                                                       INST_MMU/br_addr_in_mux0000<10>21
                                                       INST_MMU/br_addr_in_10
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.112 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_4 (FF)
  Destination:          INST_MMU/br_addr_in_8 (FF)
  Requirement:          7.518
  Data Path Delay:      9.456 (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.868 - 1.042)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_4 to INST_MMU/br_addr_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.YQ      Tcko                  0.676   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_4
    SLICE_X20Y18.G3      net (fanout=4)        0.501   INST_MMU/ram_access_cnt<4>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X22Y26.G3      net (fanout=11)       0.713   INST_MMU/N3
    SLICE_X22Y26.Y       Tilo                  0.707   INST_MMU/br_addr_in_mux0001<8>
                                                       INST_MMU/br_addr_in_mux0000<8>14_SW0
    SLICE_X20Y27.G3      net (fanout=1)        0.351   N2387
    SLICE_X20Y27.Y       Tilo                  0.707   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>14
    SLICE_X20Y27.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<8>14/O
    SLICE_X20Y27.CLK     Tfck                  0.802   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>21
                                                       INST_MMU/br_addr_in_8
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.110 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_8 (FF)
  Destination:          INST_MMU/br_addr_in_6 (FF)
  Requirement:          7.518
  Data Path Delay:      9.501 (Levels of Logic = 8)
  Clock Path Skew:      -0.127ns (0.958 - 1.085)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_8 to INST_MMU/br_addr_in_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_8
    SLICE_X20Y18.G1      net (fanout=4)        0.794   INST_MMU/ram_access_cnt<8>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X25Y22.G4      net (fanout=11)       0.756   INST_MMU/N3
    SLICE_X25Y22.Y       Tilo                  0.648   INST_MMU/br_addr_in_mux0001<6>
                                                       INST_MMU/br_addr_in_mux0000<6>14_SW0
    SLICE_X23Y22.G4      net (fanout=1)        0.354   N2391
    SLICE_X23Y22.Y       Tilo                  0.648   INST_MMU/br_addr_in<6>
                                                       INST_MMU/br_addr_in_mux0000<6>14
    SLICE_X23Y22.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<6>14/O
    SLICE_X23Y22.CLK     Tfck                  0.722   INST_MMU/br_addr_in<6>
                                                       INST_MMU/br_addr_in_mux0000<6>21
                                                       INST_MMU/br_addr_in_6
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.099 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_8 (FF)
  Destination:          INST_MMU/br_addr_in_4 (FF)
  Requirement:          7.518
  Data Path Delay:      9.426 (Levels of Logic = 8)
  Clock Path Skew:      -0.191ns (0.894 - 1.085)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_8 to INST_MMU/br_addr_in_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_8
    SLICE_X20Y18.G1      net (fanout=4)        0.794   INST_MMU/ram_access_cnt<8>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X23Y24.G1      net (fanout=11)       0.585   INST_MMU/N3
    SLICE_X23Y24.Y       Tilo                  0.648   INST_MMU/br_addr_in_mux0001<4>
                                                       INST_MMU/br_addr_in_mux0000<4>14_SW0
    SLICE_X24Y25.G3      net (fanout=1)        0.311   N2395
    SLICE_X24Y25.Y       Tilo                  0.707   INST_MMU/br_addr_in<4>
                                                       INST_MMU/br_addr_in_mux0000<4>14
    SLICE_X24Y25.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<4>14/O
    SLICE_X24Y25.CLK     Tfck                  0.802   INST_MMU/br_addr_in<4>
                                                       INST_MMU/br_addr_in_mux0000<4>21
                                                       INST_MMU/br_addr_in_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.080 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_8 (FF)
  Destination:          INST_MMU/br_addr_in_1 (FF)
  Requirement:          7.518
  Data Path Delay:      9.407 (Levels of Logic = 8)
  Clock Path Skew:      -0.191ns (0.894 - 1.085)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_8 to INST_MMU/br_addr_in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_8
    SLICE_X20Y18.G1      net (fanout=4)        0.794   INST_MMU/ram_access_cnt<8>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X24Y24.G3      net (fanout=11)       0.771   INST_MMU/N3
    SLICE_X24Y24.Y       Tilo                  0.707   INST_MMU/br_addr_in_mux0001<1>
                                                       INST_MMU/br_addr_in_mux0000<1>14_SW0
    SLICE_X25Y24.G1      net (fanout=1)        0.186   N2401
    SLICE_X25Y24.Y       Tilo                  0.648   INST_MMU/br_addr_in<1>
                                                       INST_MMU/br_addr_in_mux0000<1>14
    SLICE_X25Y24.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<1>14/O
    SLICE_X25Y24.CLK     Tfck                  0.722   INST_MMU/br_addr_in<1>
                                                       INST_MMU/br_addr_in_mux0000<1>21
                                                       INST_MMU/br_addr_in_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.075 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/br_addr_in_8 (FF)
  Requirement:          7.518
  Data Path Delay:      9.376 (Levels of Logic = 8)
  Clock Path Skew:      -0.217ns (0.868 - 1.085)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/br_addr_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.XQ      Tcko                  0.591   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X20Y18.G4      net (fanout=4)        0.506   INST_MMU/ram_access_cnt<10>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X22Y26.G3      net (fanout=11)       0.713   INST_MMU/N3
    SLICE_X22Y26.Y       Tilo                  0.707   INST_MMU/br_addr_in_mux0001<8>
                                                       INST_MMU/br_addr_in_mux0000<8>14_SW0
    SLICE_X20Y27.G3      net (fanout=1)        0.351   N2387
    SLICE_X20Y27.Y       Tilo                  0.707   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>14
    SLICE_X20Y27.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<8>14/O
    SLICE_X20Y27.CLK     Tfck                  0.802   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>21
                                                       INST_MMU/br_addr_in_8
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.070 (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/br_addr_in_8 (FF)
  Requirement:          7.518
  Data Path Delay:      9.414 (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.868 - 1.042)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/br_addr_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.XQ      Tcko                  0.631   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X20Y18.G2      net (fanout=4)        0.504   INST_MMU/ram_access_cnt<5>
    SLICE_X20Y18.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X20Y18.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X20Y18.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y21.G3      net (fanout=13)       0.550   INST_MMU/br_data_in_and0000
    SLICE_X20Y21.Y       Tilo                  0.707   INST_MMU/N21
                                                       INST_MMU/MMU_STATE_cmp_eq00011
    SLICE_X20Y21.F3      net (fanout=13)       0.238   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X20Y21.X       Tilo                  0.692   INST_MMU/N21
                                                       INST_MMU/br_addr_in_mux0000<0>111
    SLICE_X22Y24.G3      net (fanout=18)       0.603   INST_MMU/N21
    SLICE_X22Y24.Y       Tilo                  0.707   N2385
                                                       INST_MMU/br_addr_in_mux0000<0>1
    SLICE_X22Y26.G3      net (fanout=11)       0.713   INST_MMU/N3
    SLICE_X22Y26.Y       Tilo                  0.707   INST_MMU/br_addr_in_mux0001<8>
                                                       INST_MMU/br_addr_in_mux0000<8>14_SW0
    SLICE_X20Y27.G3      net (fanout=1)        0.351   N2387
    SLICE_X20Y27.Y       Tilo                  0.707   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>14
    SLICE_X20Y27.F3      net (fanout=1)        0.043   INST_MMU/br_addr_in_mux0000<8>14/O
    SLICE_X20Y27.CLK     Tfck                  0.802   INST_MMU/br_addr_in<8>
                                                       INST_MMU/br_addr_in_mux0000<8>21
                                                       INST_MMU/br_addr_in_8
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm 
= PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK         
PHASE 1.879675 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1065 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.215ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|     10.105ns|            0|          278|            0|        13234|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|     10.105ns|          N/A|          278|            0|        12169|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      7.215ns|          N/A|            0|            0|         1065|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.



