----------Pass!------------
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_foo_m_top glbl -prj foo_m.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s foo_m -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/Loop_Loop1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Loop1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/Block_codeRepl8_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_codeRepl8_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/fifo_w32_d3_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d3_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d3_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/start_for_Loop_Locud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_Locud_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_Locud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/start_for_Loop_Lobkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_Lobkb_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_Lobkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/Loop_Loop2_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Loop2_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/foo_m.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_foo_m_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_automem_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/foo_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_automem_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_scale
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/Loop_Loop3_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Loop3_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_codeRepl8_proc
Compiling module xil_defaultlib.Loop_Loop1_proc
Compiling module xil_defaultlib.Loop_Loop2_proc
Compiling module xil_defaultlib.Loop_Loop3_proc
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.fifo_w32_d3_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d3_A
Compiling module xil_defaultlib.start_for_Loop_Lobkb_shiftReg
Compiling module xil_defaultlib.start_for_Loop_Lobkb
Compiling module xil_defaultlib.start_for_Loop_Locud_shiftReg
Compiling module xil_defaultlib.start_for_Loop_Locud
Compiling module xil_defaultlib.foo_m
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_scale
Compiling module xil_defaultlib.AESL_automem_data_out
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_1
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_foo_m_top
Compiling module work.glbl
Built simulation snapshot foo_m

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/xsim.dir/foo_m/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/xsim.dir/foo_m/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov  7 14:24:34 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  7 14:24:34 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/foo_m/xsim_script.tcl
# xsim {foo_m} -autoloadwcfg -tclbatch {foo_m.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source foo_m.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set data_out_group [add_wave_group data_out(memory) -into $coutputgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_we1 -into $data_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_q1 -into $data_out_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_d1 -into $data_out_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_ce1 -into $data_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_address1 -into $data_out_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_we0 -into $data_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_q0 -into $data_out_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_d0 -into $data_out_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_ce0 -into $data_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out_address0 -into $data_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set scale_group [add_wave_group scale(memory) -into $cinputgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_we1 -into $scale_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_q1 -into $scale_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_d1 -into $scale_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_ce1 -into $scale_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_address1 -into $scale_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_we0 -into $scale_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_q0 -into $scale_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_d0 -into $scale_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_ce0 -into $scale_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale_address0 -into $scale_group -radix hex
## set data_in_group [add_wave_group data_in(memory) -into $cinputgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_we1 -into $data_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_q1 -into $data_in_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_d1 -into $data_in_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_ce1 -into $data_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_address1 -into $data_in_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_we0 -into $data_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_q0 -into $data_in_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_d0 -into $data_in_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_ce0 -into $data_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_address0 -into $data_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_start -into $blocksiggroup
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_done -into $blocksiggroup
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_ready -into $blocksiggroup
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_foo_m_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_m_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_m_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_m_top/LENGTH_data_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_m_top/LENGTH_scale -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_m_top/LENGTH_data_out -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_data_out_group [add_wave_group data_out(memory) -into $tbcoutputgroup]
## add_wave /apatb_foo_m_top/data_out_we1 -into $tb_data_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/data_out_q1 -into $tb_data_out_group -radix hex
## add_wave /apatb_foo_m_top/data_out_d1 -into $tb_data_out_group -radix hex
## add_wave /apatb_foo_m_top/data_out_ce1 -into $tb_data_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/data_out_address1 -into $tb_data_out_group -radix hex
## add_wave /apatb_foo_m_top/data_out_we0 -into $tb_data_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/data_out_q0 -into $tb_data_out_group -radix hex
## add_wave /apatb_foo_m_top/data_out_d0 -into $tb_data_out_group -radix hex
## add_wave /apatb_foo_m_top/data_out_ce0 -into $tb_data_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/data_out_address0 -into $tb_data_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_scale_group [add_wave_group scale(memory) -into $tbcinputgroup]
## add_wave /apatb_foo_m_top/scale_we1 -into $tb_scale_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/scale_q1 -into $tb_scale_group -radix hex
## add_wave /apatb_foo_m_top/scale_d1 -into $tb_scale_group -radix hex
## add_wave /apatb_foo_m_top/scale_ce1 -into $tb_scale_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/scale_address1 -into $tb_scale_group -radix hex
## add_wave /apatb_foo_m_top/scale_we0 -into $tb_scale_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/scale_q0 -into $tb_scale_group -radix hex
## add_wave /apatb_foo_m_top/scale_d0 -into $tb_scale_group -radix hex
## add_wave /apatb_foo_m_top/scale_ce0 -into $tb_scale_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/scale_address0 -into $tb_scale_group -radix hex
## set tb_data_in_group [add_wave_group data_in(memory) -into $tbcinputgroup]
## add_wave /apatb_foo_m_top/data_in_we1 -into $tb_data_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/data_in_q1 -into $tb_data_in_group -radix hex
## add_wave /apatb_foo_m_top/data_in_d1 -into $tb_data_in_group -radix hex
## add_wave /apatb_foo_m_top/data_in_ce1 -into $tb_data_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/data_in_address1 -into $tb_data_in_group -radix hex
## add_wave /apatb_foo_m_top/data_in_we0 -into $tb_data_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/data_in_q0 -into $tb_data_in_group -radix hex
## add_wave /apatb_foo_m_top/data_in_d0 -into $tb_data_in_group -radix hex
## add_wave /apatb_foo_m_top/data_in_ce0 -into $tb_data_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/data_in_address0 -into $tb_data_in_group -radix hex
## save_wave_config foo_m.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [0.02%] @ "164095000"
// RTL Simulation : 2 / 3 [0.02%] @ "328015000"
// RTL Simulation : 3 / 3 [100.00%] @ "491935000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 491975 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/sim/verilog/foo_m.autotb.v" Line 359
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov  7 14:24:54 2021...
----------Pass!------------
