$date
	Thu Nov 20 03:45:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 & dbg_result_e1 [31:0] $end
$var wire 32 ' dbg_result_e [31:0] $end
$var wire 32 ( dbg_pc_f [31:0] $end
$var wire 32 ) dbg_instr_f [31:0] $end
$var wire 32 * dbg_instr_e1 [31:0] $end
$var wire 32 + dbg_instr_e [31:0] $end
$var wire 32 , dbg_instr_d [31:0] $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 32 / dbg_busy_vec [31:0] $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 1 1 dbg_branch_taken $end
$var wire 4 2 data_we [3:0] $end
$var wire 32 3 data_wdata [31:0] $end
$var wire 1 4 data_re $end
$var wire 32 5 data_rdata [31:0] $end
$var wire 32 6 data_addr [31:0] $end
$var reg 1 7 clk $end
$var reg 1 8 rst $end
$var integer 32 9 cycle_count [31:0] $end
$var reg 1 : debug $end
$var integer 32 ; max_cycles [31:0] $end
$var integer 32 < trace_fd [31:0] $end
$scope module dut $end
$var wire 1 = branch_taken_pre $end
$var wire 1 7 clk $end
$var wire 1 4 data_re $end
$var wire 32 > data_wdata [31:0] $end
$var wire 1 1 dbg_branch_taken $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 32 ? dbg_busy_vec [31:0] $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 32 @ dbg_instr_d [31:0] $end
$var wire 32 A dbg_instr_e [31:0] $end
$var wire 32 B dbg_instr_e1 [31:0] $end
$var wire 32 C dbg_instr_f [31:0] $end
$var wire 32 D dbg_pc_f [31:0] $end
$var wire 32 E dbg_result_e [31:0] $end
$var wire 32 F dbg_result_e1 [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 G instr0_f [31:0] $end
$var wire 32 H instr1_f [31:0] $end
$var wire 32 I instr_addr [31:0] $end
$var wire 1 J is_load_ex $end
$var wire 1 K issue_slot0 $end
$var wire 1 L issue_slot1 $end
$var wire 1 8 rst $end
$var wire 1 M use_mem0 $end
$var wire 1 N use_mem1 $end
$var wire 1 O use_rs2_d $end
$var wire 1 P use_rs2_1_d $end
$var wire 1 Q use_rs1_d $end
$var wire 1 R use_rs1_1_d $end
$var wire 1 S stall_if_id $end
$var wire 1 T slot1_valid $end
$var wire 1 U slot0_valid $end
$var wire 32 V rs2_val_d_fwd [31:0] $end
$var wire 32 W rs2_val_d [31:0] $end
$var wire 32 X rs2_val1_d_fwd [31:0] $end
$var wire 32 Y rs2_val1_d [31:0] $end
$var wire 5 Z rs2_d [4:0] $end
$var wire 5 [ rs2_1_d [4:0] $end
$var wire 32 \ rs1_val_d_fwd [31:0] $end
$var wire 32 ] rs1_val_d [31:0] $end
$var wire 32 ^ rs1_val1_d_fwd [31:0] $end
$var wire 32 _ rs1_val1_d [31:0] $end
$var wire 5 ` rs1_d [4:0] $end
$var wire 5 a rs1_1_d [4:0] $end
$var wire 5 b rd_d [4:0] $end
$var wire 5 c rd1_d [4:0] $end
$var wire 1 d prod_is_load_rs2 $end
$var wire 1 e prod_is_load_rs1 $end
$var wire 32 f pc_plus8_f [31:0] $end
$var wire 32 g pc_plus4_f [31:0] $end
$var wire 32 h pc_next [31:0] $end
$var wire 32 i load_pending_vec [31:0] $end
$var wire 1 j issue_slot1_raw $end
$var wire 1 k issue_slot0_raw $end
$var wire 32 l instr_rdata1 [31:0] $end
$var wire 32 m instr_rdata [31:0] $end
$var wire 32 n instr_addr1 [31:0] $end
$var wire 32 o imm_d [31:0] $end
$var wire 32 p imm1_d [31:0] $end
$var wire 1 q hazard_rs2 $end
$var wire 1 r hazard_rs1 $end
$var wire 1 s fwd_rs2_en $end
$var wire 1 t fwd_rs1_en $end
$var wire 4 u data_we [3:0] $end
$var wire 32 v data_rdata [31:0] $end
$var wire 32 w data_addr [31:0] $end
$var wire 27 x ctrl_d [26:0] $end
$var wire 27 y ctrl1_d [26:0] $end
$var wire 32 z busy_vec [31:0] $end
$var wire 1 { branch_taken_e $end
$var wire 1 | branch_en $end
$var wire 1 } branch_cond_safe $end
$var wire 32 ~ addr_e1 [31:0] $end
$var wire 32 !" addr_e0 [31:0] $end
$var parameter 32 "" NOP $end
$var reg 32 #" alu_result_e0 [31:0] $end
$var reg 32 $" alu_result_e1 [31:0] $end
$var reg 4 %" be_e [3:0] $end
$var reg 1 &" branch_cond_e $end
$var reg 32 '" branch_target_e [31:0] $end
$var reg 1 (" bubble_ex $end
$var reg 27 )" de1_ctrl [26:0] $end
$var reg 32 *" de1_imm [31:0] $end
$var reg 32 +" de1_instr [31:0] $end
$var reg 32 ," de1_pc [31:0] $end
$var reg 5 -" de1_rd [4:0] $end
$var reg 5 ." de1_rs1 [4:0] $end
$var reg 32 /" de1_rs1_val [31:0] $end
$var reg 5 0" de1_rs2 [4:0] $end
$var reg 32 1" de1_rs2_val [31:0] $end
$var reg 27 2" de_ctrl [26:0] $end
$var reg 32 3" de_imm [31:0] $end
$var reg 32 4" de_instr [31:0] $end
$var reg 32 5" de_pc [31:0] $end
$var reg 5 6" de_rd [4:0] $end
$var reg 5 7" de_rs1 [4:0] $end
$var reg 32 8" de_rs1_val [31:0] $end
$var reg 5 9" de_rs2 [4:0] $end
$var reg 32 :" de_rs2_val [31:0] $end
$var reg 32 ;" fd_instr [31:0] $end
$var reg 32 <" fd_instr1 [31:0] $end
$var reg 32 =" fd_pc [31:0] $end
$var reg 32 >" load_data_e0 [31:0] $end
$var reg 32 ?" load_data_e1 [31:0] $end
$var reg 32 @" op1_e0 [31:0] $end
$var reg 32 A" op1_e1 [31:0] $end
$var reg 32 B" op2_e0 [31:0] $end
$var reg 32 C" op2_e1 [31:0] $end
$var reg 32 D" pc_f [31:0] $end
$var reg 32 E" wb_data_e0 [31:0] $end
$var reg 32 F" wb_data_e1 [31:0] $end
$var reg 32 G" wdata_e [31:0] $end
$scope module u_decoder $end
$var wire 32 H" instr [31:0] $end
$var wire 5 I" rs2 [4:0] $end
$var wire 5 J" rs1 [4:0] $end
$var wire 5 K" rd [4:0] $end
$var wire 7 L" opcode [6:0] $end
$var wire 7 M" funct7 [6:0] $end
$var wire 3 N" funct3 [2:0] $end
$var reg 27 O" ctrl [26:0] $end
$var reg 1 Q use_rs1 $end
$var reg 1 O use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 P" instr [31:0] $end
$var wire 5 Q" rs2 [4:0] $end
$var wire 5 R" rs1 [4:0] $end
$var wire 5 S" rd [4:0] $end
$var wire 7 T" opcode [6:0] $end
$var wire 7 U" funct7 [6:0] $end
$var wire 3 V" funct3 [2:0] $end
$var reg 27 W" ctrl [26:0] $end
$var reg 1 R use_rs1 $end
$var reg 1 P use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 X" ex0_result [31:0] $end
$var wire 32 Y" ex1_result [31:0] $end
$var wire 1 J is_load_ex0 $end
$var wire 1 Z" is_load_ex1 $end
$var wire 5 [" rd_ex0 [4:0] $end
$var wire 5 \" rd_ex1 [4:0] $end
$var wire 1 ]" reg_write_ex0 $end
$var wire 1 ^" reg_write_ex1 $end
$var wire 5 _" rs1_0_id [4:0] $end
$var wire 5 `" rs1_1_id [4:0] $end
$var wire 5 a" rs2_0_id [4:0] $end
$var wire 5 b" rs2_1_id [4:0] $end
$var wire 32 c" rs2_1_reg [31:0] $end
$var wire 32 d" rs2_0_reg [31:0] $end
$var wire 32 e" rs1_1_reg [31:0] $end
$var wire 32 f" rs1_0_reg [31:0] $end
$var reg 32 g" fwd_rs1_0 [31:0] $end
$var reg 1 t fwd_rs1_0_en $end
$var reg 32 h" fwd_rs1_1 [31:0] $end
$var reg 32 i" fwd_rs2_0 [31:0] $end
$var reg 1 s fwd_rs2_0_en $end
$var reg 32 j" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 k" imm_sel [2:0] $end
$var wire 32 l" instr [31:0] $end
$var reg 32 m" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 n" imm_sel [2:0] $end
$var wire 32 o" instr [31:0] $end
$var reg 32 p" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 27 q" ctrl0 [26:0] $end
$var wire 27 r" ctrl1 [26:0] $end
$var wire 5 s" rd_0 [4:0] $end
$var wire 5 t" rd_1 [4:0] $end
$var wire 5 u" rs1_0 [4:0] $end
$var wire 5 v" rs1_1 [4:0] $end
$var wire 5 w" rs2_0 [4:0] $end
$var wire 5 x" rs2_1 [4:0] $end
$var wire 1 Q use_rs1_0 $end
$var wire 1 R use_rs1_1 $end
$var wire 1 O use_rs2_0 $end
$var wire 1 P use_rs2_1 $end
$var wire 32 y" load_pending_vec [31:0] $end
$var wire 32 z" busy_vec [31:0] $end
$var reg 1 {" branch0 $end
$var reg 1 |" branch1 $end
$var reg 1 }" branch1_conflict $end
$var reg 1 ~" hazard1 $end
$var reg 1 k issue_slot0 $end
$var reg 1 j issue_slot1 $end
$var reg 1 !# load0 $end
$var reg 1 "# load_use0 $end
$var reg 1 ## load_use_same_cycle $end
$var reg 1 $# mem0 $end
$var reg 1 %# mem1 $end
$var reg 1 &# mem_conflict $end
$var reg 1 '# raw10 $end
$var reg 1 (# rs1_0_valid $end
$var reg 1 )# rs1_1_valid $end
$var reg 1 *# rs2_0_valid $end
$var reg 1 +# rs2_1_valid $end
$var reg 1 ,# sb_load_use1 $end
$var reg 1 -# sb_raw1 $end
$var reg 1 .# sb_waw1 $end
$var reg 1 S stall_if $end
$var reg 1 /# war10 $end
$var reg 1 0# waw10 $end
$var reg 1 1# write0 $end
$var reg 1 2# write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 7 clk $end
$var wire 1 J is_load0_ex $end
$var wire 1 3# is_load1_ex $end
$var wire 5 4# rd0_ex [4:0] $end
$var wire 1 5# rd0_write_en_ex $end
$var wire 5 6# rd1_ex [4:0] $end
$var wire 1 7# rd1_write_en_ex $end
$var wire 5 8# rs1_id [4:0] $end
$var wire 5 9# rs2_id [4:0] $end
$var wire 1 8 rst $end
$var wire 1 Q use_rs1_id $end
$var wire 1 O use_rs2_id $end
$var reg 32 :# busy_vec [31:0] $end
$var reg 1 r hazard_rs1 $end
$var reg 1 q hazard_rs2 $end
$var reg 32 ;# load_pending_vec [31:0] $end
$var reg 1 e producer_is_load_rs1 $end
$var reg 1 d producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 <# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 =# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 7 clk $end
$var wire 5 ># raddr0_1 [4:0] $end
$var wire 5 ?# raddr0_2 [4:0] $end
$var wire 5 @# raddr1_1 [4:0] $end
$var wire 5 A# raddr1_2 [4:0] $end
$var wire 1 8 rst $end
$var wire 5 B# waddr0 [4:0] $end
$var wire 5 C# waddr1 [4:0] $end
$var wire 32 D# wdata0 [31:0] $end
$var wire 32 E# wdata1 [31:0] $end
$var wire 1 F# we0 $end
$var wire 1 G# we1 $end
$var wire 32 H# rdata1_2 [31:0] $end
$var wire 32 I# rdata1_1 [31:0] $end
$var wire 32 J# rdata0_2 [31:0] $end
$var wire 32 K# rdata0_1 [31:0] $end
$var integer 32 L# i [31:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 8 M# b [7:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 8 N# b [7:0] $end
$upscope $end
$scope begin $unm_blk_52 $end
$var reg 16 O# h [15:0] $end
$upscope $end
$scope begin $unm_blk_53 $end
$var reg 16 P# h [15:0] $end
$upscope $end
$scope begin $unm_blk_55 $end
$var reg 8 Q# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_56 $end
$var reg 8 R# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_57 $end
$var reg 16 S# h1 [15:0] $end
$upscope $end
$scope begin $unm_blk_58 $end
$var reg 16 T# h1 [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 7 clk $end
$var wire 32 U# data_addr [31:0] $end
$var wire 1 4 data_re $end
$var wire 32 V# data_wdata [31:0] $end
$var wire 4 W# data_we [3:0] $end
$var wire 32 X# instr_addr [31:0] $end
$var wire 32 Y# instr_addr1 [31:0] $end
$var wire 32 Z# instr_rdata [31:0] $end
$var wire 32 [# instr_rdata1 [31:0] $end
$var parameter 32 \# MEM_WORDS $end
$var reg 32 ]# data_rdata [31:0] $end
$var integer 32 ^# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 \#
b10011 ""
$end
#0
$dumpvars
b100000000000 ^#
b0 ]#
bx [#
bx Z#
bx Y#
bx X#
b0 W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
xG#
xF#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
b100000 =#
b100000 <#
b0 ;#
b0 :#
bx 9#
bx 8#
x7#
bx 6#
x5#
bx 4#
x3#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
x)#
x(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
b0 z"
b0 y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
b100000000000000000000 r"
b100000000000000000000 q"
bx p"
bx o"
b0 n"
bx m"
bx l"
b0 k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
x^"
x]"
bx \"
bx ["
xZ"
bx Y"
bx X"
b100000000000000000000 W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
b100000000000000000000 O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
b0 ?"
b0 >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
x("
bx '"
x&"
b0 %"
bx $"
bx #"
bx !"
bx ~
0}
0|
0{
b0 z
b100000000000000000000 y
b100000000000000000000 x
bx w
b0 v
b0 u
0t
0s
xr
0q
bx p
bx o
bx n
bx m
bx l
1k
1j
b0 i
bx h
bx g
bx f
xe
0d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
xU
xT
0S
1R
1Q
0P
0O
xN
xM
xL
1K
xJ
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
b0 ?
bx >
0=
b10000000000000000000000000000011 <
b110010 ;
0:
b0 9
18
07
bx 6
b0 5
x4
bx 3
b0 2
01
x0
b0 /
0.
0-
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#5000
0G#
04
b0 X
b0 j"
b0 ^
b0 h"
b0 V
b0 i"
b0 \
b0 g"
0N
b100000000000000100000 y
b100000000000000100000 W"
b100000000000000100000 r"
b0 _
b0 e"
b0 I#
b0 Y
b0 c"
b0 H#
b100000000000000100000 x
b100000000000000100000 O"
b100000000000000100000 q"
b0 ]
b0 f"
b0 K#
b0 W
b0 d"
b0 J#
0)#
0(#
1j
b100 h
b0 6
b0 w
b0 U#
0e
0r
03#
0Z"
0J
0M
0L
b10011 T"
b0 V"
b0 U"
b0 a
b0 R"
b0 `"
b0 v"
b0 @#
b0 [
b0 Q"
b0 b"
b0 x"
b0 A#
b0 c
b0 S"
b0 t"
b0 p
b0 p"
b10011 L"
b0 N"
b0 M"
b0 `
b0 J"
b0 _"
b0 u"
b0 8#
b0 >#
b0 Z
b0 I"
b0 a"
b0 w"
b0 9#
b0 ?#
b0 b
b0 K"
b0 s"
b0 o
b0 m"
b11100000000000100010011 H
b11100000000000100010011 !
b11100000000000100010011 l
b11100000000000100010011 [#
b10100000000000010010011 )
b10100000000000010010011 C
b10100000000000010010011 G
b10100000000000010010011 "
b10100000000000010010011 m
b10100000000000010010011 Z#
b0 Q#
b0 C"
07#
0^"
b0 A"
b100000 =#
b100000 <#
b0 M#
b0 3
b0 >
b0 V#
b0 G"
b0 B"
0F#
05#
0]"
b0 '"
b0 @"
0T
b10011 <"
b10011 P"
b10011 o"
0U
b10011 ,
b10011 @
b10011 ;"
b10011 H"
b10011 l"
b0 ="
b100 #
b100 n
b100 Y#
b100 g
b1000 f
b0 (
b0 D
b0 $
b0 I
b0 X#
b0 D"
b0 ~
b0 *"
b0 1"
b0 /"
b0 -"
b0 \"
b0 6#
b0 C#
b0 0"
b0 ."
b0 )"
b10011 *
b10011 B
b10011 +"
b0 ,"
b0 !"
b0 3"
b0 :"
b0 8"
b0 6"
b0 ["
b0 4#
b0 B#
b0 9"
b0 7"
b0 2"
b10011 +
b10011 A
b10011 4"
b0 5"
b100000 L#
17
#10000
07
#15000
b100000 L#
17
#20000
07
#25000
b100000 L#
17
#30000
07
#35000
b100000 L#
17
#40000
07
#45000
12#
11#
1j
b1100 h
b100000 =#
b100000 <#
1L
b111 [
b111 Q"
b111 b"
b111 x"
b111 A#
b10 c
b10 S"
b10 t"
b111 p
b111 p"
b101 Z
b101 I"
b101 a"
b101 w"
b101 9#
b101 ?#
b1 b
b1 K"
b1 s"
b101 o
b101 m"
b100000000000001110011 H
b100000000000001110011 !
b100000000000001110011 l
b100000000000001110011 [#
b11100000000000100010011 )
b11100000000000100010011 C
b11100000000000100010011 G
b11100000000000100010011 "
b11100000000000100010011 m
b11100000000000100010011 Z#
1F#
15#
1]"
1T
b11100000000000100010011 <"
b11100000000000100010011 P"
b11100000000000100010011 o"
1U
b10100000000000010010011 ,
b10100000000000010010011 @
b10100000000000010010011 ;"
b10100000000000010010011 H"
b10100000000000010010011 l"
b1000 #
b1000 n
b1000 Y#
b1000 g
b1100 f
b100 (
b100 D
b100 $
b100 I
b100 X#
b100 D"
b100000000000000100000 2"
08
17
#50000
07
#55000
1G#
0R
b100000000000000000001 y
b100000000000000000001 W"
b100000000000000000001 r"
02#
1j
b10100 h
b111 C"
17#
1^"
b101 B"
bx X
bx j"
b110 /
b110 ?
b110 z
b110 z"
b110 :#
b100000 =#
b100000 <#
b101 '"
b1110011 T"
b1 [
b1 Q"
b1 b"
b1 x"
b1 A#
b0 c
b0 S"
b0 t"
b1 p
b1 p"
b111 Z
b111 I"
b111 a"
b111 w"
b111 9#
b111 ?#
b10 b
b10 K"
b10 s"
b111 o
b111 m"
b0 H
b0 !
b0 l
b0 [#
b0 )
b0 C
b0 G
b0 "
b0 m
b0 Z#
b111 ~
b111 *"
b10 -"
b10 \"
b10 6#
b10 C#
b111 0"
b100000000000000100000 )"
b11100000000000100010011 *
b11100000000000100010011 B
b11100000000000100010011 +"
b100 ,"
b101 !"
b101 3"
b1 6"
b1 ["
b1 4#
b1 B#
b101 9"
b10100000000000010010011 +
b10100000000000010010011 A
b10100000000000010010011 4"
b100000000000001110011 <"
b100000000000001110011 P"
b100000000000001110011 o"
b11100000000000100010011 ,
b11100000000000100010011 @
b11100000000000100010011 ;"
b11100000000000100010011 H"
b11100000000000100010011 l"
b100 ="
b10000 #
b10000 n
b10000 Y#
b10000 g
b10100 f
b1100 (
b1100 D
b1100 $
b1100 I
b1100 X#
b1100 D"
b1 9
17
#60000
07
#65000
0G#
1R
b100000000000000000000 y
b100000000000000000000 W"
b100000000000000000000 r"
b100000000000000000000 x
b100000000000000000000 O"
b100000000000000000000 q"
b11100 h
01#
1j
b0 T"
b0 [
b0 Q"
b0 b"
b0 x"
b0 A#
b0 p
b0 p"
b0 L"
b0 Z
b0 I"
b0 a"
b0 w"
b0 9#
b0 ?#
b0 b
b0 K"
b0 s"
b0 o
b0 m"
b1 C"
07#
0^"
b111 B"
b0 X
b0 j"
b100 /
b100 ?
b100 z
b100 z"
b100 :#
b100000 =#
b100000 <#
b1011 '"
b0 <"
b0 P"
b0 o"
b0 ,
b0 @
b0 ;"
b0 H"
b0 l"
b1100 ="
b11000 #
b11000 n
b11000 Y#
b11000 g
b11100 f
b10100 (
b10100 D
b10100 $
b10100 I
b10100 X#
b10100 D"
b1 ~
b1 *"
bx 1"
b0 -"
b0 \"
b0 6#
b0 C#
b1 0"
b100000000000000000001 )"
b100000000000001110011 *
b100000000000001110011 B
b100000000000001110011 +"
b1000 ,"
b111 !"
b111 3"
b10 6"
b10 ["
b10 4#
b10 B#
b111 9"
b11100000000000100010011 +
b11100000000000100010011 A
b11100000000000100010011 4"
b100 5"
b10 9
17
#70000
07
#75000
1j
b100100 h
b0 C"
b0 /
b0 ?
b0 z
b0 z"
b0 :#
b100000 =#
b100000 <#
b0 B"
0F#
05#
0]"
b1100 '"
b0 ~
b0 *"
b0 1"
b0 0"
b100000000000000000000 )"
b0 *
b0 B
b0 +"
b10000 ,"
b0 !"
b0 3"
b0 6"
b0 ["
b0 4#
b0 B#
b0 9"
b100000000000000000000 2"
b0 +
b0 A
b0 4"
b1100 5"
b10100 ="
b100000 #
b100000 n
b100000 Y#
b100000 g
b100100 f
b11100 (
b11100 D
b11100 $
b11100 I
b11100 X#
b11100 D"
b11 9
17
