{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583556348650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583556348656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 20:45:48 2020 " "Processing started: Fri Mar 06 20:45:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583556348656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556348656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556348656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583556349418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583556349418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file code_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 code_memory " "Found entity 1: code_memory" {  } { { "code_memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c cpu.sv(114) " "Verilog HDL Declaration information at cpu.sv(114): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583556358374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358374 ""} { "Info" "ISGN_ENTITY_NAME" "2 code_execution_testbench " "Found entity 2: code_execution_testbench" {  } { { "cpu.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_addr " "Found entity 1: register_addr" {  } { { "register_addr.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/register_addr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditional_check " "Found entity 1: conditional_check" {  } { { "conditional_check.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/conditional_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution.sv 1 1 " "Found 1 design units, including 1 entities, in source file execution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execution " "Found entity 1: execution" {  } { { "execution.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/execution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "update.sv(297) " "Verilog HDL warning at update.sv(297): extended using \"x\" or \"z\"" {  } { { "update.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/update.sv" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583556358405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "update.sv 1 1 " "Found 1 design units, including 1 entities, in source file update.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update " "Found entity 1: update" {  } { { "update.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/update.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_inc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_inc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_inc " "Found entity 1: pc_inc" {  } { { "pc_inc.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/pc_inc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556358405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556358405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583556358468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_inc pc_inc:pi " "Elaborating entity \"pc_inc\" for hierarchy \"pc_inc:pi\"" {  } { { "cpu.sv" "pi" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556358472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_memory code_memory:cm1 " "Elaborating entity \"code_memory\" for hierarchy \"code_memory:cm1\"" {  } { { "cpu.sv" "cm1" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556358472 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_set.data_a 0 code_memory.sv(6) " "Net \"inst_set.data_a\" at code_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "code_memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583556358472 "|cpu|code_memory:cm1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_set.waddr_a 0 code_memory.sv(6) " "Net \"inst_set.waddr_a\" at code_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "code_memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583556358472 "|cpu|code_memory:cm1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_set.we_a 0 code_memory.sv(6) " "Net \"inst_set.we_a\" at code_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "code_memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583556358472 "|cpu|code_memory:cm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditional_check conditional_check:cc " "Elaborating entity \"conditional_check\" for hierarchy \"conditional_check:cc\"" {  } { { "cpu.sv" "cc" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556358488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_addr register_addr:ra " "Elaborating entity \"register_addr\" for hierarchy \"register_addr:ra\"" {  } { { "cpu.sv" "ra" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556358488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "cpu.sv" "rf" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556358488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution execution:ex " "Elaborating entity \"execution\" for hierarchy \"execution:ex\"" {  } { { "cpu.sv" "ex" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556358503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 execution.sv(40) " "Verilog HDL assignment warning at execution.sv(40): truncated value with size 33 to match size of target (32)" {  } { { "execution.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/execution.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583556358534 "|cpu|execution:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "cpu.sv" "mem" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556358534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update update:up " "Elaborating entity \"update\" for hierarchy \"update:up\"" {  } { { "cpu.sv" "up" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556359019 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "update.sv(302) " "Verilog HDL Case Statement warning at update.sv(302): incomplete case statement has no default case item" {  } { { "update.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/update.sv" 302 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1583556359019 "|cpu|update:up"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "code_memory:cm4\|inst_set " "RAM logic \"code_memory:cm4\|inst_set\" is uninferred due to inappropriate RAM size" {  } { { "code_memory.sv" "inst_set" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583556374448 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "code_memory:cm3\|inst_set " "RAM logic \"code_memory:cm3\|inst_set\" is uninferred due to inappropriate RAM size" {  } { { "code_memory.sv" "inst_set" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583556374448 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "code_memory:cm2\|inst_set " "RAM logic \"code_memory:cm2\|inst_set\" is uninferred due to inappropriate RAM size" {  } { { "code_memory.sv" "inst_set" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583556374448 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "code_memory:cm1\|inst_set " "RAM logic \"code_memory:cm1\|inst_set\" is uninferred due to inappropriate RAM size" {  } { { "code_memory.sv" "inst_set" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583556374448 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1583556374448 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583556374478 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583556374479 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583556374479 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583556374480 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583556419792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556465085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583556468047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556468047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100336 " "Implemented 100336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583556473939 ""} { "Info" "ICUT_CUT_TM_OPINS" "264 " "Implemented 264 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583556473939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100070 " "Implemented 100070 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583556473939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583556473939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5538 " "Peak virtual memory: 5538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583556474052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 20:47:54 2020 " "Processing ended: Fri Mar 06 20:47:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583556474052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583556474052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:04 " "Total CPU time (on all processors): 00:03:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583556474052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556474052 ""}
