(peripheral
    (group-name PORT)
    (description "Pin Control and Interrupts")
    (register
        (name PCR)
        (dim 32)
        (dim-increment 0x4)
        (offset 0x0)
        (size 0x20)
        (access read-write)
        (reset-value 0x706)
        (reset-mask 0xffffffff)
        (description "Pin Control Register n")
        (field
            (name PS)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Pull Select")
            (value
                (value "#0")
                (name "0")
                (description "Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.")
            )
        )
        (field
            (name PE)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "Pull Enable")
            (value
                (value "#0")
                (name "0")
                (description "Internal pullup or pulldown resistor is not enabled on the corresponding pin.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.")
            )
        )
        (field
            (name SRE)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "Slew Rate Enable")
            (value
                (value "#0")
                (name "0")
                (description "Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.")
            )
        )
        (field
            (name PFE)
            (bit-offset 4)
            (bit-width 1)
            (access read-only)
            (description "Passive Filter Enable")
            (value
                (value "#0")
                (name "0")
                (description "Passive input filter is disabled on the corresponding pin.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.")
            )
        )
        (field
            (name DSE)
            (bit-offset 6)
            (bit-width 1)
            (access read-only)
            (description "Drive Strength Enable")
            (value
                (value "#0")
                (name "0")
                (description "Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.")
            )
            (value
                (value "#1")
                (name "1")
                (description "High drive strength is configured on the corresponding pin, if pin is configured as a digital output.")
            )
        )
        (field
            (name MUX)
            (bit-offset 8)
            (bit-width 3)
            (access read-write)
            (description "Pin Mux Control")
            (value
                (value "#000")
                (name "000")
                (description "Pin disabled (analog).")
            )
            (value
                (value "#001")
                (name "001")
                (description "Alternative 1 (GPIO).")
            )
            (value
                (value "#010")
                (name "010")
                (description "Alternative 2 (chip-specific).")
            )
            (value
                (value "#011")
                (name "011")
                (description "Alternative 3 (chip-specific).")
            )
            (value
                (value "#100")
                (name "100")
                (description "Alternative 4 (chip-specific).")
            )
            (value
                (value "#101")
                (name "101")
                (description "Alternative 5 (chip-specific).")
            )
            (value
                (value "#110")
                (name "110")
                (description "Alternative 6 (chip-specific).")
            )
            (value
                (value "#111")
                (name "111")
                (description "Alternative 7 (chip-specific).")
            )
        )
        (field
            (name IRQC)
            (bit-offset 16)
            (bit-width 4)
            (access read-write)
            (description "Interrupt Configuration")
            (value
                (value "#0000")
                (name "0000")
                (description "Interrupt/DMA request disabled.")
            )
            (value
                (value "#0001")
                (name "0001")
                (description "DMA request on rising edge.")
            )
            (value
                (value "#0010")
                (name "0010")
                (description "DMA request on falling edge.")
            )
            (value
                (value "#0011")
                (name "0011")
                (description "DMA request on either edge.")
            )
            (value
                (value "#1000")
                (name "1000")
                (description "Interrupt when logic 0.")
            )
            (value
                (value "#1001")
                (name "1001")
                (description "Interrupt on rising-edge.")
            )
            (value
                (value "#1010")
                (name "1010")
                (description "Interrupt on falling-edge.")
            )
            (value
                (value "#1011")
                (name "1011")
                (description "Interrupt on either edge.")
            )
            (value
                (value "#1100")
                (name "1100")
                (description "Interrupt when logic 1.")
            )
        )
        (field
            (name ISF)
            (bit-offset 24)
            (bit-width 1)
            (access read-write)
            (description "Interrupt Status Flag")
            (value
                (value "#0")
                (name "0")
                (description "Configured interrupt is not detected.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.")
            )
        )
    )
    (register
        (name GPCLR)
        (offset 0x80)
        (size 0x20)
        (access write-only)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Global Pin Control Low Register")
        (field
            (name GPWD)
            (bit-offset 0)
            (bit-width 16)
            (access write-only)
            (description "Global Pin Write Data")
        )
        (field
            (name GPWE)
            (bit-offset 16)
            (bit-width 16)
            (access write-only)
            (description "Global Pin Write Enable")
            (value
                (value "#0")
                (name "0")
                (description "Corresponding Pin Control Register is not updated with the value in GPWD.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Corresponding Pin Control Register is updated with the value in GPWD.")
            )
        )
    )
    (register
        (name GPCHR)
        (offset 0x84)
        (size 0x20)
        (access write-only)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Global Pin Control High Register")
        (field
            (name GPWD)
            (bit-offset 0)
            (bit-width 16)
            (access write-only)
            (description "Global Pin Write Data")
        )
        (field
            (name GPWE)
            (bit-offset 16)
            (bit-width 16)
            (access write-only)
            (description "Global Pin Write Enable")
            (value
                (value "#0")
                (name "0")
                (description "Corresponding Pin Control Register is not updated with the value in GPWD.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Corresponding Pin Control Register is updated with the value in GPWD.")
            )
        )
    )
    (register
        (name ISFR)
        (offset 0xa0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Interrupt Status Flag Register")
        (field
            (name ISF)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Interrupt Status Flag")
            (value
                (value "#0")
                (name "0")
                (description "Configured interrupt is not detected.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.")
            )
        )
    )
)