
---------- Begin Simulation Statistics ----------
final_tick                                16684102500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    277                       # Simulator instruction rate (inst/s)
host_mem_usage                                7858488                       # Number of bytes of host memory used
host_op_rate                                      284                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27160.22                       # Real time elapsed on the host
host_tick_rate                                 393204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7510884                       # Number of instructions simulated
sim_ops                                       7706618                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010680                       # Number of seconds simulated
sim_ticks                                 10679502500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.317632                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   45237                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58508                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                637                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4330                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             60479                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6079                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7514                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1435                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104314                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17102                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1072                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      669355                       # Number of instructions committed
system.cpu.committedOps                        716047                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.520897                       # CPI: cycles per instruction
system.cpu.discardedOps                         12494                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             494754                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             96670                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            45372                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          904095                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.396684                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      535                       # number of quiesce instructions executed
system.cpu.numCycles                          1687375                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       535                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  541008     75.55%     75.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1350      0.19%     75.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                 104035     14.53%     90.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 69654      9.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   716047                       # Class of committed instruction
system.cpu.quiesceCycles                     15399829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          783280                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              233269                       # Transaction distribution
system.membus.trans_dist::ReadResp             233906                       # Transaction distribution
system.membus.trans_dist::WriteReq             144369                       # Transaction distribution
system.membus.trans_dist::WriteResp            144369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          292                       # Transaction distribution
system.membus.trans_dist::CleanEvict              202                       # Transaction distribution
system.membus.trans_dist::ReadExReq               196                       # Transaction distribution
system.membus.trans_dist::ReadExResp              196                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           355                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       744484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       744484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 757436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        52288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        70367                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23823228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23823228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23911643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378811                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000071                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008442                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378784     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              378811                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1040759285                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10922375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              570718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2117000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9086830                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1452489243                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1413750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6136615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1534154                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7670769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1534154                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6136615                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7670769                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7670769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7670769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15341539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       307200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       307200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       497904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       497904                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5124                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1495042                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1523714                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1610208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12039                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23920644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24379396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25637507                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2706800250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          1781663                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          775                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2183237467                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1420272000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12273231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4602462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6136615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     23012308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6136615                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4602462                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10739077                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12273231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10739077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10739077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33751385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4602462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10739077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15341539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4602462                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1582471                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6184932                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4602462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15341539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1582471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21526471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       232722                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       232722                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       139520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       139520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       733186                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       744484                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23461892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23823228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       461047                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       461047    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       461047                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1126751410                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1303119000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1121936907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24546462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     42956308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1189439677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30683077                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30717910                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61400988                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1152619984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55264372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     42956308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1250840664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26083332                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15335428                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25427972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4585473                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       479233                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3002369                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     18409846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1613930237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    803896623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6136615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2442373322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    945038779                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1435968389                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2381007168                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     18409846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2558969016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2239865012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6136615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4823380490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18048                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18048                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          282                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          308                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1689966                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       155813                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1845779                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1689966                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1689966                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1689966                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       155813                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1845779                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14876676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14927548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8947968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       232449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              233247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             139812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1393012081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1582471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3146214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1397775599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1749894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24546462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    803896623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6136615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1534154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            837863749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1749894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24581295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2196908704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6136615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1534154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1582471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3146214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2235639347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    366451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003296202250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              421410                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             148819                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      233247                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     139812                       # Number of write requests accepted
system.mem_ctrls.readBursts                    233247                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   139812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7577073875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1165510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13696001375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32505.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58755.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       330                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   217434                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  130213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                233245                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               139812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  205597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    826                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.048732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.515645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.199767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          505      2.00%      2.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          625      2.47%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          369      1.46%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          374      1.48%      7.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          494      1.95%      9.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          358      1.42%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          344      1.36%     12.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          482      1.91%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21730     85.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     847.734545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    973.613282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            142     51.64%     51.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.36%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.36%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.36%     52.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     15.27%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      1.09%     69.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     27.64%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2112-2175            1      0.36%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      2.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.447273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    144.782493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    497.481115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            126     45.82%     45.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.27%     49.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.73%     49.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.36%     50.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.36%     50.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.36%     50.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.36%     51.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.36%     51.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.36%     52.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.36%     52.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.18%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          125     45.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14918528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8948672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14927548                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8947968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1396.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       837.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1397.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    837.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10679548750                       # Total gap between requests
system.mem_ctrls.avgGap                      28626.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14867588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34833.083282671643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1392161104.882928848267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1582470.719024598831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3128235.608353478834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1911699.538438237039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24546461.785087835044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 803896623.461626648903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6136615.446271958761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1438269.245219990378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       232449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       446555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13651144090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     22620435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21790295                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3687183820                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27694703430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 160084396450                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    440159500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     42698250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     55819.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58727.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85360.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41505.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12627341.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6761402.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1193377.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    429843.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    166790.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12479705.100000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8708154.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        424007006.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       194341250.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102237338.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     124949959.199996                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     114891201.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       981614614.500008                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         91.915762                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5974474515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    577710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4130117985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17990854.205607                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    111084993.446151                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545299250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7058995500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9625107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       209918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           209918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       209918                       # number of overall hits
system.cpu.icache.overall_hits::total          209918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          282                       # number of overall misses
system.cpu.icache.overall_misses::total           282                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12230000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12230000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12230000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12230000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       210200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       210200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       210200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       210200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001342                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43368.794326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43368.794326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43368.794326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43368.794326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          282                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          282                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          282                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          282                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11790875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11790875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11790875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11790875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001342                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001342                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001342                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001342                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41811.613475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41811.613475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41811.613475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41811.613475                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       209918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          209918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       210200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       210200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43368.794326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43368.794326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11790875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11790875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001342                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001342                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41811.613475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41811.613475                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.997531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               83007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1406.898305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.997531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.853511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            420682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           420682                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       168952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           168952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       168952                       # number of overall hits
system.cpu.dcache.overall_hits::total          168952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          720                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            720                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          720                       # number of overall misses
system.cpu.dcache.overall_misses::total           720                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53123625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53123625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53123625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53123625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169672                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004243                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004243                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004243                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004243                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73782.812500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73782.812500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73782.812500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73782.812500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.dcache.writebacks::total               292                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5396                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5396                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40056250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40056250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40056250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40056250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11886000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11886000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72697.368421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72697.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72697.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72697.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.742772                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.742772                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    435                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       104946                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104946                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26126875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26126875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73596.830986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73596.830986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          547                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          547                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25571500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25571500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11886000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11886000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72032.394366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72032.394366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.433272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.433272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26996750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26996750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        64371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73963.698630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73963.698630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4849                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4849                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14484750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14484750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73901.785714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73901.785714                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           421.658527                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              157570                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            362.229885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   421.658527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.823552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            679239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           679239                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16684102500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                16684188125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    277                       # Simulator instruction rate (inst/s)
host_mem_usage                                7858488                       # Number of bytes of host memory used
host_op_rate                                      284                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27160.31                       # Real time elapsed on the host
host_tick_rate                                 393206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7510893                       # Number of instructions simulated
sim_ops                                       7706633                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010680                       # Number of seconds simulated
sim_ticks                                 10679588125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.315764                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   45239                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58512                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                638                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4332                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             60479                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6079                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7514                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1435                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104320                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17104                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1072                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      669364                       # Number of instructions committed
system.cpu.committedOps                        716062                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.521068                       # CPI: cycles per instruction
system.cpu.discardedOps                         12501                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             494771                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             96670                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            45375                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          904188                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.396657                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      535                       # number of quiesce instructions executed
system.cpu.numCycles                          1687512                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       535                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  541016     75.55%     75.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1350      0.19%     75.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                 104041     14.53%     90.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 69654      9.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   716062                       # Class of committed instruction
system.cpu.quiesceCycles                     15399829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          783324                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              233269                       # Transaction distribution
system.membus.trans_dist::ReadResp             233907                       # Transaction distribution
system.membus.trans_dist::WriteReq             144369                       # Transaction distribution
system.membus.trans_dist::WriteResp            144369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          293                       # Transaction distribution
system.membus.trans_dist::CleanEvict              202                       # Transaction distribution
system.membus.trans_dist::ReadExReq               196                       # Transaction distribution
system.membus.trans_dist::ReadExResp              196                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           356                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       744484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       744484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 757439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        70495                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23823228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23823228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23911771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378812                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000071                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008442                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378785     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              378812                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1040766285                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10922375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              570718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2117000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9092580                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1452489243                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1413750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6136566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1534142                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7670708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1534142                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6136566                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7670708                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7670708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7670708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15341416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       307200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       307200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       497904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       497904                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5124                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1495042                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1523714                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1610208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12039                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23920644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24379396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25637507                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2706800250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          1781663                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          775                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2183237467                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1420272000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12273132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4602425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6136566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     23012123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6136566                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4602425                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10738991                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12273132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10738991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10738991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33751114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4602425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10738991                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15341416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4602425                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1582458                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6184883                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4602425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15341416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1582458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21526298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       232722                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       232722                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       139520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       139520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       733186                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       744484                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23461892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23823228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       461047                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       461047    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       461047                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1126751410                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1303119000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1121927911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24546265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     42955964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1189430140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30682831                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30717664                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61400495                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1152610743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55263929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     42955964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1250830635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26083332                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15335428                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25427972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4585473                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       479233                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3002369                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     18409699                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1613917297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    803890178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6136566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2442353740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    945031202                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1435956876                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2380988078                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     18409699                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2558948499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2239847054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6136566                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4823341818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18048                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18048                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          282                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          308                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1689953                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       155811                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1845764                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1689953                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1689953                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1689953                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       155811                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1845764                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14876676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14927612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8948032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       232449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              233248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          293                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             139813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1393000912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1582458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3152181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1397770385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1755873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24546265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    803890178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6136566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1534142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            837863024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1755873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24581098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2196891090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6136566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1534142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1582458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3152181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2235633408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    366451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003296202250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              421413                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             148819                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      233248                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     139813                       # Number of write requests accepted
system.mem_ctrls.readBursts                    233248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   139813                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7577073875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1165515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13696027625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32505.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58755.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       330                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   217435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  130213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                233246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               139813                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  205597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    826                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.048732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.515645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.199767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          505      2.00%      2.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          625      2.47%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          369      1.46%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          374      1.48%      7.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          494      1.95%      9.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          358      1.42%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          344      1.36%     12.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          482      1.91%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21730     85.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     847.734545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    973.613282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            142     51.64%     51.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.36%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.36%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.36%     52.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     15.27%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      1.09%     69.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     27.64%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2112-2175            1      0.36%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      2.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.447273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    144.782493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    497.481115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            126     45.82%     45.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.27%     49.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.73%     49.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.36%     50.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.36%     50.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.36%     50.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.36%     51.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.36%     51.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.36%     52.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.36%     52.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.18%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          125     45.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14918592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8948672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14927612                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8948032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1396.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       837.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1397.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    837.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10679744375                       # Total gap between requests
system.mem_ctrls.avgGap                      28627.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14867588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34832.804003852907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1392149943.048482418060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1582458.031357833883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3134203.267787539400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1911684.211136185564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24546264.980607572943                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 803890178.114897966385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6136566.245151893236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1438257.713707474992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       232449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          293                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       446555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13651144090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     22620435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21816545                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3687183820                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27694703430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 160084396450                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    440159500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     42698250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     55819.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58727.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85360.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41476.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12584245.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6761402.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1193377.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    429843.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    166790.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12479705.100000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8708154.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           424008825                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       194341250.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102237338.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     124952290.537496                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     114891201.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       981618764.587508                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         91.915414                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5974474515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    577710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4130203610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17990854.205607                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    111084993.446151                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545299250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7059081125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9625107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       209930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           209930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       209930                       # number of overall hits
system.cpu.icache.overall_hits::total          209930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          282                       # number of overall misses
system.cpu.icache.overall_misses::total           282                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12230000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12230000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12230000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12230000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       210212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       210212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       210212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       210212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001342                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43368.794326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43368.794326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43368.794326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43368.794326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          282                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          282                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          282                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          282                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11790875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11790875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11790875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11790875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001342                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001342                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001342                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001342                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41811.613475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41811.613475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41811.613475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41811.613475                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       209930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          209930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       210212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       210212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43368.794326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43368.794326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11790875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11790875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001342                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001342                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41811.613475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41811.613475                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.997635                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2343792                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               509                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4604.699411                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.997635                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.853511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            420706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           420706                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       168956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           168956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       168956                       # number of overall hits
system.cpu.dcache.overall_hits::total          168956                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          721                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            721                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          721                       # number of overall misses
system.cpu.dcache.overall_misses::total           721                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53183625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53183625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53183625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53183625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004249                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004249                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004249                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73763.696255                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73763.696255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73763.696255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73763.696255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.dcache.writebacks::total               293                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5396                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5396                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40114875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40114875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40114875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40114875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11886000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11886000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003253                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003253                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72671.875000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72671.875000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72671.875000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72671.875000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.742772                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.742772                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    436                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       104950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26186875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26186875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73558.637640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73558.637640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          547                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          547                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25630125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25630125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11886000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11886000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71994.733146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71994.733146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.433272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.433272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26996750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26996750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        64371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73963.698630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73963.698630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4849                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4849                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14484750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14484750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73901.785714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73901.785714                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           421.658706                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              319853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               880                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            363.469318                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   421.658706                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.823552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            679260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           679260                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16684188125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
