c:\Users\AxelVerhaeghe\Documents\projects\aedvent-code-2022\day 05\Axel - Rust\part2\target\debug\deps\memchr-694a19fe9a6aee3f.rmeta: C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\lib.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\cow.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\fallback.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\iter.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\naive.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\avx.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\sse2.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\byte_frequencies.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\genericsimd.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\fallback.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\genericsimd.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\avx.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\sse.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\rabinkarp.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\rarebytes.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\twoway.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\util.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\vector.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\avx.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\sse.rs

c:\Users\AxelVerhaeghe\Documents\projects\aedvent-code-2022\day 05\Axel - Rust\part2\target\debug\deps\memchr-694a19fe9a6aee3f.d: C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\lib.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\cow.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\fallback.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\iter.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\naive.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\avx.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\sse2.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\byte_frequencies.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\genericsimd.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\fallback.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\genericsimd.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\avx.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\sse.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\rabinkarp.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\rarebytes.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\twoway.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\util.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\vector.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\mod.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\avx.rs C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\sse.rs

C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\lib.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\cow.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\mod.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\fallback.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\iter.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\naive.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\mod.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\avx.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memchr\x86\sse2.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\mod.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\byte_frequencies.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\genericsimd.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\mod.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\fallback.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\genericsimd.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\mod.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\avx.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\prefilter\x86\sse.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\rabinkarp.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\rarebytes.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\twoway.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\util.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\vector.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\mod.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\avx.rs:
C:\Users\AxelVerhaeghe\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.5.0\src\memmem\x86\sse.rs:
