Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Thu Jan 29 08:49:17 2015
| Host             : huins-PC running 64-bit major release  (build 7600)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.705 |
| Dynamic (W)              | 1.545 |
| Device Static (W)        | 0.160 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.3  |
| Junction Temperature (C) | 44.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.000 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      675 |       --- |             --- |
|   LUT as Logic |    <0.001 |      266 |     53200 |            0.50 |
|   CARRY4       |    <0.001 |       16 |     13300 |            0.12 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |       37 |     53200 |            0.06 |
|   Register     |    <0.001 |       68 |    106400 |            0.06 |
|   Others       |     0.000 |      268 |       --- |             --- |
| Signals        |     0.003 |      624 |       --- |             --- |
| Block RAM      |    <0.001 |       60 |       140 |           42.85 |
| I/O            |     0.015 |       25 |       200 |           12.50 |
| PS7            |     1.525 |        1 |       --- |             --- |
| Static Power   |     0.160 |          |           |                 |
| Total          |     1.705 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.005 |      0.017 |
| Vccaux    |       1.800 |     0.021 |       0.001 |      0.021 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.721 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| top                                   |     1.545 |
|   TFTLCDCtrl_i                        |     0.002 |
|     a_g2m                             |    <0.001 |
|     b_horizontal                      |    <0.001 |
|     c_vertical                        |    <0.001 |
|     e_rgb                             |    <0.001 |
|     f_BRAMCtrl                        |     0.001 |
|   bufferram_i                         |     0.003 |
|     U0                                |     0.003 |
|       inst_blk_mem_gen                |     0.003 |
|         gnativebmg.native_blk_mem_gen |     0.003 |
|           valid.cstr                  |     0.003 |
|             bindec_a.bindec_inst_a    |    <0.001 |
|             has_mux_a.A               |     0.001 |
|             ramloop[0].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[10].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[11].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[12].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[13].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[14].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[15].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[16].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[17].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[18].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[19].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[1].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[20].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[21].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[22].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[23].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[24].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[25].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[26].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[27].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[28].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[29].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[2].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[30].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[31].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[32].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[33].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[34].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[35].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[36].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[37].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[38].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[39].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[3].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[40].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[41].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[42].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[43].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[44].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[45].ram.r         |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[4].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[5].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[6].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[7].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[8].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|             ramloop[9].ram.r          |    <0.001 |
|               prim_init.ram           |    <0.001 |
|   usystem_wrapper                     |     1.525 |
|     system_i                          |     1.525 |
|       processing_system7_0            |     1.525 |
|         inst                          |     1.525 |
+---------------------------------------+-----------+


