#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Dec 23 15:33:00 2024
# Process ID         : 394572
# Current directory  : /home/lukas/fpga_vivado/projects/Divider/execution
# Command line       : vivado -mode tcl
# Log file           : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.log
# Journal file       : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 3484.116 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 25097 MB
#-----------------------------------------------------------
open_project /home/lukas/fpga_vivado/projects/Divider/Divider.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/lukas/fpga_vivado/projects/Divider/Divider.gen/sources_1'.
Scanning sources...
Finished scanning sources
Divider
set_property top Divider_tb [current_fileset -simset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near ''' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:58]
ERROR: [VRFC 10-4982] syntax error near ''' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:59]
ERROR: [VRFC 10-4982] syntax error near ''' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:60]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:70]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:70]
ERROR: [VRFC 10-2989] 'past_cnt' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:62]
ERROR: [VRFC 10-2989] 'past_rst' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:63]
ERROR: [VRFC 10-2989] 'past_rst' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:70]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:70]
ERROR: [VRFC 10-2989] 'cnt' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:62]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near ''' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:58]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-2989] 'past_rst' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:60]
ERROR: [VRFC 10-2989] 'past_rst' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:64]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:67]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
start gui
ambiguous command name "start": start_gui start_ip_gui startgroup
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lukas/fpga_vivado/Vivado/2024.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Divider_tb_behav xil_defaultlib.Divider_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/lukas/fpga_vivado/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Divider_tb_behav xil_defaultlib.Divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'myassert' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-2989] 'myassert' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Divider_tb_behav xil_defaultlib.Divider_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/lukas/fpga_vivado/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Divider_tb_behav xil_defaultlib.Divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'myassert' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-2989] 'myassert' is not declared [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v] -no_script -reset -force -quiet
remove_files  /home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:65]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:68]
ERROR: [VRFC 10-8530] module 'Divider_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 15:53:44 2024...
