{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571142517022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571142517022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:28:36 2019 " "Processing started: Tue Oct 15 20:28:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571142517022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571142517022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571142517023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1571142517324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571142517373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571142517373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571142517377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571142517377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu2.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU2 " "Found entity 1: MCU2" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571142517390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571142517390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571142517394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571142517394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571142517398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571142517398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU2 " "Elaborating entity \"MCU2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571142517427 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "portOut MCU2.v(5) " "Output port \"portOut\" at MCU2.v(5) has no driver" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1571142517429 "|MCU2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Macc MCU2.v(6) " "Output port \"Macc\" at MCU2.v(6) has no driver" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1571142517429 "|MCU2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MaccH MCU2.v(7) " "Output port \"MaccH\" at MCU2.v(7) has no driver" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1571142517429 "|MCU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:ProgramMemory " "Elaborating entity \"Rom\" for hierarchy \"Rom:ProgramMemory\"" {  } { { "MCU2.v" "ProgramMemory" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571142517445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i Rom.v(14) " "Verilog HDL or VHDL warning at Rom.v(14): object \"i\" assigned a value but never read" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571142517446 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 255 Rom.v(20) " "Verilog HDL warning at Rom.v(20): number of words (10) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1571142517446 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Rom.v(16) " "Net \"rom.data_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571142517446 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Rom.v(16) " "Net \"rom.waddr_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571142517446 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Rom.v(16) " "Net \"rom.we_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571142517446 "|MCU2|Rom:ProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MainALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MainALU\"" {  } { { "MCU2.v" "MainALU" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571142517447 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataAcc ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"dataAcc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571142517449 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[0\] ALU.v(12) " "Inferred latch for \"dataAcc\[0\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517449 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[1\] ALU.v(12) " "Inferred latch for \"dataAcc\[1\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517449 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[2\] ALU.v(12) " "Inferred latch for \"dataAcc\[2\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517449 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[3\] ALU.v(12) " "Inferred latch for \"dataAcc\[3\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517449 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[4\] ALU.v(12) " "Inferred latch for \"dataAcc\[4\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517449 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[5\] ALU.v(12) " "Inferred latch for \"dataAcc\[5\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[6\] ALU.v(12) " "Inferred latch for \"dataAcc\[6\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[7\] ALU.v(12) " "Inferred latch for \"dataAcc\[7\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[8\] ALU.v(12) " "Inferred latch for \"dataAcc\[8\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[9\] ALU.v(12) " "Inferred latch for \"dataAcc\[9\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[10\] ALU.v(12) " "Inferred latch for \"dataAcc\[10\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[11\] ALU.v(12) " "Inferred latch for \"dataAcc\[11\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[12\] ALU.v(12) " "Inferred latch for \"dataAcc\[12\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[13\] ALU.v(12) " "Inferred latch for \"dataAcc\[13\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[14\] ALU.v(12) " "Inferred latch for \"dataAcc\[14\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[15\] ALU.v(12) " "Inferred latch for \"dataAcc\[15\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[16\] ALU.v(12) " "Inferred latch for \"dataAcc\[16\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[17\] ALU.v(12) " "Inferred latch for \"dataAcc\[17\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[18\] ALU.v(12) " "Inferred latch for \"dataAcc\[18\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[19\] ALU.v(12) " "Inferred latch for \"dataAcc\[19\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[20\] ALU.v(12) " "Inferred latch for \"dataAcc\[20\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[21\] ALU.v(12) " "Inferred latch for \"dataAcc\[21\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517450 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[22\] ALU.v(12) " "Inferred latch for \"dataAcc\[22\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[23\] ALU.v(12) " "Inferred latch for \"dataAcc\[23\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[24\] ALU.v(12) " "Inferred latch for \"dataAcc\[24\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[25\] ALU.v(12) " "Inferred latch for \"dataAcc\[25\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[26\] ALU.v(12) " "Inferred latch for \"dataAcc\[26\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[27\] ALU.v(12) " "Inferred latch for \"dataAcc\[27\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[28\] ALU.v(12) " "Inferred latch for \"dataAcc\[28\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[29\] ALU.v(12) " "Inferred latch for \"dataAcc\[29\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[30\] ALU.v(12) " "Inferred latch for \"dataAcc\[30\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[31\] ALU.v(12) " "Inferred latch for \"dataAcc\[31\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517451 "|MCU2|ALU:MainALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:MainController " "Elaborating entity \"controller\" for hierarchy \"controller:MainController\"" {  } { { "MCU2.v" "MainController" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571142517452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hacc controller.v(34) " "Verilog HDL or VHDL warning at controller.v(34): object \"hacc\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ar32 controller.v(40) " "Verilog HDL or VHDL warning at controller.v(40): object \"ar32\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br32 controller.v(40) " "Verilog HDL or VHDL warning at controller.v(40): object \"br32\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_addr controller.v(48) " "Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable \"ram_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_cs controller.v(48) " "Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable \"ram_cs\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_data_in controller.v(48) " "Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable \"ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_data_out controller.v(48) " "Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable \"ram_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_re controller.v(48) " "Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable \"ram_re\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_we controller.v(48) " "Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable \"ram_we\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_we controller.v(48) " "Inferred latch for \"ram_we\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_re controller.v(48) " "Inferred latch for \"ram_re\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[0\] controller.v(48) " "Inferred latch for \"ram_data_out\[0\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[1\] controller.v(48) " "Inferred latch for \"ram_data_out\[1\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[2\] controller.v(48) " "Inferred latch for \"ram_data_out\[2\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517454 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[3\] controller.v(48) " "Inferred latch for \"ram_data_out\[3\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[4\] controller.v(48) " "Inferred latch for \"ram_data_out\[4\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[5\] controller.v(48) " "Inferred latch for \"ram_data_out\[5\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[6\] controller.v(48) " "Inferred latch for \"ram_data_out\[6\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[7\] controller.v(48) " "Inferred latch for \"ram_data_out\[7\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[8\] controller.v(48) " "Inferred latch for \"ram_data_out\[8\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[9\] controller.v(48) " "Inferred latch for \"ram_data_out\[9\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[10\] controller.v(48) " "Inferred latch for \"ram_data_out\[10\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[11\] controller.v(48) " "Inferred latch for \"ram_data_out\[11\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[12\] controller.v(48) " "Inferred latch for \"ram_data_out\[12\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[13\] controller.v(48) " "Inferred latch for \"ram_data_out\[13\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[14\] controller.v(48) " "Inferred latch for \"ram_data_out\[14\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_out\[15\] controller.v(48) " "Inferred latch for \"ram_data_out\[15\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[0\] controller.v(48) " "Inferred latch for \"ram_data_in\[0\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[1\] controller.v(48) " "Inferred latch for \"ram_data_in\[1\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[2\] controller.v(48) " "Inferred latch for \"ram_data_in\[2\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[3\] controller.v(48) " "Inferred latch for \"ram_data_in\[3\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[4\] controller.v(48) " "Inferred latch for \"ram_data_in\[4\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[5\] controller.v(48) " "Inferred latch for \"ram_data_in\[5\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[6\] controller.v(48) " "Inferred latch for \"ram_data_in\[6\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[7\] controller.v(48) " "Inferred latch for \"ram_data_in\[7\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[8\] controller.v(48) " "Inferred latch for \"ram_data_in\[8\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[9\] controller.v(48) " "Inferred latch for \"ram_data_in\[9\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[10\] controller.v(48) " "Inferred latch for \"ram_data_in\[10\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517455 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[11\] controller.v(48) " "Inferred latch for \"ram_data_in\[11\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[12\] controller.v(48) " "Inferred latch for \"ram_data_in\[12\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[13\] controller.v(48) " "Inferred latch for \"ram_data_in\[13\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[14\] controller.v(48) " "Inferred latch for \"ram_data_in\[14\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[15\] controller.v(48) " "Inferred latch for \"ram_data_in\[15\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_cs controller.v(48) " "Inferred latch for \"ram_cs\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[0\] controller.v(48) " "Inferred latch for \"ram_addr\[0\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[1\] controller.v(48) " "Inferred latch for \"ram_addr\[1\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[2\] controller.v(48) " "Inferred latch for \"ram_addr\[2\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[3\] controller.v(48) " "Inferred latch for \"ram_addr\[3\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[4\] controller.v(48) " "Inferred latch for \"ram_addr\[4\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[5\] controller.v(48) " "Inferred latch for \"ram_addr\[5\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[6\] controller.v(48) " "Inferred latch for \"ram_addr\[6\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[7\] controller.v(48) " "Inferred latch for \"ram_addr\[7\]\" at controller.v(48)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571142517456 "|MCU2|controller:MainController"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1571142517792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[0\] GND " "Pin \"portOut\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[1\] GND " "Pin \"portOut\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[2\] GND " "Pin \"portOut\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[3\] GND " "Pin \"portOut\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[4\] GND " "Pin \"portOut\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[5\] GND " "Pin \"portOut\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[6\] GND " "Pin \"portOut\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[7\] GND " "Pin \"portOut\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[8\] GND " "Pin \"portOut\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[9\] GND " "Pin \"portOut\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[10\] GND " "Pin \"portOut\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[11\] GND " "Pin \"portOut\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[12\] GND " "Pin \"portOut\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[13\] GND " "Pin \"portOut\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[14\] GND " "Pin \"portOut\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "portOut\[15\] GND " "Pin \"portOut\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|portOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[0\] GND " "Pin \"Macc\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[1\] GND " "Pin \"Macc\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[2\] GND " "Pin \"Macc\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[3\] GND " "Pin \"Macc\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[4\] GND " "Pin \"Macc\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[5\] GND " "Pin \"Macc\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[6\] GND " "Pin \"Macc\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[7\] GND " "Pin \"Macc\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[8\] GND " "Pin \"Macc\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[9\] GND " "Pin \"Macc\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[10\] GND " "Pin \"Macc\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[11\] GND " "Pin \"Macc\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[12\] GND " "Pin \"Macc\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[13\] GND " "Pin \"Macc\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[14\] GND " "Pin \"Macc\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[15\] GND " "Pin \"Macc\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|Macc[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[0\] GND " "Pin \"MaccH\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[1\] GND " "Pin \"MaccH\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[2\] GND " "Pin \"MaccH\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[3\] GND " "Pin \"MaccH\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[4\] GND " "Pin \"MaccH\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[5\] GND " "Pin \"MaccH\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[6\] GND " "Pin \"MaccH\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[7\] GND " "Pin \"MaccH\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[8\] GND " "Pin \"MaccH\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[9\] GND " "Pin \"MaccH\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[10\] GND " "Pin \"MaccH\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[11\] GND " "Pin \"MaccH\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[12\] GND " "Pin \"MaccH\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[13\] GND " "Pin \"MaccH\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[14\] GND " "Pin \"MaccH\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[15\] GND " "Pin \"MaccH\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|MaccH[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[0\] GND " "Pin \"testout\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[1\] GND " "Pin \"testout\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[2\] GND " "Pin \"testout\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[3\] GND " "Pin \"testout\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[4\] GND " "Pin \"testout\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[5\] GND " "Pin \"testout\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[6\] GND " "Pin \"testout\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[7\] GND " "Pin \"testout\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[8\] GND " "Pin \"testout\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[9\] GND " "Pin \"testout\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[10\] GND " "Pin \"testout\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[11\] GND " "Pin \"testout\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[12\] GND " "Pin \"testout\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[13\] GND " "Pin \"testout\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[14\] GND " "Pin \"testout\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[15\] GND " "Pin \"testout\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|testout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[0\] GND " "Pin \"McodeOut\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[1\] GND " "Pin \"McodeOut\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[2\] GND " "Pin \"McodeOut\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[3\] GND " "Pin \"McodeOut\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[4\] GND " "Pin \"McodeOut\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[5\] GND " "Pin \"McodeOut\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[6\] GND " "Pin \"McodeOut\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[7\] GND " "Pin \"McodeOut\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[8\] GND " "Pin \"McodeOut\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[9\] GND " "Pin \"McodeOut\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[10\] GND " "Pin \"McodeOut\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[11\] GND " "Pin \"McodeOut\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[12\] GND " "Pin \"McodeOut\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[13\] GND " "Pin \"McodeOut\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[14\] GND " "Pin \"McodeOut\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "McodeOut\[15\] GND " "Pin \"McodeOut\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571142517810 "|MCU2|McodeOut[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1571142517810 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1571142517821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571142517957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142517957 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[0\] " "No output dependent on input pin \"portIn\[0\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[1\] " "No output dependent on input pin \"portIn\[1\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[2\] " "No output dependent on input pin \"portIn\[2\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[3\] " "No output dependent on input pin \"portIn\[3\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[4\] " "No output dependent on input pin \"portIn\[4\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[5\] " "No output dependent on input pin \"portIn\[5\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[6\] " "No output dependent on input pin \"portIn\[6\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[7\] " "No output dependent on input pin \"portIn\[7\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[8\] " "No output dependent on input pin \"portIn\[8\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[9\] " "No output dependent on input pin \"portIn\[9\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[10\] " "No output dependent on input pin \"portIn\[10\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[11\] " "No output dependent on input pin \"portIn\[11\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[12\] " "No output dependent on input pin \"portIn\[12\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[13\] " "No output dependent on input pin \"portIn\[13\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[14\] " "No output dependent on input pin \"portIn\[14\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[15\] " "No output dependent on input pin \"portIn\[15\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571142518018 "|MCU2|portIn[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1571142518018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571142518020 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571142518020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571142518020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571142518088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:28:38 2019 " "Processing ended: Tue Oct 15 20:28:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571142518088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571142518088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571142518088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571142518088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571142519605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571142519606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:28:39 2019 " "Processing started: Tue Oct 15 20:28:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571142519606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571142519606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571142519606 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571142519686 ""}
{ "Info" "0" "" "Project  = MCU2" {  } {  } 0 0 "Project  = MCU2" 0 0 "Fitter" 0 0 1571142519687 ""}
{ "Info" "0" "" "Revision = MCU2" {  } {  } 0 0 "Revision = MCU2" 0 0 "Fitter" 0 0 1571142519687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1571142519761 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MCU2 EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design MCU2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1571142519917 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1571142519917 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1571142519956 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1571142519956 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571142520046 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571142520263 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571142520263 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571142520265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571142520265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571142520265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571142520265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571142520265 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571142520265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571142520266 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[0\] " "Pin portIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[1\] " "Pin portIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[2\] " "Pin portIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[3\] " "Pin portIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[4\] " "Pin portIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[5\] " "Pin portIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[6\] " "Pin portIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[7\] " "Pin portIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[8\] " "Pin portIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[9\] " "Pin portIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[10\] " "Pin portIn\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[11\] " "Pin portIn\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[12\] " "Pin portIn\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[13\] " "Pin portIn\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[14\] " "Pin portIn\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[15\] " "Pin portIn\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[0\] " "Pin portOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[1\] " "Pin portOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[2\] " "Pin portOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[3\] " "Pin portOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[4\] " "Pin portOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[5\] " "Pin portOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[6\] " "Pin portOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[7\] " "Pin portOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[8\] " "Pin portOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[9\] " "Pin portOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[10\] " "Pin portOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[11\] " "Pin portOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[12\] " "Pin portOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[13\] " "Pin portOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[14\] " "Pin portOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[15\] " "Pin portOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[0\] " "Pin Macc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[1\] " "Pin Macc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[2\] " "Pin Macc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[3\] " "Pin Macc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[4\] " "Pin Macc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[5\] " "Pin Macc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[6\] " "Pin Macc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[7\] " "Pin Macc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[8\] " "Pin Macc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[9\] " "Pin Macc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[10\] " "Pin Macc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[11\] " "Pin Macc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[12\] " "Pin Macc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[13\] " "Pin Macc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[14\] " "Pin Macc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[15\] " "Pin Macc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[0\] " "Pin MaccH\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[1\] " "Pin MaccH\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[2\] " "Pin MaccH\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[3\] " "Pin MaccH\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[4\] " "Pin MaccH\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[5\] " "Pin MaccH\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[6\] " "Pin MaccH\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[7\] " "Pin MaccH\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[8\] " "Pin MaccH\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[9\] " "Pin MaccH\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[10\] " "Pin MaccH\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[11\] " "Pin MaccH\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[12\] " "Pin MaccH\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[13\] " "Pin MaccH\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[14\] " "Pin MaccH\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[15\] " "Pin MaccH\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[0\] " "Pin testout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[1\] " "Pin testout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[2\] " "Pin testout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[3\] " "Pin testout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[4\] " "Pin testout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[5\] " "Pin testout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[6\] " "Pin testout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[7\] " "Pin testout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[8\] " "Pin testout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[9\] " "Pin testout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[10\] " "Pin testout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[11\] " "Pin testout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[12\] " "Pin testout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[13\] " "Pin testout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[14\] " "Pin testout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[15\] " "Pin testout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[0\] " "Pin McodeOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[1\] " "Pin McodeOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[2\] " "Pin McodeOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[3\] " "Pin McodeOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[4\] " "Pin McodeOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[5\] " "Pin McodeOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[6\] " "Pin McodeOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[7\] " "Pin McodeOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[8\] " "Pin McodeOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[9\] " "Pin McodeOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[10\] " "Pin McodeOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[11\] " "Pin McodeOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[12\] " "Pin McodeOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[13\] " "Pin McodeOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[14\] " "Pin McodeOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[15\] " "Pin McodeOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571142520612 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1571142520612 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU2.sdc " "Synopsys Design Constraints File file not found: 'MCU2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571142521038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571142521038 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1571142521039 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1571142521039 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571142521039 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1571142521040 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571142521040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571142521041 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571142521042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571142521042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571142521042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571142521043 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571142521043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571142521043 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571142521043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571142521043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1571142521044 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571142521044 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 2.5V 18 80 0 " "Number of I/O pins in group: 98 (unused VREF, 2.5V VCCIO, 18 input, 80 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1571142521046 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1571142521046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571142521046 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571142521046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1571142521046 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571142521046 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571142521101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571142522421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571142522479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571142522489 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571142522698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571142522698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571142523217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X12_Y30 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30" {  } { { "loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30"} 0 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1571142523787 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571142523787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571142523866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1571142523867 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1571142523867 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571142523867 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1571142523874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571142523963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571142524216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571142524294 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571142524548 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571142525060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/output_files/MCU2.fit.smsg " "Generated suppressed messages file C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/output_files/MCU2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571142525448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5280 " "Peak virtual memory: 5280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571142525777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:28:45 2019 " "Processing ended: Tue Oct 15 20:28:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571142525777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571142525777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571142525777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571142525777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571142527165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571142527165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:28:47 2019 " "Processing started: Tue Oct 15 20:28:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571142527165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571142527165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571142527165 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571142528130 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571142528167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571142528569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:28:48 2019 " "Processing ended: Tue Oct 15 20:28:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571142528569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571142528569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571142528569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571142528569 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571142529178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571142530076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571142530076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:28:49 2019 " "Processing started: Tue Oct 15 20:28:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571142530076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571142530076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCU2 -c MCU2 " "Command: quartus_sta MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571142530076 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1571142530166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1571142530298 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1571142530335 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1571142530335 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU2.sdc " "Synopsys Design Constraints File file not found: 'MCU2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1571142530684 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1571142530685 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1571142530685 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1571142530685 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1571142530686 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1571142530686 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1571142530687 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1571142530694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1571142530697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142530698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142530705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142530708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142530712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142530717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142530723 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1571142530738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1571142530761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1571142531183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1571142531219 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1571142531219 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1571142531219 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1571142531219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531241 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1571142531250 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1571142531516 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1571142531516 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1571142531516 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1571142531517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571142531531 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1571142532239 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1571142532239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571142532320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:28:52 2019 " "Processing ended: Tue Oct 15 20:28:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571142532320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571142532320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571142532320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571142532320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571142533696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571142533696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:28:53 2019 " "Processing started: Tue Oct 15 20:28:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571142533696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571142533696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571142533697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MCU2.vo C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/simulation/qsim// simulation " "Generated file MCU2.vo in folder \"C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571142534014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571142534075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:28:54 2019 " "Processing ended: Tue Oct 15 20:28:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571142534075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571142534075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571142534075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571142534075 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus II Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571142534732 ""}
