$date
	Fri Dec 23 16:04:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module pt $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 1 ! out $end
$var reg 1 % state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
1$
0#
0"
x!
$end
#5
1!
0%
1"
#10
1#
0"
0$
#15
0!
1%
1"
#20
0"
#25
1!
0%
1"
#30
0"
#35
0!
1%
1"
#40
0#
0"
#45
1"
#50
0"
#55
1"
#60
1#
0"
#65
1!
0%
1"
#70
0#
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
1#
0"
#105
0!
1%
1"
#110
0"
#115
1!
0%
1"
#120
0#
0"
#125
1"
#130
0"
#135
1"
#140
1#
0"
#145
0!
1%
1"
#150
0"
#155
1!
0%
1"
#160
0"
#165
0!
1%
1"
#170
0"
#175
1!
0%
1"
#180
0#
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
1#
0"
#225
0!
1%
1"
#230
0"
#235
1!
0%
1"
#240
0"
#245
0!
1%
1"
#250
0"
#255
1!
0%
1"
#260
0"
#265
0!
1%
1"
#270
0#
0"
#275
1"
#280
1#
0"
#285
1!
0%
1"
#290
0"
#295
0!
1%
1"
#300
0"
#305
1!
0%
1"
#310
0#
0"
#311
