`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:43 CST (Jun  3 2025 16:39:43 UTC)

module dut_LeftShift_1Ux4U_16U_4(in2, in1, out1);
  input in2;
  input [3:0] in1;
  output [15:0] out1;
  wire in2;
  wire [3:0] in1;
  wire [15:0] out1;
  wire sll_16_46_n_0, sll_16_46_n_1, sll_16_46_n_2, sll_16_46_n_3,
       sll_16_46_n_4, sll_16_46_n_5, sll_16_46_n_6, sll_16_46_n_7;
  wire sll_16_46_n_8, sll_16_46_n_9, sll_16_46_n_10, sll_16_46_n_11,
       sll_16_46_n_12, sll_16_46_n_13, sll_16_46_n_14, sll_16_46_n_15;
  AND2XL sll_16_46_g272(.A (in1[3]), .B (sll_16_46_n_13), .Y
       (out1[10]));
  NOR2X1 sll_16_46_g273(.A (sll_16_46_n_0), .B (sll_16_46_n_15), .Y
       (out1[12]));
  NOR2BX1 sll_16_46_g274(.AN (sll_16_46_n_13), .B (in1[3]), .Y
       (out1[2]));
  AND2XL sll_16_46_g275(.A (in1[3]), .B (sll_16_46_n_9), .Y (out1[11]));
  NOR2X1 sll_16_46_g276(.A (sll_16_46_n_0), .B (sll_16_46_n_10), .Y
       (out1[13]));
  NOR2X1 sll_16_46_g277(.A (in1[3]), .B (sll_16_46_n_8), .Y (out1[7]));
  NOR2X1 sll_16_46_g278(.A (in1[3]), .B (sll_16_46_n_10), .Y (out1[5]));
  NOR2X1 sll_16_46_g279(.A (in1[3]), .B (sll_16_46_n_15), .Y (out1[4]));
  NOR2X1 sll_16_46_g280(.A (in1[3]), .B (sll_16_46_n_11), .Y (out1[0]));
  NOR2X1 sll_16_46_g281(.A (sll_16_46_n_0), .B (sll_16_46_n_8), .Y
       (out1[15]));
  NOR2X1 sll_16_46_g282(.A (sll_16_46_n_0), .B (sll_16_46_n_14), .Y
       (out1[14]));
  NOR2X1 sll_16_46_g283(.A (in1[3]), .B (sll_16_46_n_12), .Y (out1[1]));
  NOR2BX1 sll_16_46_g284(.AN (sll_16_46_n_9), .B (in1[3]), .Y
       (out1[3]));
  NOR2X1 sll_16_46_g285(.A (sll_16_46_n_0), .B (sll_16_46_n_12), .Y
       (out1[9]));
  NOR2X1 sll_16_46_g286(.A (sll_16_46_n_0), .B (sll_16_46_n_11), .Y
       (out1[8]));
  NOR2X1 sll_16_46_g287(.A (in1[3]), .B (sll_16_46_n_14), .Y (out1[6]));
  NAND2X1 sll_16_46_g288(.A (in1[2]), .B (sll_16_46_n_5), .Y
       (sll_16_46_n_15));
  NAND2BX1 sll_16_46_g289(.AN (sll_16_46_n_7), .B (in1[2]), .Y
       (sll_16_46_n_14));
  NOR2X1 sll_16_46_g290(.A (in1[2]), .B (sll_16_46_n_7), .Y
       (sll_16_46_n_13));
  NAND2X1 sll_16_46_g291(.A (sll_16_46_n_1), .B (sll_16_46_n_6), .Y
       (sll_16_46_n_12));
  NAND2X1 sll_16_46_g292(.A (sll_16_46_n_1), .B (sll_16_46_n_5), .Y
       (sll_16_46_n_11));
  NAND2X1 sll_16_46_g293(.A (in1[2]), .B (sll_16_46_n_6), .Y
       (sll_16_46_n_10));
  NOR2X1 sll_16_46_g294(.A (in1[2]), .B (sll_16_46_n_4), .Y
       (sll_16_46_n_9));
  OR2XL sll_16_46_g295(.A (sll_16_46_n_1), .B (sll_16_46_n_4), .Y
       (sll_16_46_n_8));
  NAND2X1 sll_16_46_g296(.A (in1[1]), .B (sll_16_46_n_3), .Y
       (sll_16_46_n_7));
  NOR2X1 sll_16_46_g297(.A (in1[1]), .B (sll_16_46_n_2), .Y
       (sll_16_46_n_6));
  NOR2BX1 sll_16_46_g298(.AN (sll_16_46_n_3), .B (in1[1]), .Y
       (sll_16_46_n_5));
  NAND2BX1 sll_16_46_g299(.AN (sll_16_46_n_2), .B (in1[1]), .Y
       (sll_16_46_n_4));
  NOR2BX1 sll_16_46_g300(.AN (in2), .B (in1[0]), .Y (sll_16_46_n_3));
  NAND2X1 sll_16_46_g301(.A (in2), .B (in1[0]), .Y (sll_16_46_n_2));
  INVX1 sll_16_46_g302(.A (in1[2]), .Y (sll_16_46_n_1));
  INVX1 sll_16_46_g303(.A (in1[3]), .Y (sll_16_46_n_0));
endmodule


