OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/uart/runs/14-04_15-46/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/uart/runs/14-04_15-46/tmp/merged_unpadded.lef
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /openLANE_flow/designs/uart/runs/14-04_15-46/results/placement/uart.placement.def
Notice 0: Design: uart
Notice 0:     Created 7 pins.
Notice 0:     Created 173 components and 999 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 114 nets and 362 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/uart/runs/14-04_15-46/results/placement/uart.placement.def
[INFO]: Setting output delay to: 1.332
[INFO]: Setting input delay to: 1.332
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         133
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 142248
    Num keys in characterization LUT: 1755
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clk" found
 Initializing clock net for : "clk"
 Clock net "clk" has 21 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 21
    Sinks will be clustered in groups of 20 and a maximum diameter of 50 um
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(7165, 14900), (42125, 52980)]
 Normalized sink region: [(0.551154, 1.14615), (3.24038, 4.07538)]
    Width:  2.68923
    Height: 2.92923
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    # sinks per sub-region: 11
    Sub-region size: 2.68923 X 1.46462
    Segment length (rounded): 1
    Key: 142480 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 21
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 17669.9 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 3 clock buffers.
    Minimum number of buffers in the clock path: 2.
    Maximum number of buffers in the clock path: 2.
    Created 3 clock nets.
    Fanout distribution for the current clock = 9:1, 12:1.
    Max level of the clock tree: 1.
 ... End of TritonCTS execution.
[INFO]: Repairing long wires on clock nets...
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances           176
multi row instances         0
fixed instances            62
nets                      119
design area            2169.6 u^2
fixed area              162.7 u^2
movable area           1034.7 u^2
utilization                52 %
utilization padded         54 %
rows                       17
row height                2.7 u

Placement Analysis
--------------------------------
total displacement       24.3 u
average displacement      0.1 u
max displacement          4.6 u
original HPWL          2044.2 u
legalized HPWL         2135.5 u
delta HPWL                  4 %

[INFO DPL-0020] Mirrored 54 instances
[INFO DPL-0021] HPWL before            2135.5 u
[INFO DPL-0022] HPWL after             2041.8 u
[INFO DPL-0023] HPWL delta               -4.4 %
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
No paths found.
Startpoint: _182_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _182_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _182_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.19    0.19 v _182_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           tx_inst.u1_tx.acc[0] (net)
                  0.03    0.00    0.19 v _087_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    0.24 ^ _087_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _023_ (net)
                  0.04    0.00    0.24 ^ _182_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _182_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: _189_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _181_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _189_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.65    0.65 ^ _189_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           tx_inst.u1_tx.acc[7] (net)
                  0.14    0.00    0.65 ^ _086_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.09    0.73 v _086_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _056_ (net)
                  0.04    0.00    0.73 v _097_/B (sky130_fd_sc_hd__or4b_4)
                  0.15    0.98    1.71 v _097_/X (sky130_fd_sc_hd__or4b_4)
     1    0.00                           _066_ (net)
                  0.15    0.00    1.71 v _101_/C (sky130_fd_sc_hd__or4_4)
                  0.18    1.03    2.74 v _101_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _070_ (net)
                  0.18    0.00    2.74 v _102_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    2.89 ^ _102_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _071_ (net)
                  0.09    0.00    2.89 ^ _117_/C (sky130_fd_sc_hd__and3_1)
                  0.20    0.42    3.31 ^ _117_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _078_ (net)
                  0.20    0.00    3.31 ^ _119_/B (sky130_fd_sc_hd__nand2_1)
                  0.12    0.19    3.49 v _119_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _080_ (net)
                  0.12    0.00    3.49 v _120_/B2 (sky130_fd_sc_hd__a32o_1)
                  0.07    0.39    3.88 v _120_/X (sky130_fd_sc_hd__a32o_1)
     1    0.00                           _022_ (net)
                  0.07    0.00    3.88 v _181_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.88   data arrival time

                  0.00    6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (ideal)
                          0.00    6.66   clock reconvergence pessimism
                                  6.66 ^ _181_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.29    6.37   library setup time
                                  6.37   data required time
-----------------------------------------------------------------------------
                                  6.37   data required time
                                 -3.88   data arrival time
-----------------------------------------------------------------------------
                                  2.49   slack (MET)


No paths found.
wns 0.00
tns 0.00
Clock clk
Latency      CRPR       Skew
_180_/CLK ^
   0.60
_171_/CLK ^
   0.29      0.00       0.31

