lbl_80800B18:
/* 80800B18 00000000  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80800B1C 00000004  7C 08 02 A6 */	mflr r0
/* 80800B20 00000008  90 01 00 34 */	stw r0, 0x34(r1)
/* 80800B24 0000000C  39 61 00 30 */	addi r11, r1, 0x30
/* 80800B28 00000010  4B FF C9 11 */	bl _unresolved
/* 80800B2C 00000014  7C 7B 1B 78 */	mr r27, r3
/* 80800B30 00000018  3B DB 06 A0 */	addi r30, r27, 0x6a0
/* 80800B34 0000001C  3B BB 07 30 */	addi r29, r27, 0x730
/* 80800B38 00000020  3B 80 00 00 */	li r28, 0
/* 80800B3C 00000024  3B 40 00 00 */	li r26, 0
/* 80800B40 00000028  3B 20 00 00 */	li r25, 0
lbl_80800B44:
/* 80800B44 00000000  2C 1C 00 00 */	cmpwi r28, 0
/* 80800B48 00000004  40 81 00 C4 */	ble lbl_80800C0C
/* 80800B4C 00000008  2C 1C 00 0B */	cmpwi r28, 0xb
/* 80800B50 0000000C  40 80 00 BC */	bge lbl_80800C0C
/* 80800B54 00000010  7F FB CA 14 */	add r31, r27, r25
/* 80800B58 00000014  80 1F 07 78 */	lwz r0, 0x778(r31)
/* 80800B5C 00000018  28 00 00 00 */	cmplwi r0, 0
/* 80800B60 0000001C  41 82 00 AC */	beq lbl_80800C0C
/* 80800B64 00000020  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80800B68 00000024  38 63 00 00 */	addi r3, r3, 0x0000 /* 0x00000000@l */
/* 80800B6C 00000028  C0 3E 00 00 */	lfs f1, 0(r30)
/* 80800B70 0000002C  C0 5E 00 04 */	lfs f2, 4(r30)
/* 80800B74 00000030  C0 7E 00 08 */	lfs f3, 8(r30)
/* 80800B78 00000034  4B FF C8 C1 */	bl _unresolved
/* 80800B7C 00000038  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80800B80 0000003C  38 63 00 00 */	addi r3, r3, 0x0000 /* 0x00000000@l */
/* 80800B84 00000040  A8 9D 00 02 */	lha r4, 2(r29)
/* 80800B88 00000044  4B FF C8 B1 */	bl _unresolved
/* 80800B8C 00000048  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80800B90 0000004C  38 63 00 00 */	addi r3, r3, 0x0000 /* 0x00000000@l */
/* 80800B94 00000050  A8 9D 00 00 */	lha r4, 0(r29)
/* 80800B98 00000054  4B FF C8 A1 */	bl _unresolved
/* 80800B9C 00000058  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80800BA0 0000005C  38 63 00 00 */	addi r3, r3, 0x0000 /* 0x00000000@l */
/* 80800BA4 00000060  7F 44 07 34 */	extsh r4, r26
/* 80800BA8 00000064  4B FF C8 91 */	bl _unresolved
/* 80800BAC 00000068  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80800BB0 0000006C  C0 43 00 00 */	lfs f2, 0x0000(r3)
/* 80800BB4 00000070  C0 3B 04 EC */	lfs f1, 0x4ec(r27)
/* 80800BB8 00000074  FC 02 08 00 */	fcmpu cr0, f2, f1
/* 80800BBC 00000078  40 82 00 1C */	bne lbl_80800BD8
/* 80800BC0 0000007C  C0 1B 04 F0 */	lfs f0, 0x4f0(r27)
/* 80800BC4 00000080  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 80800BC8 00000084  40 82 00 10 */	bne lbl_80800BD8
/* 80800BCC 00000088  C0 1B 04 F4 */	lfs f0, 0x4f4(r27)
/* 80800BD0 0000008C  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 80800BD4 00000090  41 82 00 14 */	beq lbl_80800BE8
lbl_80800BD8:
/* 80800BD8 00000000  C0 5B 04 F0 */	lfs f2, 0x4f0(r27)
/* 80800BDC 00000004  C0 7B 04 F4 */	lfs f3, 0x4f4(r27)
/* 80800BE0 00000008  4B FF C8 59 */	bl _unresolved
/* 80800BE4 0000000C  48 00 00 14 */	b lbl_80800BF8
lbl_80800BE8:
/* 80800BE8 00000000  C0 3F 07 D8 */	lfs f1, 0x7d8(r31)
/* 80800BEC 00000004  FC 40 08 90 */	fmr f2, f1
/* 80800BF0 00000008  FC 60 08 90 */	fmr f3, f1
/* 80800BF4 0000000C  4B FF C8 45 */	bl _unresolved
lbl_80800BF8:
/* 80800BF8 00000000  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80800BFC 00000004  38 63 00 00 */	addi r3, r3, 0x0000 /* 0x00000000@l */
/* 80800C00 00000008  80 9F 07 78 */	lwz r4, 0x778(r31)
/* 80800C04 0000000C  38 84 00 24 */	addi r4, r4, 0x24
/* 80800C08 00000010  4B FF C8 31 */	bl _unresolved
lbl_80800C0C:
/* 80800C0C 00000000  3B 9C 00 01 */	addi r28, r28, 1
/* 80800C10 00000004  2C 1C 00 0C */	cmpwi r28, 0xc
/* 80800C14 00000008  3B 5A 20 00 */	addi r26, r26, 0x2000
/* 80800C18 0000000C  3B 39 00 04 */	addi r25, r25, 4
/* 80800C1C 00000010  3B DE 00 0C */	addi r30, r30, 0xc
/* 80800C20 00000014  3B BD 00 06 */	addi r29, r29, 6
/* 80800C24 00000018  41 80 FF 20 */	blt lbl_80800B44
/* 80800C28 0000001C  39 61 00 30 */	addi r11, r1, 0x30
/* 80800C2C 00000020  4B FF C8 0D */	bl _unresolved
/* 80800C30 00000024  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80800C34 00000028  7C 08 03 A6 */	mtlr r0
/* 80800C38 0000002C  38 21 00 30 */	addi r1, r1, 0x30
/* 80800C3C 00000030  4E 80 00 20 */	blr 
