

================================================================
== Vitis HLS Report for 'AddRoundKey_InversMixColumn'
================================================================
* Date:           Sat May 31 00:10:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.978 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.696 us|  0.696 us|   87|   87|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddRoundKey_InversMixColumn_label2   |       16|       16|         4|          -|          -|     4|        no|
        |- AddRoundKey_InversMixColumn_label0   |       56|       56|        14|          -|          -|     4|        no|
        | + AddRoundKey_InversMixColumn_label1  |       12|       12|         3|          -|          -|     4|        no|
        |- AddRoundKey_InversMixColumn_label3   |       12|       12|         3|          -|          -|     4|        no|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 10 
7 --> 8 6 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statemt, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n"   --->   Operation 15 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ret = alloca i64 1" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 16 'alloca' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %n_read, i2 0"   --->   Operation 17 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln376 = store i3 0, i3 %j" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 18 'store' 'store_ln376' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln380 = br void %for.inc" [data/benchmarks/aes/aes_key.c:380]   --->   Operation 19 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_6 = load i3 %j" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 20 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.57ns)   --->   "%icmp_ln380 = icmp_eq  i3 %j_6, i3 4" [data/benchmarks/aes/aes_key.c:380]   --->   Operation 21 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln380 = add i3 %j_6, i3 1" [data/benchmarks/aes/aes_key.c:380]   --->   Operation 22 'add' 'add_ln380' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %for.inc.split, void %AddRoundKey_InversMixColumn_label1.preheader" [data/benchmarks/aes/aes_key.c:380]   --->   Operation 23 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i3 %j_6" [data/benchmarks/aes/aes_key.c:380]   --->   Operation 24 'zext' 'zext_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln382 = add i6 %zext_ln380, i6 %mul" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 25 'add' 'add_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i6 %add_ln382" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 26 'zext' 'zext_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln382_3 = zext i6 %add_ln382" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 27 'zext' 'zext_ln382_3' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%word_addr = getelementptr i32 %word, i64 0, i64 %zext_ln382" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 28 'getelementptr' 'word_addr' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln383 = add i8 %zext_ln382_3, i8 120" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 29 'add' 'add_ln383' <Predicate = (!icmp_ln380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln383_1 = zext i8 %add_ln383" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 30 'zext' 'zext_ln383_1' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%word_addr_10 = getelementptr i32 %word, i64 0, i64 %zext_ln383_1" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 31 'getelementptr' 'word_addr_10' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.19ns)   --->   "%word_load = load i9 %word_addr" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 32 'load' 'word_load' <Predicate = (!icmp_ln380)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln382 = trunc i3 %j_6" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 33 'trunc' 'trunc_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln382, i2 0" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln382_1 = zext i4 %shl_ln" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 35 'zext' 'zext_ln382_1' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%statemt_addr = getelementptr i32 %statemt, i64 0, i64 %zext_ln382_1" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 36 'getelementptr' 'statemt_addr' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.69ns)   --->   "%statemt_load = load i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 37 'load' 'statemt_load' <Predicate = (!icmp_ln380)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [2/2] (1.19ns)   --->   "%word_load_7 = load i9 %word_addr_10" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 38 'load' 'word_load_7' <Predicate = (!icmp_ln380)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln383 = or i4 %shl_ln, i4 1" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 39 'or' 'or_ln383' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i4 %or_ln383" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 40 'zext' 'zext_ln383' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%statemt_addr_38 = getelementptr i32 %statemt, i64 0, i64 %zext_ln383" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 41 'getelementptr' 'statemt_addr_38' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.69ns)   --->   "%statemt_load_34 = load i5 %statemt_addr_38" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 42 'load' 'statemt_load_34' <Predicate = (!icmp_ln380)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln376 = store i3 %add_ln380, i3 %j" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 43 'store' 'store_ln376' <Predicate = (!icmp_ln380)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 44 'alloca' 'j_3' <Predicate = (icmp_ln380)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln376 = store i3 0, i3 %j_3" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 45 'store' 'store_ln376' <Predicate = (icmp_ln380)> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln389 = br void %AddRoundKey_InversMixColumn_label1" [data/benchmarks/aes/aes_key.c:389]   --->   Operation 46 'br' 'br_ln389' <Predicate = (icmp_ln380)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln382_2 = zext i6 %add_ln382" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 47 'zext' 'zext_ln382_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.71ns)   --->   "%add_ln384 = add i9 %zext_ln382_2, i9 240" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 48 'add' 'add_ln384' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln384_1 = zext i9 %add_ln384" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 49 'zext' 'zext_ln384_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%word_addr_11 = getelementptr i32 %word, i64 0, i64 %zext_ln384_1" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 50 'getelementptr' 'word_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.71ns)   --->   "%add_ln385 = add i9 %zext_ln382_2, i9 360" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 51 'add' 'add_ln385' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln385_1 = zext i9 %add_ln385" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 52 'zext' 'zext_ln385_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%word_addr_12 = getelementptr i32 %word, i64 0, i64 %zext_ln385_1" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 53 'getelementptr' 'word_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.19ns)   --->   "%word_load = load i9 %word_addr" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 54 'load' 'word_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 55 [1/2] (0.69ns)   --->   "%statemt_load = load i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 55 'load' 'statemt_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/1] (0.21ns)   --->   "%xor_ln382 = xor i32 %statemt_load, i32 %word_load" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 56 'xor' 'xor_ln382' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (1.19ns)   --->   "%word_load_7 = load i9 %word_addr_10" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 57 'load' 'word_load_7' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 58 [1/2] (0.69ns)   --->   "%statemt_load_34 = load i5 %statemt_addr_38" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 58 'load' 'statemt_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 59 [1/1] (0.21ns)   --->   "%xor_ln383 = xor i32 %statemt_load_34, i32 %word_load_7" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 59 'xor' 'xor_ln383' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (1.19ns)   --->   "%word_load_8 = load i9 %word_addr_11" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 60 'load' 'word_load_8' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln384 = or i4 %shl_ln, i4 2" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 61 'or' 'or_ln384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i4 %or_ln384" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 62 'zext' 'zext_ln384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%statemt_addr_39 = getelementptr i32 %statemt, i64 0, i64 %zext_ln384" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 63 'getelementptr' 'statemt_addr_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (0.69ns)   --->   "%statemt_load_35 = load i5 %statemt_addr_39" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 64 'load' 'statemt_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 65 [2/2] (1.19ns)   --->   "%word_load_9 = load i9 %word_addr_12" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 65 'load' 'word_load_9' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln385 = or i4 %shl_ln, i4 3" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 66 'or' 'or_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i4 %or_ln385" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 67 'zext' 'zext_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%statemt_addr_40 = getelementptr i32 %statemt, i64 0, i64 %zext_ln385" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 68 'getelementptr' 'statemt_addr_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (0.69ns)   --->   "%statemt_load_36 = load i5 %statemt_addr_40" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 69 'load' 'statemt_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln382 = store i32 %xor_ln382, i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:382]   --->   Operation 70 'store' 'store_ln382' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln383 = store i32 %xor_ln383, i5 %statemt_addr_38" [data/benchmarks/aes/aes_key.c:383]   --->   Operation 71 'store' 'store_ln383' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 72 [1/2] (1.19ns)   --->   "%word_load_8 = load i9 %word_addr_11" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 72 'load' 'word_load_8' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 73 [1/2] (0.69ns)   --->   "%statemt_load_35 = load i5 %statemt_addr_39" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 73 'load' 'statemt_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 74 [1/1] (0.21ns)   --->   "%xor_ln384 = xor i32 %statemt_load_35, i32 %word_load_8" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 74 'xor' 'xor_ln384' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (1.19ns)   --->   "%word_load_9 = load i9 %word_addr_12" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 75 'load' 'word_load_9' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 76 [1/2] (0.69ns)   --->   "%statemt_load_36 = load i5 %statemt_addr_40" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 76 'load' 'statemt_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 77 [1/1] (0.21ns)   --->   "%xor_ln385 = xor i32 %statemt_load_36, i32 %word_load_9" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 77 'xor' 'xor_ln385' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln376 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln376' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/aes/aes_key.c:386]   --->   Operation 79 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.69ns)   --->   "%store_ln384 = store i32 %xor_ln384, i5 %statemt_addr_39" [data/benchmarks/aes/aes_key.c:384]   --->   Operation 80 'store' 'store_ln384' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 81 [1/1] (0.69ns)   --->   "%store_ln385 = store i32 %xor_ln385, i5 %statemt_addr_40" [data/benchmarks/aes/aes_key.c:385]   --->   Operation 81 'store' 'store_ln385' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln380 = br void %for.inc" [data/benchmarks/aes/aes_key.c:380]   --->   Operation 82 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.95>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%j_7 = load i3 %j_3"   --->   Operation 83 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.57ns)   --->   "%icmp_ln389 = icmp_eq  i3 %j_7, i3 4" [data/benchmarks/aes/aes_key.c:389]   --->   Operation 84 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.57ns)   --->   "%add_ln389 = add i3 %j_7, i3 1" [data/benchmarks/aes/aes_key.c:389]   --->   Operation 85 'add' 'add_ln389' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %icmp_ln389, void %AddRoundKey_InversMixColumn_label1.split, void %for.inc229.preheader" [data/benchmarks/aes/aes_key.c:389]   --->   Operation 86 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln376 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln376' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/aes/aes_key.c:433]   --->   Operation 88 'specloopname' 'specloopname_ln433' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty = trunc i3 %j_7"   --->   Operation 89 'trunc' 'empty' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0"   --->   Operation 90 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln392 = br void %for.body36" [data/benchmarks/aes/aes_key.c:392]   --->   Operation 91 'br' 'br_ln392' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 92 'alloca' 'i' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln376 = store i3 0, i3 %i" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 93 'store' 'store_ln376' <Predicate = (icmp_ln389)> <Delay = 0.38>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc229" [data/benchmarks/aes/aes_key.c:436]   --->   Operation 94 'br' 'br_ln436' <Predicate = (icmp_ln389)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.40>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%i_3 = phi i3 0, void %AddRoundKey_InversMixColumn_label1.split, i3 %add_ln404, void %for.body36.split" [data/benchmarks/aes/aes_key.c:404]   --->   Operation 95 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.57ns)   --->   "%icmp_ln392 = icmp_eq  i3 %i_3, i3 4" [data/benchmarks/aes/aes_key.c:392]   --->   Operation 96 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.57ns)   --->   "%add_ln404 = add i3 %i_3, i3 1" [data/benchmarks/aes/aes_key.c:404]   --->   Operation 97 'add' 'add_ln404' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln392 = br i1 %icmp_ln392, void %for.body36.split, void %for.inc193" [data/benchmarks/aes/aes_key.c:392]   --->   Operation 98 'br' 'br_ln392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i3 %i_3" [data/benchmarks/aes/aes_key.c:392]   --->   Operation 99 'zext' 'zext_ln392' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln394 = add i4 %zext_ln392, i4 %tmp_s" [data/benchmarks/aes/aes_key.c:394]   --->   Operation 100 'add' 'add_ln394' <Predicate = (!icmp_ln392)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i4 %add_ln394" [data/benchmarks/aes/aes_key.c:394]   --->   Operation 101 'zext' 'zext_ln394' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%statemt_addr_45 = getelementptr i32 %statemt, i64 0, i64 %zext_ln394" [data/benchmarks/aes/aes_key.c:394]   --->   Operation 102 'getelementptr' 'statemt_addr_45' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (0.69ns)   --->   "%statemt_load_37 = load i5 %statemt_addr_45" [data/benchmarks/aes/aes_key.c:394]   --->   Operation 103 'load' 'statemt_load_37' <Predicate = (!icmp_ln392)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_71 = trunc i3 %add_ln404" [data/benchmarks/aes/aes_key.c:404]   --->   Operation 104 'trunc' 'empty_71' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%add_ln404_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 %empty_71" [data/benchmarks/aes/aes_key.c:404]   --->   Operation 105 'bitconcatenate' 'add_ln404_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i4 %add_ln404_1" [data/benchmarks/aes/aes_key.c:404]   --->   Operation 106 'zext' 'zext_ln404' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%statemt_addr_46 = getelementptr i32 %statemt, i64 0, i64 %zext_ln404" [data/benchmarks/aes/aes_key.c:404]   --->   Operation 107 'getelementptr' 'statemt_addr_46' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (0.69ns)   --->   "%statemt_load_38 = load i5 %statemt_addr_46" [data/benchmarks/aes/aes_key.c:404]   --->   Operation 108 'load' 'statemt_load_38' <Predicate = (!icmp_ln392)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i3 %i_3" [data/benchmarks/aes/aes_key.c:414]   --->   Operation 109 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln376 = store i3 %add_ln389, i3 %j_3" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 110 'store' 'store_ln376' <Predicate = (icmp_ln392)> <Delay = 0.38>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln389 = br void %AddRoundKey_InversMixColumn_label1" [data/benchmarks/aes/aes_key.c:389]   --->   Operation 111 'br' 'br_ln389' <Predicate = (icmp_ln392)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.06>
ST_8 : Operation 112 [1/2] (0.69ns)   --->   "%statemt_load_37 = load i5 %statemt_addr_45" [data/benchmarks/aes/aes_key.c:394]   --->   Operation 112 'load' 'statemt_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %statemt_load_37, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:395]   --->   Operation 113 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_18, i8 0" [data/benchmarks/aes/aes_key.c:395]   --->   Operation 114 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.88ns)   --->   "%icmp_ln395 = icmp_eq  i32 %and_ln, i32 256" [data/benchmarks/aes/aes_key.c:395]   --->   Operation 115 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln395 = trunc i32 %statemt_load_37" [data/benchmarks/aes/aes_key.c:395]   --->   Operation 116 'trunc' 'trunc_ln395' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln395, i1 0" [data/benchmarks/aes/aes_key.c:395]   --->   Operation 117 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln397)   --->   "%xor_ln395 = xor i31 %trunc_ln, i31 283" [data/benchmarks/aes/aes_key.c:395]   --->   Operation 118 'xor' 'xor_ln395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln397)   --->   "%select_ln395 = select i1 %icmp_ln395, i31 %xor_ln395, i31 %trunc_ln" [data/benchmarks/aes/aes_key.c:395]   --->   Operation 119 'select' 'select_ln395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln396 = trunc i32 %statemt_load_37" [data/benchmarks/aes/aes_key.c:396]   --->   Operation 120 'trunc' 'trunc_ln396' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.25ns) (out node of the LUT)   --->   "%xor_ln397 = xor i31 %select_ln395, i31 %trunc_ln396" [data/benchmarks/aes/aes_key.c:397]   --->   Operation 121 'xor' 'xor_ln397' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %xor_ln397, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:398]   --->   Operation 122 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_19, i8 0" [data/benchmarks/aes/aes_key.c:398]   --->   Operation 123 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.88ns)   --->   "%icmp_ln398 = icmp_eq  i32 %and_ln8, i32 256" [data/benchmarks/aes/aes_key.c:398]   --->   Operation 124 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln398 = shl i31 %xor_ln397, i31 1" [data/benchmarks/aes/aes_key.c:398]   --->   Operation 125 'shl' 'shl_ln398' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln400)   --->   "%xor_ln398 = xor i31 %shl_ln398, i31 283" [data/benchmarks/aes/aes_key.c:398]   --->   Operation 126 'xor' 'xor_ln398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln400)   --->   "%select_ln398 = select i1 %icmp_ln398, i31 %xor_ln398, i31 %shl_ln398" [data/benchmarks/aes/aes_key.c:398]   --->   Operation 127 'select' 'select_ln398' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.25ns) (out node of the LUT)   --->   "%xor_ln400 = xor i31 %select_ln398, i31 %trunc_ln396" [data/benchmarks/aes/aes_key.c:400]   --->   Operation 128 'xor' 'xor_ln400' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%x = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %xor_ln400, i1 0" [data/benchmarks/aes/aes_key.c:400]   --->   Operation 129 'bitconcatenate' 'x' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %xor_ln400, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:401]   --->   Operation 130 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%and_ln9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_20, i8 0" [data/benchmarks/aes/aes_key.c:401]   --->   Operation 131 'bitconcatenate' 'and_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.88ns)   --->   "%icmp_ln401 = icmp_eq  i32 %and_ln9, i32 256" [data/benchmarks/aes/aes_key.c:401]   --->   Operation 132 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_2)   --->   "%xor_ln401 = xor i32 %x, i32 283" [data/benchmarks/aes/aes_key.c:401]   --->   Operation 133 'xor' 'xor_ln401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_2)   --->   "%x_12 = select i1 %icmp_ln401, i32 %xor_ln401, i32 %x" [data/benchmarks/aes/aes_key.c:401]   --->   Operation 134 'select' 'x_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 135 [1/2] (0.69ns)   --->   "%statemt_load_38 = load i5 %statemt_addr_46" [data/benchmarks/aes/aes_key.c:404]   --->   Operation 135 'load' 'statemt_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i32 %statemt_load_38" [data/benchmarks/aes/aes_key.c:377]   --->   Operation 136 'trunc' 'trunc_ln377' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln377, i1 0" [data/benchmarks/aes/aes_key.c:377]   --->   Operation 137 'bitconcatenate' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %statemt_load_38, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:405]   --->   Operation 138 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_21, i8 0" [data/benchmarks/aes/aes_key.c:405]   --->   Operation 139 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.88ns)   --->   "%icmp_ln405 = icmp_eq  i32 %and_ln1, i32 256" [data/benchmarks/aes/aes_key.c:405]   --->   Operation 140 'icmp' 'icmp_ln405' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln405)   --->   "%x_13 = xor i31 %trunc_ln7, i31 283" [data/benchmarks/aes/aes_key.c:405]   --->   Operation 141 'xor' 'x_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln405 = select i1 %icmp_ln405, i31 %x_13, i31 %trunc_ln7" [data/benchmarks/aes/aes_key.c:405]   --->   Operation 142 'select' 'select_ln405' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %select_ln405, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:407]   --->   Operation 143 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%and_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_22, i8 0" [data/benchmarks/aes/aes_key.c:407]   --->   Operation 144 'bitconcatenate' 'and_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.88ns)   --->   "%icmp_ln407 = icmp_eq  i32 %and_ln2, i32 256" [data/benchmarks/aes/aes_key.c:407]   --->   Operation 145 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln407 = shl i31 %select_ln405, i31 1" [data/benchmarks/aes/aes_key.c:407]   --->   Operation 146 'shl' 'shl_ln407' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln409)   --->   "%xor_ln407 = xor i31 %shl_ln407, i31 283" [data/benchmarks/aes/aes_key.c:407]   --->   Operation 147 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln409)   --->   "%select_ln407 = select i1 %icmp_ln407, i31 %xor_ln407, i31 %shl_ln407" [data/benchmarks/aes/aes_key.c:407]   --->   Operation 148 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln409)   --->   "%trunc_ln408 = trunc i32 %statemt_load_38" [data/benchmarks/aes/aes_key.c:408]   --->   Operation 149 'trunc' 'trunc_ln408' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.25ns) (out node of the LUT)   --->   "%xor_ln409 = xor i31 %select_ln407, i31 %trunc_ln408" [data/benchmarks/aes/aes_key.c:409]   --->   Operation 150 'xor' 'xor_ln409' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%x_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %xor_ln409, i1 0" [data/benchmarks/aes/aes_key.c:409]   --->   Operation 151 'bitconcatenate' 'x_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %xor_ln409, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:410]   --->   Operation 152 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%and_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_23, i8 0" [data/benchmarks/aes/aes_key.c:410]   --->   Operation 153 'bitconcatenate' 'and_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.88ns)   --->   "%icmp_ln410 = icmp_eq  i32 %and_ln3, i32 256" [data/benchmarks/aes/aes_key.c:410]   --->   Operation 154 'icmp' 'icmp_ln410' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_2)   --->   "%x_15 = xor i32 %x_14, i32 283" [data/benchmarks/aes/aes_key.c:410]   --->   Operation 155 'xor' 'x_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_2)   --->   "%x_16 = select i1 %icmp_ln410, i32 %x_15, i32 %x_14" [data/benchmarks/aes/aes_key.c:410]   --->   Operation 156 'select' 'x_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.12ns)   --->   "%xor_ln414 = xor i2 %trunc_ln414, i2 2" [data/benchmarks/aes/aes_key.c:414]   --->   Operation 157 'xor' 'xor_ln414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 %xor_ln414" [data/benchmarks/aes/aes_key.c:414]   --->   Operation 158 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i4 %or_ln" [data/benchmarks/aes/aes_key.c:414]   --->   Operation 159 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%statemt_addr_47 = getelementptr i32 %statemt, i64 0, i64 %zext_ln414" [data/benchmarks/aes/aes_key.c:414]   --->   Operation 160 'getelementptr' 'statemt_addr_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (0.69ns)   --->   "%statemt_load_39 = load i5 %statemt_addr_47" [data/benchmarks/aes/aes_key.c:414]   --->   Operation 161 'load' 'statemt_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 162 [1/1] (0.43ns)   --->   "%add_ln424 = add i2 %trunc_ln414, i2 3" [data/benchmarks/aes/aes_key.c:424]   --->   Operation 162 'add' 'add_ln424' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 %add_ln424" [data/benchmarks/aes/aes_key.c:424]   --->   Operation 163 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i4 %or_ln1" [data/benchmarks/aes/aes_key.c:424]   --->   Operation 164 'zext' 'zext_ln424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%statemt_addr_48 = getelementptr i32 %statemt, i64 0, i64 %zext_ln424" [data/benchmarks/aes/aes_key.c:424]   --->   Operation 165 'getelementptr' 'statemt_addr_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (0.69ns)   --->   "%statemt_load_40 = load i5 %statemt_addr_48" [data/benchmarks/aes/aes_key.c:424]   --->   Operation 166 'load' 'statemt_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 167 [1/1] (0.22ns) (out node of the LUT)   --->   "%xor_ln431_2 = xor i32 %x_12, i32 %x_16" [data/benchmarks/aes/aes_key.c:431]   --->   Operation 167 'xor' 'xor_ln431_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.97>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln393 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [data/benchmarks/aes/aes_key.c:393]   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln393' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln432 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/aes/aes_key.c:432]   --->   Operation 169 'specloopname' 'specloopname_ln432' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%ret_addr_11 = getelementptr i32 %ret, i64 0, i64 %zext_ln394" [data/benchmarks/aes/aes_key.c:402]   --->   Operation 170 'getelementptr' 'ret_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/2] (0.69ns)   --->   "%statemt_load_39 = load i5 %statemt_addr_47" [data/benchmarks/aes/aes_key.c:414]   --->   Operation 171 'load' 'statemt_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %statemt_load_39, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:415]   --->   Operation 172 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%and_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_24, i8 0" [data/benchmarks/aes/aes_key.c:415]   --->   Operation 173 'bitconcatenate' 'and_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.88ns)   --->   "%icmp_ln415 = icmp_eq  i32 %and_ln4, i32 256" [data/benchmarks/aes/aes_key.c:415]   --->   Operation 174 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln415 = trunc i32 %statemt_load_39" [data/benchmarks/aes/aes_key.c:415]   --->   Operation 175 'trunc' 'trunc_ln415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln415, i1 0" [data/benchmarks/aes/aes_key.c:415]   --->   Operation 176 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln417)   --->   "%xor_ln415 = xor i31 %trunc_ln1, i31 283" [data/benchmarks/aes/aes_key.c:415]   --->   Operation 177 'xor' 'xor_ln415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln417)   --->   "%select_ln415 = select i1 %icmp_ln415, i31 %xor_ln415, i31 %trunc_ln1" [data/benchmarks/aes/aes_key.c:415]   --->   Operation 178 'select' 'select_ln415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln417)   --->   "%trunc_ln416 = trunc i32 %statemt_load_39" [data/benchmarks/aes/aes_key.c:416]   --->   Operation 179 'trunc' 'trunc_ln416' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.25ns) (out node of the LUT)   --->   "%xor_ln417 = xor i31 %select_ln415, i31 %trunc_ln416" [data/benchmarks/aes/aes_key.c:417]   --->   Operation 180 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln377 = shl i31 %xor_ln417, i31 1" [data/benchmarks/aes/aes_key.c:377]   --->   Operation 181 'shl' 'shl_ln377' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %xor_ln417, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:418]   --->   Operation 182 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%and_ln5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_25, i8 0" [data/benchmarks/aes/aes_key.c:418]   --->   Operation 183 'bitconcatenate' 'and_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.88ns)   --->   "%icmp_ln418 = icmp_eq  i32 %and_ln5, i32 256" [data/benchmarks/aes/aes_key.c:418]   --->   Operation 184 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln418)   --->   "%x_17 = xor i31 %shl_ln377, i31 283" [data/benchmarks/aes/aes_key.c:418]   --->   Operation 185 'xor' 'x_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln418 = select i1 %icmp_ln418, i31 %x_17, i31 %shl_ln377" [data/benchmarks/aes/aes_key.c:418]   --->   Operation 186 'select' 'select_ln418' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%x_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln418, i1 0" [data/benchmarks/aes/aes_key.c:419]   --->   Operation 187 'bitconcatenate' 'x_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %select_ln418, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:420]   --->   Operation 188 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%and_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_26, i8 0" [data/benchmarks/aes/aes_key.c:420]   --->   Operation 189 'bitconcatenate' 'and_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.88ns)   --->   "%icmp_ln420 = icmp_eq  i32 %and_ln6, i32 256" [data/benchmarks/aes/aes_key.c:420]   --->   Operation 190 'icmp' 'icmp_ln420' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_3)   --->   "%xor_ln420 = xor i32 %x_18, i32 283" [data/benchmarks/aes/aes_key.c:420]   --->   Operation 191 'xor' 'xor_ln420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_3)   --->   "%x_19 = select i1 %icmp_ln420, i32 %xor_ln420, i32 %x_18" [data/benchmarks/aes/aes_key.c:420]   --->   Operation 192 'select' 'x_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 193 [1/2] (0.69ns)   --->   "%statemt_load_40 = load i5 %statemt_addr_48" [data/benchmarks/aes/aes_key.c:424]   --->   Operation 193 'load' 'statemt_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln377_1 = trunc i32 %statemt_load_40" [data/benchmarks/aes/aes_key.c:377]   --->   Operation 194 'trunc' 'trunc_ln377_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln377_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln377_1, i1 0" [data/benchmarks/aes/aes_key.c:377]   --->   Operation 195 'bitconcatenate' 'trunc_ln377_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %statemt_load_40, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:425]   --->   Operation 196 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%and_ln7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_27, i8 0" [data/benchmarks/aes/aes_key.c:425]   --->   Operation 197 'bitconcatenate' 'and_ln7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.88ns)   --->   "%icmp_ln425 = icmp_eq  i32 %and_ln7, i32 256" [data/benchmarks/aes/aes_key.c:425]   --->   Operation 198 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln425)   --->   "%x_20 = xor i31 %trunc_ln377_2, i31 283" [data/benchmarks/aes/aes_key.c:425]   --->   Operation 199 'xor' 'x_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln425 = select i1 %icmp_ln425, i31 %x_20, i31 %trunc_ln377_2" [data/benchmarks/aes/aes_key.c:425]   --->   Operation 200 'select' 'select_ln425' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln377_1 = shl i31 %select_ln425, i31 1" [data/benchmarks/aes/aes_key.c:377]   --->   Operation 201 'shl' 'shl_ln377_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %select_ln425, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:427]   --->   Operation 202 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%and_ln10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_28, i8 0" [data/benchmarks/aes/aes_key.c:427]   --->   Operation 203 'bitconcatenate' 'and_ln10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.88ns)   --->   "%icmp_ln427 = icmp_eq  i32 %and_ln10, i32 256" [data/benchmarks/aes/aes_key.c:427]   --->   Operation 204 'icmp' 'icmp_ln427' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln427)   --->   "%xor_ln427 = xor i31 %shl_ln377_1, i31 283" [data/benchmarks/aes/aes_key.c:427]   --->   Operation 205 'xor' 'xor_ln427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln427 = select i1 %icmp_ln427, i31 %xor_ln427, i31 %shl_ln377_1" [data/benchmarks/aes/aes_key.c:427]   --->   Operation 206 'select' 'select_ln427' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%x_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln427, i1 0" [data/benchmarks/aes/aes_key.c:428]   --->   Operation 207 'bitconcatenate' 'x_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i24 @_ssdm_op_PartSelect.i24.i31.i32.i32, i31 %select_ln427, i32 7, i32 30" [data/benchmarks/aes/aes_key.c:429]   --->   Operation 208 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%and_ln11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_29, i8 0" [data/benchmarks/aes/aes_key.c:429]   --->   Operation 209 'bitconcatenate' 'and_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.88ns)   --->   "%icmp_ln429 = icmp_eq  i32 %and_ln11, i32 256" [data/benchmarks/aes/aes_key.c:429]   --->   Operation 210 'icmp' 'icmp_ln429' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_3)   --->   "%x_22 = xor i32 %x_21, i32 283" [data/benchmarks/aes/aes_key.c:429]   --->   Operation 211 'xor' 'x_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_3)   --->   "%x_23 = select i1 %icmp_ln429, i32 %x_22, i32 %x_21" [data/benchmarks/aes/aes_key.c:429]   --->   Operation 212 'select' 'x_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_5)   --->   "%xor_ln431 = xor i32 %statemt_load_38, i32 %statemt_load_40" [data/benchmarks/aes/aes_key.c:431]   --->   Operation 213 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_5)   --->   "%xor_ln431_1 = xor i32 %xor_ln431, i32 %statemt_load_39" [data/benchmarks/aes/aes_key.c:431]   --->   Operation 214 'xor' 'xor_ln431_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.22ns) (out node of the LUT)   --->   "%xor_ln431_3 = xor i32 %x_19, i32 %x_23" [data/benchmarks/aes/aes_key.c:431]   --->   Operation 215 'xor' 'xor_ln431_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln431_5)   --->   "%xor_ln431_4 = xor i32 %xor_ln431_3, i32 %xor_ln431_2" [data/benchmarks/aes/aes_key.c:431]   --->   Operation 216 'xor' 'xor_ln431_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln431_5 = xor i32 %xor_ln431_4, i32 %xor_ln431_1" [data/benchmarks/aes/aes_key.c:431]   --->   Operation 217 'xor' 'xor_ln431_5' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.69ns)   --->   "%store_ln431 = store i32 %xor_ln431_5, i5 %ret_addr_11" [data/benchmarks/aes/aes_key.c:431]   --->   Operation 218 'store' 'store_ln431' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln392 = br void %for.body36" [data/benchmarks/aes/aes_key.c:392]   --->   Operation 219 'br' 'br_ln392' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.95>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 220 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.57ns)   --->   "%icmp_ln436 = icmp_eq  i3 %i_5, i3 4" [data/benchmarks/aes/aes_key.c:436]   --->   Operation 221 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.57ns)   --->   "%add_ln436 = add i3 %i_5, i3 1" [data/benchmarks/aes/aes_key.c:436]   --->   Operation 222 'add' 'add_ln436' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %for.inc229.split, void %for.end231" [data/benchmarks/aes/aes_key.c:436]   --->   Operation 223 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln438 = trunc i3 %i_5" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 224 'trunc' 'trunc_ln438' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln438, i2 0" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 225 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln438 = zext i4 %shl_ln5" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 226 'zext' 'zext_ln438' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%ret_addr = getelementptr i32 %ret, i64 0, i64 %zext_ln438" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 227 'getelementptr' 'ret_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_10 : Operation 228 [2/2] (0.69ns)   --->   "%ret_load = load i5 %ret_addr" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 228 'load' 'ret_load' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln439 = or i4 %shl_ln5, i4 1" [data/benchmarks/aes/aes_key.c:439]   --->   Operation 229 'or' 'or_ln439' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln439 = zext i4 %or_ln439" [data/benchmarks/aes/aes_key.c:439]   --->   Operation 230 'zext' 'zext_ln439' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%ret_addr_8 = getelementptr i32 %ret, i64 0, i64 %zext_ln439" [data/benchmarks/aes/aes_key.c:439]   --->   Operation 231 'getelementptr' 'ret_addr_8' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_10 : Operation 232 [2/2] (0.69ns)   --->   "%ret_load_4 = load i5 %ret_addr_8" [data/benchmarks/aes/aes_key.c:439]   --->   Operation 232 'load' 'ret_load_4' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 233 [1/1] (0.38ns)   --->   "%store_ln376 = store i3 %add_ln436, i3 %i" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 233 'store' 'store_ln376' <Predicate = (!icmp_ln436)> <Delay = 0.38>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = (icmp_ln436)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.39>
ST_11 : Operation 235 [1/2] (0.69ns)   --->   "%ret_load = load i5 %ret_addr" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 235 'load' 'ret_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%statemt_addr_41 = getelementptr i32 %statemt, i64 0, i64 %zext_ln438" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 236 'getelementptr' 'statemt_addr_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.69ns)   --->   "%store_ln438 = store i32 %ret_load, i5 %statemt_addr_41" [data/benchmarks/aes/aes_key.c:438]   --->   Operation 237 'store' 'store_ln438' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 238 [1/2] (0.69ns)   --->   "%ret_load_4 = load i5 %ret_addr_8" [data/benchmarks/aes/aes_key.c:439]   --->   Operation 238 'load' 'ret_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%statemt_addr_42 = getelementptr i32 %statemt, i64 0, i64 %zext_ln439" [data/benchmarks/aes/aes_key.c:439]   --->   Operation 239 'getelementptr' 'statemt_addr_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.69ns)   --->   "%store_ln439 = store i32 %ret_load_4, i5 %statemt_addr_42" [data/benchmarks/aes/aes_key.c:439]   --->   Operation 240 'store' 'store_ln439' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln440 = or i4 %shl_ln5, i4 2" [data/benchmarks/aes/aes_key.c:440]   --->   Operation 241 'or' 'or_ln440' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln440 = zext i4 %or_ln440" [data/benchmarks/aes/aes_key.c:440]   --->   Operation 242 'zext' 'zext_ln440' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%ret_addr_9 = getelementptr i32 %ret, i64 0, i64 %zext_ln440" [data/benchmarks/aes/aes_key.c:440]   --->   Operation 243 'getelementptr' 'ret_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [2/2] (0.69ns)   --->   "%ret_load_5 = load i5 %ret_addr_9" [data/benchmarks/aes/aes_key.c:440]   --->   Operation 244 'load' 'ret_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln441 = or i4 %shl_ln5, i4 3" [data/benchmarks/aes/aes_key.c:441]   --->   Operation 245 'or' 'or_ln441' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln441 = zext i4 %or_ln441" [data/benchmarks/aes/aes_key.c:441]   --->   Operation 246 'zext' 'zext_ln441' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%ret_addr_10 = getelementptr i32 %ret, i64 0, i64 %zext_ln441" [data/benchmarks/aes/aes_key.c:441]   --->   Operation 247 'getelementptr' 'ret_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [2/2] (0.69ns)   --->   "%ret_load_6 = load i5 %ret_addr_10" [data/benchmarks/aes/aes_key.c:441]   --->   Operation 248 'load' 'ret_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 5> <Delay = 1.39>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%speclooptripcount_ln376 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [data/benchmarks/aes/aes_key.c:376]   --->   Operation 249 'speclooptripcount' 'speclooptripcount_ln376' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln442 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/aes/aes_key.c:442]   --->   Operation 250 'specloopname' 'specloopname_ln442' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/2] (0.69ns)   --->   "%ret_load_5 = load i5 %ret_addr_9" [data/benchmarks/aes/aes_key.c:440]   --->   Operation 251 'load' 'ret_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%statemt_addr_43 = getelementptr i32 %statemt, i64 0, i64 %zext_ln440" [data/benchmarks/aes/aes_key.c:440]   --->   Operation 252 'getelementptr' 'statemt_addr_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.69ns)   --->   "%store_ln440 = store i32 %ret_load_5, i5 %statemt_addr_43" [data/benchmarks/aes/aes_key.c:440]   --->   Operation 253 'store' 'store_ln440' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 254 [1/2] (0.69ns)   --->   "%ret_load_6 = load i5 %ret_addr_10" [data/benchmarks/aes/aes_key.c:441]   --->   Operation 254 'load' 'ret_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%statemt_addr_44 = getelementptr i32 %statemt, i64 0, i64 %zext_ln441" [data/benchmarks/aes/aes_key.c:441]   --->   Operation 255 'getelementptr' 'statemt_addr_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.69ns)   --->   "%store_ln441 = store i32 %ret_load_6, i5 %statemt_addr_44" [data/benchmarks/aes/aes_key.c:441]   --->   Operation 256 'store' 'store_ln441' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc229" [data/benchmarks/aes/aes_key.c:436]   --->   Operation 257 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 3 bit ('j', data/benchmarks/aes/aes_key.c:376) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln376', data/benchmarks/aes/aes_key.c:376) of constant 0 on local variable 'j', data/benchmarks/aes/aes_key.c:376 [9]  (0.387 ns)

 <State 2>: 2.607ns
The critical path consists of the following:
	'load' operation 3 bit ('j', data/benchmarks/aes/aes_key.c:382) on local variable 'j', data/benchmarks/aes/aes_key.c:376 [12]  (0.000 ns)
	'add' operation 6 bit ('add_ln382', data/benchmarks/aes/aes_key.c:382) [20]  (0.706 ns)
	'add' operation 8 bit ('add_ln383', data/benchmarks/aes/aes_key.c:383) [25]  (0.705 ns)
	'getelementptr' operation 9 bit ('word_addr_10', data/benchmarks/aes/aes_key.c:383) [27]  (0.000 ns)
	'load' operation 32 bit ('word_load_7', data/benchmarks/aes/aes_key.c:383) on array 'word' [42]  (1.196 ns)

 <State 3>: 1.911ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln384', data/benchmarks/aes/aes_key.c:384) [28]  (0.715 ns)
	'getelementptr' operation 9 bit ('word_addr_11', data/benchmarks/aes/aes_key.c:384) [30]  (0.000 ns)
	'load' operation 32 bit ('word_load_8', data/benchmarks/aes/aes_key.c:384) on array 'word' [49]  (1.196 ns)

 <State 4>: 1.406ns
The critical path consists of the following:
	'load' operation 32 bit ('word_load_8', data/benchmarks/aes/aes_key.c:384) on array 'word' [49]  (1.196 ns)
	'xor' operation 32 bit ('xor_ln384', data/benchmarks/aes/aes_key.c:384) [54]  (0.210 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln384', data/benchmarks/aes/aes_key.c:384) of variable 'xor_ln384', data/benchmarks/aes/aes_key.c:384 on array 'statemt' [55]  (0.699 ns)

 <State 6>: 0.959ns
The critical path consists of the following:
	'load' operation 3 bit ('j') on local variable 'j', data/benchmarks/aes/aes_key.c:376 [70]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln389', data/benchmarks/aes/aes_key.c:389) [71]  (0.572 ns)
	'store' operation 0 bit ('store_ln376', data/benchmarks/aes/aes_key.c:376) of constant 0 on local variable 'i', data/benchmarks/aes/aes_key.c:376 [206]  (0.387 ns)

 <State 7>: 1.407ns
The critical path consists of the following:
	'phi' operation 3 bit ('i', data/benchmarks/aes/aes_key.c:404) with incoming values : ('add_ln404', data/benchmarks/aes/aes_key.c:404) [81]  (0.000 ns)
	'add' operation 4 bit ('add_ln394', data/benchmarks/aes/aes_key.c:394) [89]  (0.708 ns)
	'getelementptr' operation 5 bit ('statemt_addr_45', data/benchmarks/aes/aes_key.c:394) [91]  (0.000 ns)
	'load' operation 32 bit ('statemt_load_37', data/benchmarks/aes/aes_key.c:394) on array 'statemt' [92]  (0.699 ns)

 <State 8>: 4.069ns
The critical path consists of the following:
	'load' operation 32 bit ('statemt_load_37', data/benchmarks/aes/aes_key.c:394) on array 'statemt' [92]  (0.699 ns)
	'icmp' operation 1 bit ('icmp_ln395', data/benchmarks/aes/aes_key.c:395) [95]  (0.880 ns)
	'select' operation 31 bit ('select_ln395', data/benchmarks/aes/aes_key.c:395) [99]  (0.000 ns)
	'xor' operation 31 bit ('xor_ln397', data/benchmarks/aes/aes_key.c:397) [101]  (0.251 ns)
	'icmp' operation 1 bit ('icmp_ln398', data/benchmarks/aes/aes_key.c:398) [104]  (0.880 ns)
	'select' operation 31 bit ('select_ln398', data/benchmarks/aes/aes_key.c:398) [107]  (0.000 ns)
	'xor' operation 31 bit ('xor_ln400', data/benchmarks/aes/aes_key.c:400) [108]  (0.251 ns)
	'icmp' operation 1 bit ('icmp_ln401', data/benchmarks/aes/aes_key.c:401) [112]  (0.880 ns)
	'select' operation 32 bit ('x', data/benchmarks/aes/aes_key.c:401) [114]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln431_2', data/benchmarks/aes/aes_key.c:431) [195]  (0.227 ns)

 <State 9>: 4.978ns
The critical path consists of the following:
	'load' operation 32 bit ('statemt_load_39', data/benchmarks/aes/aes_key.c:414) on array 'statemt' [147]  (0.699 ns)
	'icmp' operation 1 bit ('icmp_ln415', data/benchmarks/aes/aes_key.c:415) [150]  (0.880 ns)
	'select' operation 31 bit ('select_ln415', data/benchmarks/aes/aes_key.c:415) [154]  (0.000 ns)
	'xor' operation 31 bit ('xor_ln417', data/benchmarks/aes/aes_key.c:417) [156]  (0.251 ns)
	'icmp' operation 1 bit ('icmp_ln418', data/benchmarks/aes/aes_key.c:418) [160]  (0.880 ns)
	'select' operation 31 bit ('select_ln418', data/benchmarks/aes/aes_key.c:418) [162]  (0.251 ns)
	'icmp' operation 1 bit ('icmp_ln420', data/benchmarks/aes/aes_key.c:420) [166]  (0.880 ns)
	'select' operation 32 bit ('x', data/benchmarks/aes/aes_key.c:420) [168]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln431_3', data/benchmarks/aes/aes_key.c:431) [196]  (0.227 ns)
	'xor' operation 32 bit ('xor_ln431_4', data/benchmarks/aes/aes_key.c:431) [197]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln431_5', data/benchmarks/aes/aes_key.c:431) [198]  (0.210 ns)
	'store' operation 0 bit ('store_ln431', data/benchmarks/aes/aes_key.c:431) of variable 'xor_ln431_5', data/benchmarks/aes/aes_key.c:431 on array 'ret', data/benchmarks/aes/aes_key.c:376 [199]  (0.699 ns)

 <State 10>: 0.959ns
The critical path consists of the following:
	'load' operation 3 bit ('i', data/benchmarks/aes/aes_key.c:438) on local variable 'i', data/benchmarks/aes/aes_key.c:376 [209]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln436', data/benchmarks/aes/aes_key.c:436) [210]  (0.572 ns)
	'store' operation 0 bit ('store_ln376', data/benchmarks/aes/aes_key.c:376) of variable 'add_ln436', data/benchmarks/aes/aes_key.c:436 on local variable 'i', data/benchmarks/aes/aes_key.c:376 [241]  (0.387 ns)

 <State 11>: 1.398ns
The critical path consists of the following:
	'load' operation 32 bit ('ret_load', data/benchmarks/aes/aes_key.c:438) on array 'ret', data/benchmarks/aes/aes_key.c:376 [220]  (0.699 ns)
	'store' operation 0 bit ('store_ln438', data/benchmarks/aes/aes_key.c:438) of variable 'ret_load', data/benchmarks/aes/aes_key.c:438 on array 'statemt' [222]  (0.699 ns)

 <State 12>: 1.398ns
The critical path consists of the following:
	'load' operation 32 bit ('ret_load_5', data/benchmarks/aes/aes_key.c:440) on array 'ret', data/benchmarks/aes/aes_key.c:376 [232]  (0.699 ns)
	'store' operation 0 bit ('store_ln440', data/benchmarks/aes/aes_key.c:440) of variable 'ret_load_5', data/benchmarks/aes/aes_key.c:440 on array 'statemt' [234]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
