#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000016d31946cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000016d3198a890_0 .net "PC", 31 0, v0000016d319840e0_0;  1 drivers
v0000016d3198a930_0 .var "clk", 0 0;
v0000016d3198a9d0_0 .net "clkout", 0 0, L_0000016d3198c860;  1 drivers
v0000016d3198af70_0 .net "cycles_consumed", 31 0, v0000016d3198b830_0;  1 drivers
v0000016d3198ac50_0 .var "rst", 0 0;
S_0000016d31947010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000016d31946cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000016d3195f3d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000016d3195f408 .param/l "add" 0 4 5, C4<100000>;
P_0000016d3195f440 .param/l "addi" 0 4 8, C4<001000>;
P_0000016d3195f478 .param/l "addu" 0 4 5, C4<100001>;
P_0000016d3195f4b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000016d3195f4e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000016d3195f520 .param/l "beq" 0 4 10, C4<000100>;
P_0000016d3195f558 .param/l "bne" 0 4 10, C4<000101>;
P_0000016d3195f590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016d3195f5c8 .param/l "j" 0 4 12, C4<000010>;
P_0000016d3195f600 .param/l "jal" 0 4 12, C4<000011>;
P_0000016d3195f638 .param/l "jr" 0 4 6, C4<001000>;
P_0000016d3195f670 .param/l "lw" 0 4 8, C4<100011>;
P_0000016d3195f6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016d3195f6e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000016d3195f718 .param/l "ori" 0 4 8, C4<001101>;
P_0000016d3195f750 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016d3195f788 .param/l "sll" 0 4 6, C4<000000>;
P_0000016d3195f7c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000016d3195f7f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000016d3195f830 .param/l "srl" 0 4 6, C4<000010>;
P_0000016d3195f868 .param/l "sub" 0 4 5, C4<100010>;
P_0000016d3195f8a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000016d3195f8d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000016d3195f910 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016d3195f948 .param/l "xori" 0 4 8, C4<001110>;
L_0000016d3198c780 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198cef0 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198cda0 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198c7f0 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198c0f0 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198c710 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198cbe0 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198c390 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198c860 .functor OR 1, v0000016d3198a930_0, v0000016d319529f0_0, C4<0>, C4<0>;
L_0000016d3198c320 .functor OR 1, L_0000016d31a3e8e0, L_0000016d31a3e160, C4<0>, C4<0>;
L_0000016d3198c160 .functor AND 1, L_0000016d31a3e200, L_0000016d31a3eca0, C4<1>, C4<1>;
L_0000016d3198cb00 .functor NOT 1, v0000016d3198ac50_0, C4<0>, C4<0>, C4<0>;
L_0000016d3198c550 .functor OR 1, L_0000016d31a3e840, L_0000016d31a3efc0, C4<0>, C4<0>;
L_0000016d3198c1d0 .functor OR 1, L_0000016d3198c550, L_0000016d31a3f100, C4<0>, C4<0>;
L_0000016d3198c240 .functor OR 1, L_0000016d31a3f9c0, L_0000016d31a51620, C4<0>, C4<0>;
L_0000016d3198ce80 .functor AND 1, L_0000016d31a3e0c0, L_0000016d3198c240, C4<1>, C4<1>;
L_0000016d3198c5c0 .functor OR 1, L_0000016d31a50680, L_0000016d31a51b20, C4<0>, C4<0>;
L_0000016d3198c400 .functor AND 1, L_0000016d31a51260, L_0000016d3198c5c0, C4<1>, C4<1>;
L_0000016d3198c630 .functor NOT 1, L_0000016d3198c860, C4<0>, C4<0>, C4<0>;
v0000016d319849a0_0 .net "ALUOp", 3 0, v0000016d319541b0_0;  1 drivers
v0000016d31984a40_0 .net "ALUResult", 31 0, v0000016d31985e40_0;  1 drivers
v0000016d31984ae0_0 .net "ALUSrc", 0 0, v0000016d319530d0_0;  1 drivers
v0000016d319873b0_0 .net "ALUin2", 31 0, L_0000016d31a51580;  1 drivers
v0000016d31986870_0 .net "MemReadEn", 0 0, v0000016d31953a30_0;  1 drivers
v0000016d31987db0_0 .net "MemWriteEn", 0 0, v0000016d31952a90_0;  1 drivers
v0000016d31986eb0_0 .net "MemtoReg", 0 0, v0000016d31954390_0;  1 drivers
v0000016d31987770_0 .net "PC", 31 0, v0000016d319840e0_0;  alias, 1 drivers
v0000016d31986af0_0 .net "PCPlus1", 31 0, L_0000016d31a3df80;  1 drivers
v0000016d31986b90_0 .net "PCsrc", 0 0, v0000016d31984400_0;  1 drivers
v0000016d31986f50_0 .net "RegDst", 0 0, v0000016d31953170_0;  1 drivers
v0000016d31986ff0_0 .net "RegWriteEn", 0 0, v0000016d31952950_0;  1 drivers
v0000016d31986d70_0 .net "WriteRegister", 4 0, L_0000016d31a3e7a0;  1 drivers
v0000016d319860f0_0 .net *"_ivl_0", 0 0, L_0000016d3198c780;  1 drivers
L_0000016d319f1ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016d319867d0_0 .net/2u *"_ivl_10", 4 0, L_0000016d319f1ec0;  1 drivers
L_0000016d319f22b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31986690_0 .net *"_ivl_101", 15 0, L_0000016d319f22b0;  1 drivers
v0000016d31987e50_0 .net *"_ivl_102", 31 0, L_0000016d31a3e660;  1 drivers
L_0000016d319f22f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31986730_0 .net *"_ivl_105", 25 0, L_0000016d319f22f8;  1 drivers
L_0000016d319f2340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31986370_0 .net/2u *"_ivl_106", 31 0, L_0000016d319f2340;  1 drivers
v0000016d31987090_0 .net *"_ivl_108", 0 0, L_0000016d31a3e200;  1 drivers
L_0000016d319f2388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000016d31986550_0 .net/2u *"_ivl_110", 5 0, L_0000016d319f2388;  1 drivers
v0000016d31987810_0 .net *"_ivl_112", 0 0, L_0000016d31a3eca0;  1 drivers
v0000016d31986190_0 .net *"_ivl_115", 0 0, L_0000016d3198c160;  1 drivers
v0000016d31986910_0 .net *"_ivl_116", 47 0, L_0000016d31a3e980;  1 drivers
L_0000016d319f23d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31987ef0_0 .net *"_ivl_119", 15 0, L_0000016d319f23d0;  1 drivers
L_0000016d319f1f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016d31987d10_0 .net/2u *"_ivl_12", 5 0, L_0000016d319f1f08;  1 drivers
v0000016d31987950_0 .net *"_ivl_120", 47 0, L_0000016d31a3eac0;  1 drivers
L_0000016d319f2418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31986c30_0 .net *"_ivl_123", 15 0, L_0000016d319f2418;  1 drivers
v0000016d31986410_0 .net *"_ivl_125", 0 0, L_0000016d31a3e3e0;  1 drivers
v0000016d31987130_0 .net *"_ivl_126", 31 0, L_0000016d31a3e480;  1 drivers
v0000016d31987a90_0 .net *"_ivl_128", 47 0, L_0000016d31a3ede0;  1 drivers
v0000016d319864b0_0 .net *"_ivl_130", 47 0, L_0000016d31a3ef20;  1 drivers
v0000016d319879f0_0 .net *"_ivl_132", 47 0, L_0000016d31a3f600;  1 drivers
v0000016d319871d0_0 .net *"_ivl_134", 47 0, L_0000016d31a3eb60;  1 drivers
v0000016d31987450_0 .net *"_ivl_14", 0 0, L_0000016d3198ab10;  1 drivers
v0000016d31987c70_0 .net *"_ivl_140", 0 0, L_0000016d3198cb00;  1 drivers
L_0000016d319f24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31987270_0 .net/2u *"_ivl_142", 31 0, L_0000016d319f24a8;  1 drivers
L_0000016d319f2580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000016d319878b0_0 .net/2u *"_ivl_146", 5 0, L_0000016d319f2580;  1 drivers
v0000016d31987310_0 .net *"_ivl_148", 0 0, L_0000016d31a3e840;  1 drivers
L_0000016d319f25c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000016d319874f0_0 .net/2u *"_ivl_150", 5 0, L_0000016d319f25c8;  1 drivers
v0000016d31987630_0 .net *"_ivl_152", 0 0, L_0000016d31a3efc0;  1 drivers
v0000016d31986cd0_0 .net *"_ivl_155", 0 0, L_0000016d3198c550;  1 drivers
L_0000016d319f2610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000016d319865f0_0 .net/2u *"_ivl_156", 5 0, L_0000016d319f2610;  1 drivers
v0000016d319869b0_0 .net *"_ivl_158", 0 0, L_0000016d31a3f100;  1 drivers
L_0000016d319f1f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000016d31986050_0 .net/2u *"_ivl_16", 4 0, L_0000016d319f1f50;  1 drivers
v0000016d31986a50_0 .net *"_ivl_161", 0 0, L_0000016d3198c1d0;  1 drivers
L_0000016d319f2658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31986230_0 .net/2u *"_ivl_162", 15 0, L_0000016d319f2658;  1 drivers
v0000016d31987b30_0 .net *"_ivl_164", 31 0, L_0000016d31a3f740;  1 drivers
v0000016d31987590_0 .net *"_ivl_167", 0 0, L_0000016d31a3f1a0;  1 drivers
v0000016d31986e10_0 .net *"_ivl_168", 15 0, L_0000016d31a3f6a0;  1 drivers
v0000016d31987bd0_0 .net *"_ivl_170", 31 0, L_0000016d31a3f7e0;  1 drivers
v0000016d319876d0_0 .net *"_ivl_174", 31 0, L_0000016d31a3f920;  1 drivers
L_0000016d319f26a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d319862d0_0 .net *"_ivl_177", 25 0, L_0000016d319f26a0;  1 drivers
L_0000016d319f26e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d319896e0_0 .net/2u *"_ivl_178", 31 0, L_0000016d319f26e8;  1 drivers
v0000016d319893c0_0 .net *"_ivl_180", 0 0, L_0000016d31a3e0c0;  1 drivers
L_0000016d319f2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016d31989c80_0 .net/2u *"_ivl_182", 5 0, L_0000016d319f2730;  1 drivers
v0000016d319887e0_0 .net *"_ivl_184", 0 0, L_0000016d31a3f9c0;  1 drivers
L_0000016d319f2778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016d31988100_0 .net/2u *"_ivl_186", 5 0, L_0000016d319f2778;  1 drivers
v0000016d319881a0_0 .net *"_ivl_188", 0 0, L_0000016d31a51620;  1 drivers
v0000016d319890a0_0 .net *"_ivl_19", 4 0, L_0000016d3198b330;  1 drivers
v0000016d31989aa0_0 .net *"_ivl_191", 0 0, L_0000016d3198c240;  1 drivers
v0000016d31988420_0 .net *"_ivl_193", 0 0, L_0000016d3198ce80;  1 drivers
L_0000016d319f27c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016d31988880_0 .net/2u *"_ivl_194", 5 0, L_0000016d319f27c0;  1 drivers
v0000016d31989d20_0 .net *"_ivl_196", 0 0, L_0000016d31a51300;  1 drivers
L_0000016d319f2808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016d31988c40_0 .net/2u *"_ivl_198", 31 0, L_0000016d319f2808;  1 drivers
L_0000016d319f1e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016d31988b00_0 .net/2u *"_ivl_2", 5 0, L_0000016d319f1e78;  1 drivers
v0000016d31989640_0 .net *"_ivl_20", 4 0, L_0000016d3198bb50;  1 drivers
v0000016d31988a60_0 .net *"_ivl_200", 31 0, L_0000016d31a50400;  1 drivers
v0000016d31989000_0 .net *"_ivl_204", 31 0, L_0000016d31a514e0;  1 drivers
L_0000016d319f2850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31989500_0 .net *"_ivl_207", 25 0, L_0000016d319f2850;  1 drivers
L_0000016d319f2898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d319884c0_0 .net/2u *"_ivl_208", 31 0, L_0000016d319f2898;  1 drivers
v0000016d31988240_0 .net *"_ivl_210", 0 0, L_0000016d31a51260;  1 drivers
L_0000016d319f28e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016d31989820_0 .net/2u *"_ivl_212", 5 0, L_0000016d319f28e0;  1 drivers
v0000016d31988ce0_0 .net *"_ivl_214", 0 0, L_0000016d31a50680;  1 drivers
L_0000016d319f2928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016d31989b40_0 .net/2u *"_ivl_216", 5 0, L_0000016d319f2928;  1 drivers
v0000016d31989780_0 .net *"_ivl_218", 0 0, L_0000016d31a51b20;  1 drivers
v0000016d319882e0_0 .net *"_ivl_221", 0 0, L_0000016d3198c5c0;  1 drivers
v0000016d31989e60_0 .net *"_ivl_223", 0 0, L_0000016d3198c400;  1 drivers
L_0000016d319f2970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016d31988f60_0 .net/2u *"_ivl_224", 5 0, L_0000016d319f2970;  1 drivers
v0000016d31989f00_0 .net *"_ivl_226", 0 0, L_0000016d31a519e0;  1 drivers
v0000016d31988d80_0 .net *"_ivl_228", 31 0, L_0000016d31a51440;  1 drivers
v0000016d31989dc0_0 .net *"_ivl_24", 0 0, L_0000016d3198cda0;  1 drivers
L_0000016d319f1f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016d319898c0_0 .net/2u *"_ivl_26", 4 0, L_0000016d319f1f98;  1 drivers
v0000016d31988740_0 .net *"_ivl_29", 4 0, L_0000016d3198b3d0;  1 drivers
v0000016d31988380_0 .net *"_ivl_32", 0 0, L_0000016d3198c7f0;  1 drivers
L_0000016d319f1fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016d31988ba0_0 .net/2u *"_ivl_34", 4 0, L_0000016d319f1fe0;  1 drivers
v0000016d319886a0_0 .net *"_ivl_37", 4 0, L_0000016d3198b650;  1 drivers
v0000016d31989960_0 .net *"_ivl_40", 0 0, L_0000016d3198c0f0;  1 drivers
L_0000016d319f2028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31988e20_0 .net/2u *"_ivl_42", 15 0, L_0000016d319f2028;  1 drivers
v0000016d31989a00_0 .net *"_ivl_45", 15 0, L_0000016d31a3fa60;  1 drivers
v0000016d31989320_0 .net *"_ivl_48", 0 0, L_0000016d3198c710;  1 drivers
v0000016d31988560_0 .net *"_ivl_5", 5 0, L_0000016d3198b8d0;  1 drivers
L_0000016d319f2070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31988060_0 .net/2u *"_ivl_50", 36 0, L_0000016d319f2070;  1 drivers
L_0000016d319f20b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31988ec0_0 .net/2u *"_ivl_52", 31 0, L_0000016d319f20b8;  1 drivers
v0000016d31988600_0 .net *"_ivl_55", 4 0, L_0000016d31a3fce0;  1 drivers
v0000016d31989be0_0 .net *"_ivl_56", 36 0, L_0000016d31a3f240;  1 drivers
v0000016d31988920_0 .net *"_ivl_58", 36 0, L_0000016d31a3fd80;  1 drivers
v0000016d319889c0_0 .net *"_ivl_62", 0 0, L_0000016d3198cbe0;  1 drivers
L_0000016d319f2100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016d31989460_0 .net/2u *"_ivl_64", 5 0, L_0000016d319f2100;  1 drivers
v0000016d31989140_0 .net *"_ivl_67", 5 0, L_0000016d31a3f420;  1 drivers
v0000016d319891e0_0 .net *"_ivl_70", 0 0, L_0000016d3198c390;  1 drivers
L_0000016d319f2148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31989280_0 .net/2u *"_ivl_72", 57 0, L_0000016d319f2148;  1 drivers
L_0000016d319f2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d319895a0_0 .net/2u *"_ivl_74", 31 0, L_0000016d319f2190;  1 drivers
v0000016d3198bbf0_0 .net *"_ivl_77", 25 0, L_0000016d31a3fb00;  1 drivers
v0000016d3198b010_0 .net *"_ivl_78", 57 0, L_0000016d31a3f880;  1 drivers
v0000016d3198bc90_0 .net *"_ivl_8", 0 0, L_0000016d3198cef0;  1 drivers
v0000016d3198a750_0 .net *"_ivl_80", 57 0, L_0000016d31a3fc40;  1 drivers
L_0000016d319f21d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016d3198a390_0 .net/2u *"_ivl_84", 31 0, L_0000016d319f21d8;  1 drivers
L_0000016d319f2220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016d3198aed0_0 .net/2u *"_ivl_88", 5 0, L_0000016d319f2220;  1 drivers
v0000016d3198be70_0 .net *"_ivl_90", 0 0, L_0000016d31a3e8e0;  1 drivers
L_0000016d319f2268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016d3198b790_0 .net/2u *"_ivl_92", 5 0, L_0000016d319f2268;  1 drivers
v0000016d3198b1f0_0 .net *"_ivl_94", 0 0, L_0000016d31a3e160;  1 drivers
v0000016d3198a110_0 .net *"_ivl_97", 0 0, L_0000016d3198c320;  1 drivers
v0000016d3198bf10_0 .net *"_ivl_98", 47 0, L_0000016d31a3e2a0;  1 drivers
v0000016d3198bd30_0 .net "adderResult", 31 0, L_0000016d31a3f060;  1 drivers
v0000016d3198b970_0 .net "address", 31 0, L_0000016d31a3e020;  1 drivers
v0000016d3198abb0_0 .net "clk", 0 0, L_0000016d3198c860;  alias, 1 drivers
v0000016d3198b830_0 .var "cycles_consumed", 31 0;
v0000016d3198a430_0 .net "extImm", 31 0, L_0000016d31a3fba0;  1 drivers
v0000016d3198a4d0_0 .net "funct", 5 0, L_0000016d31a3ea20;  1 drivers
v0000016d3198b6f0_0 .net "hlt", 0 0, v0000016d319529f0_0;  1 drivers
v0000016d3198acf0_0 .net "imm", 15 0, L_0000016d31a3ee80;  1 drivers
v0000016d3198a6b0_0 .net "immediate", 31 0, L_0000016d31a504a0;  1 drivers
v0000016d3198aa70_0 .net "input_clk", 0 0, v0000016d3198a930_0;  1 drivers
v0000016d3198b470_0 .net "instruction", 31 0, L_0000016d31a3e700;  1 drivers
v0000016d3198ad90_0 .net "memoryReadData", 31 0, v0000016d319853a0_0;  1 drivers
v0000016d3198ba10_0 .net "nextPC", 31 0, L_0000016d31a3e340;  1 drivers
v0000016d3198a7f0_0 .net "opcode", 5 0, L_0000016d3198bab0;  1 drivers
v0000016d3198bdd0_0 .net "rd", 4 0, L_0000016d3198b150;  1 drivers
v0000016d3198a070_0 .net "readData1", 31 0, L_0000016d3198c4e0;  1 drivers
v0000016d3198ae30_0 .net "readData1_w", 31 0, L_0000016d31a4ffa0;  1 drivers
v0000016d3198b0b0_0 .net "readData2", 31 0, L_0000016d3198c8d0;  1 drivers
v0000016d3198b290_0 .net "rs", 4 0, L_0000016d3198b510;  1 drivers
v0000016d3198a2f0_0 .net "rst", 0 0, v0000016d3198ac50_0;  1 drivers
v0000016d3198b5b0_0 .net "rt", 4 0, L_0000016d31a3e520;  1 drivers
v0000016d3198a570_0 .net "shamt", 31 0, L_0000016d31a3f560;  1 drivers
v0000016d3198a1b0_0 .net "wire_instruction", 31 0, L_0000016d3198cf60;  1 drivers
v0000016d3198a250_0 .net "writeData", 31 0, L_0000016d31a502c0;  1 drivers
v0000016d3198a610_0 .net "zero", 0 0, L_0000016d31a50900;  1 drivers
L_0000016d3198b8d0 .part L_0000016d31a3e700, 26, 6;
L_0000016d3198bab0 .functor MUXZ 6, L_0000016d3198b8d0, L_0000016d319f1e78, L_0000016d3198c780, C4<>;
L_0000016d3198ab10 .cmp/eq 6, L_0000016d3198bab0, L_0000016d319f1f08;
L_0000016d3198b330 .part L_0000016d31a3e700, 11, 5;
L_0000016d3198bb50 .functor MUXZ 5, L_0000016d3198b330, L_0000016d319f1f50, L_0000016d3198ab10, C4<>;
L_0000016d3198b150 .functor MUXZ 5, L_0000016d3198bb50, L_0000016d319f1ec0, L_0000016d3198cef0, C4<>;
L_0000016d3198b3d0 .part L_0000016d31a3e700, 21, 5;
L_0000016d3198b510 .functor MUXZ 5, L_0000016d3198b3d0, L_0000016d319f1f98, L_0000016d3198cda0, C4<>;
L_0000016d3198b650 .part L_0000016d31a3e700, 16, 5;
L_0000016d31a3e520 .functor MUXZ 5, L_0000016d3198b650, L_0000016d319f1fe0, L_0000016d3198c7f0, C4<>;
L_0000016d31a3fa60 .part L_0000016d31a3e700, 0, 16;
L_0000016d31a3ee80 .functor MUXZ 16, L_0000016d31a3fa60, L_0000016d319f2028, L_0000016d3198c0f0, C4<>;
L_0000016d31a3fce0 .part L_0000016d31a3e700, 6, 5;
L_0000016d31a3f240 .concat [ 5 32 0 0], L_0000016d31a3fce0, L_0000016d319f20b8;
L_0000016d31a3fd80 .functor MUXZ 37, L_0000016d31a3f240, L_0000016d319f2070, L_0000016d3198c710, C4<>;
L_0000016d31a3f560 .part L_0000016d31a3fd80, 0, 32;
L_0000016d31a3f420 .part L_0000016d31a3e700, 0, 6;
L_0000016d31a3ea20 .functor MUXZ 6, L_0000016d31a3f420, L_0000016d319f2100, L_0000016d3198cbe0, C4<>;
L_0000016d31a3fb00 .part L_0000016d31a3e700, 0, 26;
L_0000016d31a3f880 .concat [ 26 32 0 0], L_0000016d31a3fb00, L_0000016d319f2190;
L_0000016d31a3fc40 .functor MUXZ 58, L_0000016d31a3f880, L_0000016d319f2148, L_0000016d3198c390, C4<>;
L_0000016d31a3e020 .part L_0000016d31a3fc40, 0, 32;
L_0000016d31a3df80 .arith/sum 32, v0000016d319840e0_0, L_0000016d319f21d8;
L_0000016d31a3e8e0 .cmp/eq 6, L_0000016d3198bab0, L_0000016d319f2220;
L_0000016d31a3e160 .cmp/eq 6, L_0000016d3198bab0, L_0000016d319f2268;
L_0000016d31a3e2a0 .concat [ 32 16 0 0], L_0000016d31a3e020, L_0000016d319f22b0;
L_0000016d31a3e660 .concat [ 6 26 0 0], L_0000016d3198bab0, L_0000016d319f22f8;
L_0000016d31a3e200 .cmp/eq 32, L_0000016d31a3e660, L_0000016d319f2340;
L_0000016d31a3eca0 .cmp/eq 6, L_0000016d31a3ea20, L_0000016d319f2388;
L_0000016d31a3e980 .concat [ 32 16 0 0], L_0000016d3198c4e0, L_0000016d319f23d0;
L_0000016d31a3eac0 .concat [ 32 16 0 0], v0000016d319840e0_0, L_0000016d319f2418;
L_0000016d31a3e3e0 .part L_0000016d31a3ee80, 15, 1;
LS_0000016d31a3e480_0_0 .concat [ 1 1 1 1], L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0;
LS_0000016d31a3e480_0_4 .concat [ 1 1 1 1], L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0;
LS_0000016d31a3e480_0_8 .concat [ 1 1 1 1], L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0;
LS_0000016d31a3e480_0_12 .concat [ 1 1 1 1], L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0;
LS_0000016d31a3e480_0_16 .concat [ 1 1 1 1], L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0;
LS_0000016d31a3e480_0_20 .concat [ 1 1 1 1], L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0;
LS_0000016d31a3e480_0_24 .concat [ 1 1 1 1], L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0;
LS_0000016d31a3e480_0_28 .concat [ 1 1 1 1], L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0, L_0000016d31a3e3e0;
LS_0000016d31a3e480_1_0 .concat [ 4 4 4 4], LS_0000016d31a3e480_0_0, LS_0000016d31a3e480_0_4, LS_0000016d31a3e480_0_8, LS_0000016d31a3e480_0_12;
LS_0000016d31a3e480_1_4 .concat [ 4 4 4 4], LS_0000016d31a3e480_0_16, LS_0000016d31a3e480_0_20, LS_0000016d31a3e480_0_24, LS_0000016d31a3e480_0_28;
L_0000016d31a3e480 .concat [ 16 16 0 0], LS_0000016d31a3e480_1_0, LS_0000016d31a3e480_1_4;
L_0000016d31a3ede0 .concat [ 16 32 0 0], L_0000016d31a3ee80, L_0000016d31a3e480;
L_0000016d31a3ef20 .arith/sum 48, L_0000016d31a3eac0, L_0000016d31a3ede0;
L_0000016d31a3f600 .functor MUXZ 48, L_0000016d31a3ef20, L_0000016d31a3e980, L_0000016d3198c160, C4<>;
L_0000016d31a3eb60 .functor MUXZ 48, L_0000016d31a3f600, L_0000016d31a3e2a0, L_0000016d3198c320, C4<>;
L_0000016d31a3f060 .part L_0000016d31a3eb60, 0, 32;
L_0000016d31a3e340 .functor MUXZ 32, L_0000016d31a3df80, L_0000016d31a3f060, v0000016d31984400_0, C4<>;
L_0000016d31a3e700 .functor MUXZ 32, L_0000016d3198cf60, L_0000016d319f24a8, L_0000016d3198cb00, C4<>;
L_0000016d31a3e840 .cmp/eq 6, L_0000016d3198bab0, L_0000016d319f2580;
L_0000016d31a3efc0 .cmp/eq 6, L_0000016d3198bab0, L_0000016d319f25c8;
L_0000016d31a3f100 .cmp/eq 6, L_0000016d3198bab0, L_0000016d319f2610;
L_0000016d31a3f740 .concat [ 16 16 0 0], L_0000016d31a3ee80, L_0000016d319f2658;
L_0000016d31a3f1a0 .part L_0000016d31a3ee80, 15, 1;
LS_0000016d31a3f6a0_0_0 .concat [ 1 1 1 1], L_0000016d31a3f1a0, L_0000016d31a3f1a0, L_0000016d31a3f1a0, L_0000016d31a3f1a0;
LS_0000016d31a3f6a0_0_4 .concat [ 1 1 1 1], L_0000016d31a3f1a0, L_0000016d31a3f1a0, L_0000016d31a3f1a0, L_0000016d31a3f1a0;
LS_0000016d31a3f6a0_0_8 .concat [ 1 1 1 1], L_0000016d31a3f1a0, L_0000016d31a3f1a0, L_0000016d31a3f1a0, L_0000016d31a3f1a0;
LS_0000016d31a3f6a0_0_12 .concat [ 1 1 1 1], L_0000016d31a3f1a0, L_0000016d31a3f1a0, L_0000016d31a3f1a0, L_0000016d31a3f1a0;
L_0000016d31a3f6a0 .concat [ 4 4 4 4], LS_0000016d31a3f6a0_0_0, LS_0000016d31a3f6a0_0_4, LS_0000016d31a3f6a0_0_8, LS_0000016d31a3f6a0_0_12;
L_0000016d31a3f7e0 .concat [ 16 16 0 0], L_0000016d31a3ee80, L_0000016d31a3f6a0;
L_0000016d31a3fba0 .functor MUXZ 32, L_0000016d31a3f7e0, L_0000016d31a3f740, L_0000016d3198c1d0, C4<>;
L_0000016d31a3f920 .concat [ 6 26 0 0], L_0000016d3198bab0, L_0000016d319f26a0;
L_0000016d31a3e0c0 .cmp/eq 32, L_0000016d31a3f920, L_0000016d319f26e8;
L_0000016d31a3f9c0 .cmp/eq 6, L_0000016d31a3ea20, L_0000016d319f2730;
L_0000016d31a51620 .cmp/eq 6, L_0000016d31a3ea20, L_0000016d319f2778;
L_0000016d31a51300 .cmp/eq 6, L_0000016d3198bab0, L_0000016d319f27c0;
L_0000016d31a50400 .functor MUXZ 32, L_0000016d31a3fba0, L_0000016d319f2808, L_0000016d31a51300, C4<>;
L_0000016d31a504a0 .functor MUXZ 32, L_0000016d31a50400, L_0000016d31a3f560, L_0000016d3198ce80, C4<>;
L_0000016d31a514e0 .concat [ 6 26 0 0], L_0000016d3198bab0, L_0000016d319f2850;
L_0000016d31a51260 .cmp/eq 32, L_0000016d31a514e0, L_0000016d319f2898;
L_0000016d31a50680 .cmp/eq 6, L_0000016d31a3ea20, L_0000016d319f28e0;
L_0000016d31a51b20 .cmp/eq 6, L_0000016d31a3ea20, L_0000016d319f2928;
L_0000016d31a519e0 .cmp/eq 6, L_0000016d3198bab0, L_0000016d319f2970;
L_0000016d31a51440 .functor MUXZ 32, L_0000016d3198c4e0, v0000016d319840e0_0, L_0000016d31a519e0, C4<>;
L_0000016d31a4ffa0 .functor MUXZ 32, L_0000016d31a51440, L_0000016d3198c8d0, L_0000016d3198c400, C4<>;
S_0000016d319471a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000016d3194a910 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016d3198c2b0 .functor NOT 1, v0000016d319530d0_0, C4<0>, C4<0>, C4<0>;
v0000016d319542f0_0 .net *"_ivl_0", 0 0, L_0000016d3198c2b0;  1 drivers
v0000016d31952f90_0 .net "in1", 31 0, L_0000016d3198c8d0;  alias, 1 drivers
v0000016d31954070_0 .net "in2", 31 0, L_0000016d31a504a0;  alias, 1 drivers
v0000016d319533f0_0 .net "out", 31 0, L_0000016d31a51580;  alias, 1 drivers
v0000016d31954110_0 .net "s", 0 0, v0000016d319530d0_0;  alias, 1 drivers
L_0000016d31a51580 .functor MUXZ 32, L_0000016d31a504a0, L_0000016d3198c8d0, L_0000016d3198c2b0, C4<>;
S_0000016d319b69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000016d31981a20 .param/l "RType" 0 4 2, C4<000000>;
P_0000016d31981a58 .param/l "add" 0 4 5, C4<100000>;
P_0000016d31981a90 .param/l "addi" 0 4 8, C4<001000>;
P_0000016d31981ac8 .param/l "addu" 0 4 5, C4<100001>;
P_0000016d31981b00 .param/l "and_" 0 4 5, C4<100100>;
P_0000016d31981b38 .param/l "andi" 0 4 8, C4<001100>;
P_0000016d31981b70 .param/l "beq" 0 4 10, C4<000100>;
P_0000016d31981ba8 .param/l "bne" 0 4 10, C4<000101>;
P_0000016d31981be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016d31981c18 .param/l "j" 0 4 12, C4<000010>;
P_0000016d31981c50 .param/l "jal" 0 4 12, C4<000011>;
P_0000016d31981c88 .param/l "jr" 0 4 6, C4<001000>;
P_0000016d31981cc0 .param/l "lw" 0 4 8, C4<100011>;
P_0000016d31981cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016d31981d30 .param/l "or_" 0 4 5, C4<100101>;
P_0000016d31981d68 .param/l "ori" 0 4 8, C4<001101>;
P_0000016d31981da0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016d31981dd8 .param/l "sll" 0 4 6, C4<000000>;
P_0000016d31981e10 .param/l "slt" 0 4 5, C4<101010>;
P_0000016d31981e48 .param/l "slti" 0 4 8, C4<101010>;
P_0000016d31981e80 .param/l "srl" 0 4 6, C4<000010>;
P_0000016d31981eb8 .param/l "sub" 0 4 5, C4<100010>;
P_0000016d31981ef0 .param/l "subu" 0 4 5, C4<100011>;
P_0000016d31981f28 .param/l "sw" 0 4 8, C4<101011>;
P_0000016d31981f60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016d31981f98 .param/l "xori" 0 4 8, C4<001110>;
v0000016d319541b0_0 .var "ALUOp", 3 0;
v0000016d319530d0_0 .var "ALUSrc", 0 0;
v0000016d31953a30_0 .var "MemReadEn", 0 0;
v0000016d31952a90_0 .var "MemWriteEn", 0 0;
v0000016d31954390_0 .var "MemtoReg", 0 0;
v0000016d31953170_0 .var "RegDst", 0 0;
v0000016d31952950_0 .var "RegWriteEn", 0 0;
v0000016d31953530_0 .net "funct", 5 0, L_0000016d31a3ea20;  alias, 1 drivers
v0000016d319529f0_0 .var "hlt", 0 0;
v0000016d31954430_0 .net "opcode", 5 0, L_0000016d3198bab0;  alias, 1 drivers
v0000016d31953b70_0 .net "rst", 0 0, v0000016d3198ac50_0;  alias, 1 drivers
E_0000016d3194a4d0 .event anyedge, v0000016d31953b70_0, v0000016d31954430_0, v0000016d31953530_0;
S_0000016d319b6c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000016d3194a090 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000016d3198cf60 .functor BUFZ 32, L_0000016d31a3f4c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016d319544d0_0 .net "Data_Out", 31 0, L_0000016d3198cf60;  alias, 1 drivers
v0000016d31952b30 .array "InstMem", 0 1023, 31 0;
v0000016d31953210_0 .net *"_ivl_0", 31 0, L_0000016d31a3f4c0;  1 drivers
v0000016d319532b0_0 .net *"_ivl_3", 9 0, L_0000016d31a3ec00;  1 drivers
v0000016d319535d0_0 .net *"_ivl_4", 11 0, L_0000016d31a3e5c0;  1 drivers
L_0000016d319f2460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d31953850_0 .net *"_ivl_7", 1 0, L_0000016d319f2460;  1 drivers
v0000016d31953710_0 .net "addr", 31 0, v0000016d319840e0_0;  alias, 1 drivers
v0000016d31953990_0 .var/i "i", 31 0;
L_0000016d31a3f4c0 .array/port v0000016d31952b30, L_0000016d31a3e5c0;
L_0000016d31a3ec00 .part v0000016d319840e0_0, 0, 10;
L_0000016d31a3e5c0 .concat [ 10 2 0 0], L_0000016d31a3ec00, L_0000016d319f2460;
S_0000016d318f1320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000016d3198c4e0 .functor BUFZ 32, L_0000016d31a3ed40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016d3198c8d0 .functor BUFZ 32, L_0000016d31a3f2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016d31953c10_0 .net *"_ivl_0", 31 0, L_0000016d31a3ed40;  1 drivers
v0000016d31953cb0_0 .net *"_ivl_10", 6 0, L_0000016d31a3f380;  1 drivers
L_0000016d319f2538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d31934360_0 .net *"_ivl_13", 1 0, L_0000016d319f2538;  1 drivers
v0000016d31933f00_0 .net *"_ivl_2", 6 0, L_0000016d31a3dee0;  1 drivers
L_0000016d319f24f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d31984cc0_0 .net *"_ivl_5", 1 0, L_0000016d319f24f0;  1 drivers
v0000016d31984d60_0 .net *"_ivl_8", 31 0, L_0000016d31a3f2e0;  1 drivers
v0000016d319859e0_0 .net "clk", 0 0, L_0000016d3198c860;  alias, 1 drivers
v0000016d31985760_0 .var/i "i", 31 0;
v0000016d31985300_0 .net "readData1", 31 0, L_0000016d3198c4e0;  alias, 1 drivers
v0000016d31985bc0_0 .net "readData2", 31 0, L_0000016d3198c8d0;  alias, 1 drivers
v0000016d31984e00_0 .net "readRegister1", 4 0, L_0000016d3198b510;  alias, 1 drivers
v0000016d31984ea0_0 .net "readRegister2", 4 0, L_0000016d31a3e520;  alias, 1 drivers
v0000016d31984180 .array "registers", 31 0, 31 0;
v0000016d31984220_0 .net "rst", 0 0, v0000016d3198ac50_0;  alias, 1 drivers
v0000016d31985440_0 .net "we", 0 0, v0000016d31952950_0;  alias, 1 drivers
v0000016d31985b20_0 .net "writeData", 31 0, L_0000016d31a502c0;  alias, 1 drivers
v0000016d31984040_0 .net "writeRegister", 4 0, L_0000016d31a3e7a0;  alias, 1 drivers
E_0000016d31949e50/0 .event negedge, v0000016d31953b70_0;
E_0000016d31949e50/1 .event posedge, v0000016d319859e0_0;
E_0000016d31949e50 .event/or E_0000016d31949e50/0, E_0000016d31949e50/1;
L_0000016d31a3ed40 .array/port v0000016d31984180, L_0000016d31a3dee0;
L_0000016d31a3dee0 .concat [ 5 2 0 0], L_0000016d3198b510, L_0000016d319f24f0;
L_0000016d31a3f2e0 .array/port v0000016d31984180, L_0000016d31a3f380;
L_0000016d31a3f380 .concat [ 5 2 0 0], L_0000016d31a3e520, L_0000016d319f2538;
S_0000016d318f14b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000016d318f1320;
 .timescale 0 0;
v0000016d31953ad0_0 .var/i "i", 31 0;
S_0000016d318daf60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000016d31949ed0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000016d3198c470 .functor NOT 1, v0000016d31953170_0, C4<0>, C4<0>, C4<0>;
v0000016d31985080_0 .net *"_ivl_0", 0 0, L_0000016d3198c470;  1 drivers
v0000016d319851c0_0 .net "in1", 4 0, L_0000016d31a3e520;  alias, 1 drivers
v0000016d31984c20_0 .net "in2", 4 0, L_0000016d3198b150;  alias, 1 drivers
v0000016d319854e0_0 .net "out", 4 0, L_0000016d31a3e7a0;  alias, 1 drivers
v0000016d319842c0_0 .net "s", 0 0, v0000016d31953170_0;  alias, 1 drivers
L_0000016d31a3e7a0 .functor MUXZ 5, L_0000016d3198b150, L_0000016d31a3e520, L_0000016d3198c470, C4<>;
S_0000016d318db0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000016d3194a510 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016d3198c940 .functor NOT 1, v0000016d31954390_0, C4<0>, C4<0>, C4<0>;
v0000016d31985d00_0 .net *"_ivl_0", 0 0, L_0000016d3198c940;  1 drivers
v0000016d31985c60_0 .net "in1", 31 0, v0000016d31985e40_0;  alias, 1 drivers
v0000016d319856c0_0 .net "in2", 31 0, v0000016d319853a0_0;  alias, 1 drivers
v0000016d31985940_0 .net "out", 31 0, L_0000016d31a502c0;  alias, 1 drivers
v0000016d31985da0_0 .net "s", 0 0, v0000016d31954390_0;  alias, 1 drivers
L_0000016d31a502c0 .functor MUXZ 32, v0000016d319853a0_0, v0000016d31985e40_0, L_0000016d3198c940, C4<>;
S_0000016d31920980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000016d31920b10 .param/l "ADD" 0 9 12, C4<0000>;
P_0000016d31920b48 .param/l "AND" 0 9 12, C4<0010>;
P_0000016d31920b80 .param/l "NOR" 0 9 12, C4<0101>;
P_0000016d31920bb8 .param/l "OR" 0 9 12, C4<0011>;
P_0000016d31920bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000016d31920c28 .param/l "SLL" 0 9 12, C4<1000>;
P_0000016d31920c60 .param/l "SLT" 0 9 12, C4<0110>;
P_0000016d31920c98 .param/l "SRL" 0 9 12, C4<1001>;
P_0000016d31920cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000016d31920d08 .param/l "XOR" 0 9 12, C4<0100>;
P_0000016d31920d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000016d31920d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000016d319f29b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d31985a80_0 .net/2u *"_ivl_0", 31 0, L_0000016d319f29b8;  1 drivers
v0000016d319847c0_0 .net "opSel", 3 0, v0000016d319541b0_0;  alias, 1 drivers
v0000016d31984720_0 .net "operand1", 31 0, L_0000016d31a4ffa0;  alias, 1 drivers
v0000016d319845e0_0 .net "operand2", 31 0, L_0000016d31a51580;  alias, 1 drivers
v0000016d31985e40_0 .var "result", 31 0;
v0000016d31984360_0 .net "zero", 0 0, L_0000016d31a50900;  alias, 1 drivers
E_0000016d3194a310 .event anyedge, v0000016d319541b0_0, v0000016d31984720_0, v0000016d319533f0_0;
L_0000016d31a50900 .cmp/eq 32, v0000016d31985e40_0, L_0000016d319f29b8;
S_0000016d3190a800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000016d319f10a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000016d319f10d8 .param/l "add" 0 4 5, C4<100000>;
P_0000016d319f1110 .param/l "addi" 0 4 8, C4<001000>;
P_0000016d319f1148 .param/l "addu" 0 4 5, C4<100001>;
P_0000016d319f1180 .param/l "and_" 0 4 5, C4<100100>;
P_0000016d319f11b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000016d319f11f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000016d319f1228 .param/l "bne" 0 4 10, C4<000101>;
P_0000016d319f1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016d319f1298 .param/l "j" 0 4 12, C4<000010>;
P_0000016d319f12d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000016d319f1308 .param/l "jr" 0 4 6, C4<001000>;
P_0000016d319f1340 .param/l "lw" 0 4 8, C4<100011>;
P_0000016d319f1378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016d319f13b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000016d319f13e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000016d319f1420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016d319f1458 .param/l "sll" 0 4 6, C4<000000>;
P_0000016d319f1490 .param/l "slt" 0 4 5, C4<101010>;
P_0000016d319f14c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000016d319f1500 .param/l "srl" 0 4 6, C4<000010>;
P_0000016d319f1538 .param/l "sub" 0 4 5, C4<100010>;
P_0000016d319f1570 .param/l "subu" 0 4 5, C4<100011>;
P_0000016d319f15a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000016d319f15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016d319f1618 .param/l "xori" 0 4 8, C4<001110>;
v0000016d31984400_0 .var "PCsrc", 0 0;
v0000016d319844a0_0 .net "funct", 5 0, L_0000016d31a3ea20;  alias, 1 drivers
v0000016d31984b80_0 .net "opcode", 5 0, L_0000016d3198bab0;  alias, 1 drivers
v0000016d31984f40_0 .net "operand1", 31 0, L_0000016d3198c4e0;  alias, 1 drivers
v0000016d31984fe0_0 .net "operand2", 31 0, L_0000016d31a51580;  alias, 1 drivers
v0000016d31984540_0 .net "rst", 0 0, v0000016d3198ac50_0;  alias, 1 drivers
E_0000016d3194a410/0 .event anyedge, v0000016d31953b70_0, v0000016d31954430_0, v0000016d31985300_0, v0000016d319533f0_0;
E_0000016d3194a410/1 .event anyedge, v0000016d31953530_0;
E_0000016d3194a410 .event/or E_0000016d3194a410/0, E_0000016d3194a410/1;
S_0000016d3190a990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000016d31984680 .array "DataMem", 0 1023, 31 0;
v0000016d31984860_0 .net "address", 31 0, v0000016d31985e40_0;  alias, 1 drivers
v0000016d31985ee0_0 .net "clock", 0 0, L_0000016d3198c630;  1 drivers
v0000016d31985120_0 .net "data", 31 0, L_0000016d3198c8d0;  alias, 1 drivers
v0000016d31985260_0 .var/i "i", 31 0;
v0000016d319853a0_0 .var "q", 31 0;
v0000016d31985580_0 .net "rden", 0 0, v0000016d31953a30_0;  alias, 1 drivers
v0000016d31985620_0 .net "wren", 0 0, v0000016d31952a90_0;  alias, 1 drivers
E_0000016d3194a550 .event posedge, v0000016d31985ee0_0;
S_0000016d318d6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000016d31947010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000016d3194a450 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000016d31985800_0 .net "PCin", 31 0, L_0000016d31a3e340;  alias, 1 drivers
v0000016d319840e0_0 .var "PCout", 31 0;
v0000016d31984900_0 .net "clk", 0 0, L_0000016d3198c860;  alias, 1 drivers
v0000016d319858a0_0 .net "rst", 0 0, v0000016d3198ac50_0;  alias, 1 drivers
    .scope S_0000016d3190a800;
T_0 ;
    %wait E_0000016d3194a410;
    %load/vec4 v0000016d31984540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d31984400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016d31984b80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000016d31984f40_0;
    %load/vec4 v0000016d31984fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000016d31984b80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000016d31984f40_0;
    %load/vec4 v0000016d31984fe0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000016d31984b80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000016d31984b80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000016d31984b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000016d319844a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000016d31984400_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016d318d6a80;
T_1 ;
    %wait E_0000016d31949e50;
    %load/vec4 v0000016d319858a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000016d319840e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016d31985800_0;
    %assign/vec4 v0000016d319840e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016d319b6c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d31953990_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000016d31953990_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016d31953990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %load/vec4 v0000016d31953990_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d31953990_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31952b30, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000016d319b69c0;
T_3 ;
    %wait E_0000016d3194a4d0;
    %load/vec4 v0000016d31953b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000016d319529f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d31952a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d31954390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d31953a30_0, 0;
    %assign/vec4 v0000016d31953170_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000016d319529f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000016d319541b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000016d319530d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016d31952950_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016d31952a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016d31954390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016d31953a30_0, 0, 1;
    %store/vec4 v0000016d31953170_0, 0, 1;
    %load/vec4 v0000016d31954430_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319529f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31953170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %load/vec4 v0000016d31953530_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31953170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d31953170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31953a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31954390_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d31952a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d319530d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d319541b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000016d318f1320;
T_4 ;
    %wait E_0000016d31949e50;
    %fork t_1, S_0000016d318f14b0;
    %jmp t_0;
    .scope S_0000016d318f14b0;
t_1 ;
    %load/vec4 v0000016d31984220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d31953ad0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000016d31953ad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016d31953ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31984180, 0, 4;
    %load/vec4 v0000016d31953ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d31953ad0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000016d31985440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000016d31985b20_0;
    %load/vec4 v0000016d31984040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31984180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31984180, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000016d318f1320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016d318f1320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d31985760_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000016d31985760_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000016d31985760_0;
    %ix/getv/s 4, v0000016d31985760_0;
    %load/vec4a v0000016d31984180, 4;
    %ix/getv/s 4, v0000016d31985760_0;
    %load/vec4a v0000016d31984180, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000016d31985760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d31985760_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000016d31920980;
T_6 ;
    %wait E_0000016d3194a310;
    %load/vec4 v0000016d319847c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000016d31984720_0;
    %load/vec4 v0000016d319845e0_0;
    %add;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000016d31984720_0;
    %load/vec4 v0000016d319845e0_0;
    %sub;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000016d31984720_0;
    %load/vec4 v0000016d319845e0_0;
    %and;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000016d31984720_0;
    %load/vec4 v0000016d319845e0_0;
    %or;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000016d31984720_0;
    %load/vec4 v0000016d319845e0_0;
    %xor;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000016d31984720_0;
    %load/vec4 v0000016d319845e0_0;
    %or;
    %inv;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000016d31984720_0;
    %load/vec4 v0000016d319845e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000016d319845e0_0;
    %load/vec4 v0000016d31984720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000016d31984720_0;
    %ix/getv 4, v0000016d319845e0_0;
    %shiftl 4;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000016d31984720_0;
    %ix/getv 4, v0000016d319845e0_0;
    %shiftr 4;
    %assign/vec4 v0000016d31985e40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000016d3190a990;
T_7 ;
    %wait E_0000016d3194a550;
    %load/vec4 v0000016d31985580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000016d31984860_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000016d31984680, 4;
    %assign/vec4 v0000016d319853a0_0, 0;
T_7.0 ;
    %load/vec4 v0000016d31985620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000016d31985120_0;
    %ix/getv 3, v0000016d31984860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31984680, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016d3190a990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d31985260_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000016d31985260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016d31985260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d31984680, 0, 4;
    %load/vec4 v0000016d31985260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d31985260_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000016d3190a990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d31985260_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000016d31985260_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000016d31985260_0;
    %load/vec4a v0000016d31984680, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000016d31985260_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000016d31985260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d31985260_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000016d31947010;
T_10 ;
    %wait E_0000016d31949e50;
    %load/vec4 v0000016d3198a2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d3198b830_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000016d3198b830_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000016d3198b830_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016d31946cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d3198a930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d3198ac50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000016d31946cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000016d3198a930_0;
    %inv;
    %assign/vec4 v0000016d3198a930_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016d31946cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d3198ac50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d3198ac50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000016d3198af70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
