# org_verilog
Generate verilog logic code by emacs org-mode
