<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3783" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3783{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3783{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3783{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3783{left:70px;bottom:1086px;letter-spacing:0.13px;}
#t5_3783{left:159px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t6_3783{left:70px;bottom:1062px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3783{left:70px;bottom:1045px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3783{left:70px;bottom:1028px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t9_3783{left:70px;bottom:1011px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_3783{left:70px;bottom:985px;}
#tb_3783{left:96px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3783{left:96px;bottom:972px;letter-spacing:-0.31px;word-spacing:-0.26px;}
#td_3783{left:70px;bottom:945px;}
#te_3783{left:96px;bottom:949px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tf_3783{left:70px;bottom:922px;}
#tg_3783{left:96px;bottom:926px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_3783{left:96px;bottom:909px;letter-spacing:-0.15px;}
#ti_3783{left:70px;bottom:883px;}
#tj_3783{left:96px;bottom:886px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3783{left:96px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3783{left:70px;bottom:202px;letter-spacing:-0.09px;}
#tm_3783{left:156px;bottom:202px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tn_3783{left:70px;bottom:178px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#to_3783{left:70px;bottom:161px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_3783{left:70px;bottom:144px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tq_3783{left:70px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tr_3783{left:254px;bottom:825px;letter-spacing:0.13px;word-spacing:-0.08px;}
#ts_3783{left:349px;bottom:825px;letter-spacing:0.14px;word-spacing:-0.05px;}
#tt_3783{left:76px;bottom:802px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tu_3783{left:261px;bottom:802px;letter-spacing:-0.12px;}
#tv_3783{left:316px;bottom:802px;letter-spacing:-0.13px;}
#tw_3783{left:76px;bottom:778px;letter-spacing:-0.16px;}
#tx_3783{left:261px;bottom:778px;}
#ty_3783{left:316px;bottom:778px;letter-spacing:-0.12px;}
#tz_3783{left:76px;bottom:753px;letter-spacing:-0.15px;}
#t10_3783{left:261px;bottom:753px;}
#t11_3783{left:317px;bottom:753px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_3783{left:316px;bottom:736px;letter-spacing:-0.12px;}
#t13_3783{left:76px;bottom:712px;letter-spacing:-0.16px;}
#t14_3783{left:261px;bottom:712px;}
#t15_3783{left:316px;bottom:712px;letter-spacing:-0.12px;}
#t16_3783{left:76px;bottom:687px;letter-spacing:-0.17px;}
#t17_3783{left:261px;bottom:687px;}
#t18_3783{left:316px;bottom:687px;letter-spacing:-0.11px;}
#t19_3783{left:76px;bottom:663px;letter-spacing:-0.15px;}
#t1a_3783{left:261px;bottom:663px;}
#t1b_3783{left:316px;bottom:663px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_3783{left:76px;bottom:639px;letter-spacing:-0.15px;}
#t1d_3783{left:261px;bottom:639px;}
#t1e_3783{left:316px;bottom:639px;letter-spacing:-0.11px;}
#t1f_3783{left:76px;bottom:614px;letter-spacing:-0.15px;}
#t1g_3783{left:261px;bottom:614px;}
#t1h_3783{left:316px;bottom:614px;letter-spacing:-0.11px;}
#t1i_3783{left:76px;bottom:590px;letter-spacing:-0.15px;}
#t1j_3783{left:261px;bottom:590px;}
#t1k_3783{left:317px;bottom:590px;letter-spacing:-0.12px;}
#t1l_3783{left:76px;bottom:565px;letter-spacing:-0.15px;}
#t1m_3783{left:261px;bottom:565px;}
#t1n_3783{left:316px;bottom:565px;letter-spacing:-0.12px;}
#t1o_3783{left:76px;bottom:541px;letter-spacing:-0.15px;}
#t1p_3783{left:261px;bottom:541px;}
#t1q_3783{left:316px;bottom:541px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_3783{left:76px;bottom:516px;letter-spacing:-0.16px;}
#t1s_3783{left:261px;bottom:516px;letter-spacing:-0.12px;}
#t1t_3783{left:316px;bottom:516px;letter-spacing:-0.12px;}
#t1u_3783{left:316px;bottom:499px;letter-spacing:-0.12px;}
#t1v_3783{left:76px;bottom:475px;letter-spacing:-0.15px;}
#t1w_3783{left:261px;bottom:475px;letter-spacing:-0.12px;}
#t1x_3783{left:316px;bottom:475px;letter-spacing:-0.11px;}
#t1y_3783{left:76px;bottom:451px;letter-spacing:-0.16px;}
#t1z_3783{left:261px;bottom:451px;letter-spacing:-0.12px;}
#t20_3783{left:316px;bottom:451px;letter-spacing:-0.12px;}
#t21_3783{left:76px;bottom:426px;letter-spacing:-0.14px;}
#t22_3783{left:261px;bottom:426px;letter-spacing:-0.14px;}
#t23_3783{left:316px;bottom:426px;letter-spacing:-0.12px;}
#t24_3783{left:76px;bottom:402px;letter-spacing:-0.16px;}
#t25_3783{left:261px;bottom:402px;letter-spacing:-0.12px;}
#t26_3783{left:316px;bottom:402px;letter-spacing:-0.12px;}
#t27_3783{left:76px;bottom:377px;letter-spacing:-0.15px;}
#t28_3783{left:261px;bottom:377px;letter-spacing:-0.12px;}
#t29_3783{left:316px;bottom:377px;letter-spacing:-0.12px;}
#t2a_3783{left:76px;bottom:353px;letter-spacing:-0.16px;}
#t2b_3783{left:261px;bottom:353px;letter-spacing:-0.12px;}
#t2c_3783{left:316px;bottom:353px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2d_3783{left:76px;bottom:328px;letter-spacing:-0.14px;}
#t2e_3783{left:261px;bottom:328px;letter-spacing:-0.17px;}
#t2f_3783{left:317px;bottom:328px;letter-spacing:-0.11px;}
#t2g_3783{left:76px;bottom:304px;letter-spacing:-0.14px;}
#t2h_3783{left:261px;bottom:304px;letter-spacing:-0.14px;}
#t2i_3783{left:317px;bottom:304px;letter-spacing:-0.11px;}
#t2j_3783{left:76px;bottom:279px;letter-spacing:-0.17px;}
#t2k_3783{left:261px;bottom:279px;letter-spacing:-0.12px;}
#t2l_3783{left:316px;bottom:279px;letter-spacing:-0.12px;}
#t2m_3783{left:76px;bottom:255px;letter-spacing:-0.17px;}
#t2n_3783{left:261px;bottom:255px;letter-spacing:-0.13px;}
#t2o_3783{left:316px;bottom:255px;letter-spacing:-0.12px;}

.s1_3783{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3783{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3783{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3783{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3783{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3783{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3783{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3783{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3783" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3783Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3783" style="-webkit-user-select: none;"><object width="935" height="1210" data="3783/3783.svg" type="image/svg+xml" id="pdf3783" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3783" class="t s1_3783">Vol. 3B </span><span id="t2_3783" class="t s1_3783">20-75 </span>
<span id="t3_3783" class="t s2_3783">PERFORMANCE MONITORING </span>
<span id="t4_3783" class="t s3_3783">20.3.10.2.4 </span><span id="t5_3783" class="t s3_3783">E-core Enhanced Off-core Response </span>
<span id="t6_3783" class="t s4_3783">Event number 0B7H support off-core response monitoring using an associated configuration MSR, MSR_OFF- </span>
<span id="t7_3783" class="t s4_3783">CORE_RSP0 (address 1A6H) in conjunction with UMASK value 01H or MSR_OFFCORE_RSP1 (address 1A7H) in </span>
<span id="t8_3783" class="t s4_3783">conjunction with UMASK value 02H. There are unique pairs of MSR_OFFCORE_RSPx registers per core. The layout </span>
<span id="t9_3783" class="t s4_3783">of MSR_OFFCORE_RSP0 and MSR_OFFCORE_RSP1 are organized as follows: </span>
<span id="ta_3783" class="t s5_3783">• </span><span id="tb_3783" class="t s4_3783">Bits 15:0 and bits 49:44 specify the request type of a transaction request to the uncore. This is described in </span>
<span id="tc_3783" class="t s4_3783">Table 20-55. </span>
<span id="td_3783" class="t s5_3783">• </span><span id="te_3783" class="t s4_3783">Bits 30:16 specify Response Type information or an L2 Hit, and is described in Table 20-75. </span>
<span id="tf_3783" class="t s5_3783">• </span><span id="tg_3783" class="t s4_3783">If L2 misses, then bits 37:31 can be used to specify snoop response information and is described in Table </span>
<span id="th_3783" class="t s4_3783">20-76. </span>
<span id="ti_3783" class="t s5_3783">• </span><span id="tj_3783" class="t s4_3783">For outstanding requests, bit 38 can enable measurement of average latency of specific type of offcore </span>
<span id="tk_3783" class="t s4_3783">transaction requests using two programmable counter simultaneously; see Section 20.5.2.3 for details. </span>
<span id="tl_3783" class="t s6_3783">20.3.10.3 </span><span id="tm_3783" class="t s6_3783">Unhalted Reference Cycles </span>
<span id="tn_3783" class="t s4_3783">The Unhalted Reference Cycles architectural performance monitoring event is enhanced to count at TSC-rate in the </span>
<span id="to_3783" class="t s4_3783">12th generation Intel Core processor P-core when used on a general-purpose PMC. This enhancement makes it </span>
<span id="tp_3783" class="t s4_3783">consistent with the fixed-function counter 2 and the E-core. As a result, this event is kept enumerated in CPUID leaf </span>
<span id="tq_3783" class="t s4_3783">0AH.EBX (unlike prior hybrid parts). </span>
<span id="tr_3783" class="t s3_3783">Table 20-55. </span><span id="ts_3783" class="t s3_3783">MSR_OFFCORE_RSPx Request Type Definition </span>
<span id="tt_3783" class="t s7_3783">Bit Name </span><span id="tu_3783" class="t s7_3783">Offset </span><span id="tv_3783" class="t s7_3783">Description </span>
<span id="tw_3783" class="t s8_3783">DEMAND_DATA_RD </span><span id="tx_3783" class="t s8_3783">0 </span><span id="ty_3783" class="t s8_3783">Counts demand data reads. </span>
<span id="tz_3783" class="t s8_3783">DEMAND_RFO </span><span id="t10_3783" class="t s8_3783">1 </span><span id="t11_3783" class="t s8_3783">Counts all demand reads for ownership (RFO) requests and software based prefteches for </span>
<span id="t12_3783" class="t s8_3783">exclusive ownership (prefetchw). </span>
<span id="t13_3783" class="t s8_3783">DEMAND_CODE_RD </span><span id="t14_3783" class="t s8_3783">2 </span><span id="t15_3783" class="t s8_3783">Counts demand instruction fetches and L1 instruction cache prefetches. </span>
<span id="t16_3783" class="t s8_3783">COREWB_M </span><span id="t17_3783" class="t s8_3783">3 </span><span id="t18_3783" class="t s8_3783">Counts modified write backs from L1 and L2. </span>
<span id="t19_3783" class="t s8_3783">HWPF_L2_DATA_RD </span><span id="t1a_3783" class="t s8_3783">4 </span><span id="t1b_3783" class="t s8_3783">Counts prefetch (that bring data to L2) data reads. </span>
<span id="t1c_3783" class="t s8_3783">HWPF_L2_RFO </span><span id="t1d_3783" class="t s8_3783">5 </span><span id="t1e_3783" class="t s8_3783">Counts all prefetch (that bring data to L2) RFOs. </span>
<span id="t1f_3783" class="t s8_3783">HWPF_L2_CODE_RD </span><span id="t1g_3783" class="t s8_3783">6 </span><span id="t1h_3783" class="t s8_3783">Counts all prefetch (that bring data to MLC only) code reads. </span>
<span id="t1i_3783" class="t s8_3783">HWPF_L3_DATA_RD </span><span id="t1j_3783" class="t s8_3783">7 </span><span id="t1k_3783" class="t s8_3783">Counts L3 cache hardware prefetch data reads (written to the L3 cache only). </span>
<span id="t1l_3783" class="t s8_3783">HWPF_L3_RFO </span><span id="t1m_3783" class="t s8_3783">8 </span><span id="t1n_3783" class="t s8_3783">Counts L3 cache hardware prefetch RFOs (written to the L3 cache only) . </span>
<span id="t1o_3783" class="t s8_3783">HWPF_L3_CODE_RD </span><span id="t1p_3783" class="t s8_3783">9 </span><span id="t1q_3783" class="t s8_3783">Counts L3 cache hardware prefetch code reads (written to the L3 cache only). </span>
<span id="t1r_3783" class="t s8_3783">HWPF_L1D_AND_SWPF </span><span id="t1s_3783" class="t s8_3783">10 </span><span id="t1t_3783" class="t s8_3783">Counts L1 data cache hardware prefetch requests, read for ownership prefetch requests </span>
<span id="t1u_3783" class="t s8_3783">and software prefetch requests (except prefetchw). </span>
<span id="t1v_3783" class="t s8_3783">STREAMING_WR </span><span id="t1w_3783" class="t s8_3783">11 </span><span id="t1x_3783" class="t s8_3783">Counts all streaming stores. </span>
<span id="t1y_3783" class="t s8_3783">COREWB_NONM </span><span id="t1z_3783" class="t s8_3783">12 </span><span id="t20_3783" class="t s8_3783">Counts non-modified write backs from L2. </span>
<span id="t21_3783" class="t s8_3783">RSVD </span><span id="t22_3783" class="t s8_3783">14:13 </span><span id="t23_3783" class="t s8_3783">Reserved. </span>
<span id="t24_3783" class="t s8_3783">OTHER </span><span id="t25_3783" class="t s8_3783">15 </span><span id="t26_3783" class="t s8_3783">Counts miscellaneous requests, such as I/O accesses that have any response type. </span>
<span id="t27_3783" class="t s8_3783">UC_RD </span><span id="t28_3783" class="t s8_3783">44 </span><span id="t29_3783" class="t s8_3783">Counts uncached memory reads (PRd, UCRdF). </span>
<span id="t2a_3783" class="t s8_3783">UC_WR </span><span id="t2b_3783" class="t s8_3783">45 </span><span id="t2c_3783" class="t s8_3783">Counts uncached memory writes (WiL). </span>
<span id="t2d_3783" class="t s8_3783">PARTIAL_STREAMING_WR </span><span id="t2e_3783" class="t s8_3783">46 </span><span id="t2f_3783" class="t s8_3783">Counts partial (less than 64 byte) streaming stores (WCiL). </span>
<span id="t2g_3783" class="t s8_3783">FULL_STREAMING_WR </span><span id="t2h_3783" class="t s8_3783">47 </span><span id="t2i_3783" class="t s8_3783">Counts full, 64 byte streaming stores (WCiLF). </span>
<span id="t2j_3783" class="t s8_3783">L1WB_M </span><span id="t2k_3783" class="t s8_3783">48 </span><span id="t2l_3783" class="t s8_3783">Counts modified WriteBacks from L1 that miss the L2. </span>
<span id="t2m_3783" class="t s8_3783">L2WB_M </span><span id="t2n_3783" class="t s8_3783">49 </span><span id="t2o_3783" class="t s8_3783">Counts modified WriteBacks from L2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
