

================================================================
== Vitis HLS Report for 'clear_message_table'
================================================================
* Date:           Sat Oct 30 13:57:53 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.610 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1977|     1977|  19.770 us|  19.770 us|  1977|  1977|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_226_1  |     1976|     1976|       104|          -|          -|    19|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_tb, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln226 = br void" [GIN_compute.cpp:226]   --->   Operation 5 'br' 'br_ln226' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%n = phi i5 %add_ln226, void %.split, i5 0, void" [GIN_compute.cpp:226]   --->   Operation 6 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.70ns)   --->   "%add_ln226 = add i5 %n, i5 1" [GIN_compute.cpp:226]   --->   Operation 7 'add' 'add_ln226' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.63ns)   --->   "%icmp_ln226 = icmp_eq  i5 %n, i5 19" [GIN_compute.cpp:226]   --->   Operation 8 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19"   --->   Operation 9 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %.split, void" [GIN_compute.cpp:226]   --->   Operation 10 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.55ns)   --->   "%call_ln227 = call void @clear_message_table_one_node, i32 %message_tb, i5 %n" [GIN_compute.cpp:227]   --->   Operation 11 'call' 'call_ln227' <Predicate = (!icmp_ln226)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [GIN_compute.cpp:229]   --->   Operation 12 'ret' 'ret_ln229' <Predicate = (icmp_ln226)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [GIN_compute.cpp:226]   --->   Operation 13 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln227 = call void @clear_message_table_one_node, i32 %message_tb, i5 %n" [GIN_compute.cpp:227]   --->   Operation 14 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n', GIN_compute.cpp:226) with incoming values : ('add_ln226', GIN_compute.cpp:226) [5]  (0.387 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	'phi' operation ('n', GIN_compute.cpp:226) with incoming values : ('add_ln226', GIN_compute.cpp:226) [5]  (0 ns)
	'call' operation ('call_ln227', GIN_compute.cpp:227) to 'clear_message_table_one_node' [12]  (1.55 ns)
	blocking operation 0.637 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
