// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2019 NXP
 */

/dts-v1/;

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/imx8-clock.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/firmware/imx/rsrc.h>
#include <dt-bindings/pinctrl/pads-imx8qm.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/usb/pd.h>

/*
 * At current stage, M41 is not ready to communicate with XEN, so we
 * we need a way to tell XEN uboot is running or linux is running.
 * XEN will check the contents of this area.
 * So reserve a page at the beginning of GUEST_RAM0_BASE to avoid Linux
 * touch this area.
 */
/memreserve/ 0x80000000 0x1000;

/ {
	model = "Freescale i.MX8QM DOMU";
	compatible = "fsl,imx8qm-mek", "fsl,imx8qm", "xen,xenvm-4.10", "xen,xenvm";
	interrupt-parent = <&gic>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;

	aliases {
		mmc0 = &usdhc1;
		dpu0 = &dpu1;
		ldb0 = &ldb1;
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			enable-method = "psci";
			reg = <0x0 0x0>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,armv8";
			enable-method = "psci";
			reg = <0x0 0x1>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,armv8";
			enable-method = "psci";
			reg = <0x0 0x2>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,armv8";
			enable-method = "psci";
			reg = <0x0 0x3>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "hvc";
	};

	memory@80000000 {
		device_type = "memory";
		/* Will be updated by U-Boot or XEN TOOL */
		reg = <0x00000000 0x80000000 0 0x80000000>;
	};

	/*
	 * The reserved memory will be used when using U-Boot loading android
	 * image. For booting kernel using xl tool, pass args:
	 * cma=960M@2400M-3584M
	 * For the rpmsg_reserved area, need xl tool to create for non-android.
	 */
	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		passthrough;

		/* global autoconfigured region for contiguous allocations */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x3c000000>;
			alloc-ranges = <0 0x96000000 0 0x3c000000>;
			linux,cma-default;
		};
	};

	gic: interrupt-controller@3001000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <0x0>;
		interrupt-controller;
		redistributor-stride = <0x20000>;
		#redistributor-regions = <0x1>;
		reg = <0x0 0x3001000 0 0x10000>, /* GIC Dist */
		      <0x0 0x3020000 0 0x1000000>; /* GICR */
		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>;
		interrupt-parent = <&gic>;
		linux,phandle = <0xfde8>;
		phandle = <0xfde8>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>;
		interrupt-parent = <&gic>;
		clock-frequency = <8000000>;
	};

	hypervisor {
		compatible = "xen,xen-4.11", "xen,xen";
		reg = <0x0 0x38000000 0x0 0x1000000>;
		interrupts = <GIC_PPI 15 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>;
		interrupt-parent = <&gic>;
	};

	clocks {
		#address-cells = <1>;
		#size-cells = <0>;

		clk0: clock@0 {
		        compatible = "fixed-clock";
		        reg = <0>;
		        #clock-cells = <0>;
		        clock-frequency = <24000000>;
		};
	};

	rtc0: rtc@23000000 {
		compatible = "arm,pl031", "arm,primecell";
		reg = <0x0 0x23000000 0x0 0x1000>;
		interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk0>;
		clock-names = "apb_pclk";
	};

	passthrough {
		compatible = "simple-bus";
		ranges;
		#address-cells = <2>;
		#size-cells = <2>;

		clk_dummy: clock-dummy {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
			clock-output-names = "clk_dummy";
		};

		xtal32k: clock-xtal32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32768>;
			clock-output-names = "xtal_32KHz";
		};

		xtal24m: clock-xtal24m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "xtal_24MHz";
		};

		scu {
			compatible = "fsl,imx-scu";
			mbox-names = "tx0", "tx1", "tx2", "tx3",
				     "rx0", "rx1", "rx2", "rx3",
				     "gip3";
			mboxes = <&lsio_mu2 0 0
				  &lsio_mu2 0 1
				  &lsio_mu2 0 2
				  &lsio_mu2 0 3
				  &lsio_mu2 1 0
				  &lsio_mu2 1 1
				  &lsio_mu2 1 2
				  &lsio_mu2 1 3
				  &lsio_mu2 3 3>;

			pd: imx8qx-pd {
				compatible = "fsl,imx8qm-scu-pd", "fsl,scu-pd";
				#power-domain-cells = <1>;
			};

			clk: clock-controller {
				compatible = "fsl,imx8qm-clk", "fsl,scu-clk";
				#clock-cells = <2>;
				clocks = <&xtal32k &xtal24m>;
				clock-names = "xtal_32KHz", "xtal_24Mhz";
			};

			iomuxc: pinctrl {
				compatible = "fsl,imx8qm-iomuxc";
			};

		};

		#include "imx8-ss-conn.dtsi"
		#include "imx8-ss-lsio.dtsi"
		#include "imx8-ss-dc0.dtsi"
		#include "imx8-ss-dc1.dtsi"
		#include "imx8-ss-gpu0.dtsi"
		#include "imx8-ss-gpu1.dtsi"

		display-subsystem {
			compatible = "fsl,imx-display-subsystem";
			ports = <&dpu1_disp0>, <&dpu1_disp1>;
		};

		lvds_backlight0: lvds_backlight@0 {
			compatible = "pwm-backlight";
			pwms = <&pwm_lvds0 0 100000 0>;

			brightness-levels = < 0  1  2  3  4  5  6  7  8  9
					     10 11 12 13 14 15 16 17 18 19
					     20 21 22 23 24 25 26 27 28 29
					     30 31 32 33 34 35 36 37 38 39
					     40 41 42 43 44 45 46 47 48 49
					     50 51 52 53 54 55 56 57 58 59
					     60 61 62 63 64 65 66 67 68 69
					     70 71 72 73 74 75 76 77 78 79
					     80 81 82 83 84 85 86 87 88 89
					     90 91 92 93 94 95 96 97 98 99
					    100>;
			default-brightness-level = <80>;
		};
	};
};

#include "imx8qm-ss-conn.dtsi"
#include "imx8qm-ss-lsio.dtsi"
#include "imx8qm-ss-dc.dtsi"
#include "imx8qm-ss-gpu.dtsi"
#include "imx8qm-ss-lvds.dtsi"
#include "imx8qm-ss-mipi.dtsi"
#include "imx8qm-ss-hdmi.dtsi"

&lvds1_subsys {
	xen,passthrough;
};

&hdmi_subsys {
	xen,passthrough;
};

&lsio_mu1 {
	status = "disabled";
};

&lsio_mu2 {
	status = "okay";
};

&pwm_lvds0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm_lvds0>;
	status = "okay";
};

&i2c1_lvds0 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lvds0_lpi2c1>;
	clock-frequency = <100000>;
	status = "okay";

	lvds-to-hdmi-bridge@4c {
		compatible = "ite,it6263";
		reg = <0x4c>;

		port {
			it6263_0_in: endpoint {
				remote-endpoint = <&lvds0_out>;
			};
		};
	};
};

&ldb1_phy {
	status="okay";
};

&ldb1 {
	status="okay";

	lvds-channel@0 {
		fsl,data-mapping = "jeida";
		fsl,data-width = <24>;
		status = "okay";

		port@1 {
			reg = <1>;

			lvds0_out: endpoint {
				remote-endpoint = <&it6263_0_in>;
			};
		};
	};
};

&dc0_pc {
	status="okay";
};

&dc0_prg1 {
	status="okay";
};

&dc0_prg2 {
	status="okay";
};

&dc0_prg3 {
	status="okay";
};

&dc0_prg4 {
	status="okay";
};

&dc0_prg5 {
	status="okay";
};

&dc0_prg6 {
	status="okay";
};

&dc0_prg7 {
	status="okay";
};

&dc0_prg8 {
	status="okay";
};

&dc0_prg9 {
	status="okay";
};

&dc0_dpr1_channel1 {
	status="okay";
};

&dc0_dpr1_channel2 {
	status="okay";
};

&dc0_dpr1_channel3 {
	status="okay";
};

&dc0_dpr2_channel1 {
	status="okay";
};

&dc0_dpr2_channel2 {
	status="okay";
};

&dc0_dpr2_channel3 {
	status="okay";
};

&dpu1 {
	status="okay";
};

&gpu_3d0 {
	status = "okay";
};

&gpu_3d1 {
	status = "disabled";
};

&imx8_gpu_ss {
	/* xen guests have 2GB of low RAM @ 2GB */
	reg = <0x80000000 0x80000000>, <0x0 0x10000000>;
	reg-names = "phys_baseaddr", "contiguous_mem";
	cores = <&gpu_3d0>;
	status = "okay";
};

&iomuxc {
	pinctrl_pwm_lvds0: pwmlvds0grp {
		fsl,pins = <
			IMX8QM_LVDS0_GPIO00_LVDS0_PWM0_OUT		0x00000020
		>;
	};

	pinctrl_lvds0_lpi2c1: lvds0lpi2c1grp {
		fsl,pins = <
			IMX8QM_LVDS0_I2C1_SCL_LVDS0_I2C1_SCL	0xc600004c
			IMX8QM_LVDS0_I2C1_SDA_LVDS0_I2C1_SDA	0xc600004c
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			IMX8QM_EMMC0_CLK_CONN_EMMC0_CLK				0x06000041
			IMX8QM_EMMC0_CMD_CONN_EMMC0_CMD				0x00000021
			IMX8QM_EMMC0_DATA0_CONN_EMMC0_DATA0			0x00000021
			IMX8QM_EMMC0_DATA1_CONN_EMMC0_DATA1			0x00000021
			IMX8QM_EMMC0_DATA2_CONN_EMMC0_DATA2			0x00000021
			IMX8QM_EMMC0_DATA3_CONN_EMMC0_DATA3			0x00000021
			IMX8QM_EMMC0_DATA4_CONN_EMMC0_DATA4			0x00000021
			IMX8QM_EMMC0_DATA5_CONN_EMMC0_DATA5			0x00000021
			IMX8QM_EMMC0_DATA6_CONN_EMMC0_DATA6			0x00000021
			IMX8QM_EMMC0_DATA7_CONN_EMMC0_DATA7			0x00000021
			IMX8QM_EMMC0_STROBE_CONN_EMMC0_STROBE			0x00000041
		>;
	};
};

&usdhc1 {
	/delete-property/ iommus;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1>;
	pinctrl-2 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	no-sd;
	no-sdio;
	non-removable;
	status = "okay";
};

&usdhc2 {
	/delete-property/ iommus;
	status = "disabled";
};

&usdhc3 {
	/delete-property/ iommus;
	status = "disabled";
};

&fec1 {
	/delete-property/ iommus;
	status = "disabled";
};

&fec2 {
	/delete-property/ iommus;
	status = "disabled";
};

&usbotg3 {
	/delete-property/ iommus;
	status = "disabled";
};
