# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --trace --timing -Wall -Wno-fatal --top-module fpga_template_top_tb fpga_template_top_tb.sv fpga_template_test.sv i2s_capture_24_test.sv i2s_clock_gen_test.sv ram_logic_test.sv vu_meter_6led_test.sv sp_ram_stub.v"
S  10993608 11799820  1760371953     1795822  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12732024  1760371953    20795743  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S      5367 27525195  1762247908   556260483  1762247908   556260483 "fpga_template_test.sv"
S     13463 27525197  1762168648   949614752  1762168648   949614752 "fpga_template_top_tb.sv"
S      4062 27525198  1762165474    35052900  1762165474    35052900 "i2s_capture_24_test.sv"
S      7025 27525200  1762161956   337703549  1762161956   337703549 "i2s_clock_gen_test.sv"
T      5804 27525203  1762247915   174212979  1762247915   174212979 "obj_dir/Vfpga_template_top_tb.cpp"
T      3405 27525204  1762247915   174103484  1762247915   174103484 "obj_dir/Vfpga_template_top_tb.h"
T      1830 27525205  1762247915   176271175  1762247915   176271175 "obj_dir/Vfpga_template_top_tb.mk"
T      1326 27525212  1762247915   174032191  1762247915   174032191 "obj_dir/Vfpga_template_top_tb__ConstPool_0.cpp"
T      1833 27525249  1762247915   173819303  1762247915   173819303 "obj_dir/Vfpga_template_top_tb__Syms.cpp"
T      1641 27525250  1762247915   173958744  1762247915   173958744 "obj_dir/Vfpga_template_top_tb__Syms.h"
T       341 27525252  1762247915   175951257  1762247915   175951257 "obj_dir/Vfpga_template_top_tb__TraceDecls__0__Slow.cpp"
T     10892 27525326  1762247915   176118279  1762247915   176118279 "obj_dir/Vfpga_template_top_tb__Trace__0.cpp"
T     44114 27525327  1762247915   175951257  1762247915   175951257 "obj_dir/Vfpga_template_top_tb__Trace__0__Slow.cpp"
T      8904 27525328  1762247915   174381153  1762247915   174381153 "obj_dir/Vfpga_template_top_tb___024root.h"
T     17311 27525329  1762247915   175036227  1762247915   175036227 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0.cpp"
T      3443 27525330  1762247915   174558975  1762247915   174558975 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0__Slow.cpp"
T     62967 27525331  1762247915   175495826  1762247915   175495826 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0.cpp"
T     23337 27525332  1762247915   174761764  1762247915   174761764 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0__Slow.cpp"
T       876 27525333  1762247915   174450382  1762247915   174450382 "obj_dir/Vfpga_template_top_tb___024root__Slow.cpp"
T      1042 27525334  1762247915   176179694  1762247915   176179694 "obj_dir/Vfpga_template_top_tb__main.cpp"
T       769 27525335  1762247915   174281046  1762247915   174281046 "obj_dir/Vfpga_template_top_tb__pch.h"
T      1133 27525337  1762247915   176271175  1762247915   176271175 "obj_dir/Vfpga_template_top_tb__ver.d"
T         0        0  1762247915   176271175  1762247915   176271175 "obj_dir/Vfpga_template_top_tb__verFiles.dat"
T      1987 27525340  1762247915   176223896  1762247915   176223896 "obj_dir/Vfpga_template_top_tb_classes.mk"
S     14804 27525345  1762173326    65775973  1762173326    65775973 "ram_logic_test.sv"
S      5763 27525347  1762175449   739660852  1762175449   739660852 "sp_ram_stub.v"
S      5185 27525348  1762161956   344209791  1762161956   344209791 "vu_meter_6led_test.sv"
