/// Auto-generated bit field definitions for WDT
/// Device: ATSAME70Q19
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70q19::wdt {

using namespace alloy::hal::bitfields;

// ============================================================================
// WDT Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Watchdog Restart
    /// Position: 0, Width: 1
    using WDRSTT = BitField<0, 1>;
    constexpr uint32_t WDRSTT_Pos = 0;
    constexpr uint32_t WDRSTT_Msk = WDRSTT::mask;

    /// Password
    /// Position: 24, Width: 8
    using KEY = BitField<24, 8>;
    constexpr uint32_t KEY_Pos = 24;
    constexpr uint32_t KEY_Msk = KEY::mask;
    /// Enumerated values for KEY
    namespace key {
        constexpr uint32_t PASSWD = 165;
    }

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Watchdog Counter Value
    /// Position: 0, Width: 12
    using WDV = BitField<0, 12>;
    constexpr uint32_t WDV_Pos = 0;
    constexpr uint32_t WDV_Msk = WDV::mask;

    /// Watchdog Fault Interrupt Enable
    /// Position: 12, Width: 1
    using WDFIEN = BitField<12, 1>;
    constexpr uint32_t WDFIEN_Pos = 12;
    constexpr uint32_t WDFIEN_Msk = WDFIEN::mask;

    /// Watchdog Reset Enable
    /// Position: 13, Width: 1
    using WDRSTEN = BitField<13, 1>;
    constexpr uint32_t WDRSTEN_Pos = 13;
    constexpr uint32_t WDRSTEN_Msk = WDRSTEN::mask;

    /// Watchdog Disable
    /// Position: 15, Width: 1
    using WDDIS = BitField<15, 1>;
    constexpr uint32_t WDDIS_Pos = 15;
    constexpr uint32_t WDDIS_Msk = WDDIS::mask;

    /// Watchdog Delta Value
    /// Position: 16, Width: 12
    using WDD = BitField<16, 12>;
    constexpr uint32_t WDD_Pos = 16;
    constexpr uint32_t WDD_Msk = WDD::mask;

    /// Watchdog Debug Halt
    /// Position: 28, Width: 1
    using WDDBGHLT = BitField<28, 1>;
    constexpr uint32_t WDDBGHLT_Pos = 28;
    constexpr uint32_t WDDBGHLT_Msk = WDDBGHLT::mask;

    /// Watchdog Idle Halt
    /// Position: 29, Width: 1
    using WDIDLEHLT = BitField<29, 1>;
    constexpr uint32_t WDIDLEHLT_Pos = 29;
    constexpr uint32_t WDIDLEHLT_Msk = WDIDLEHLT::mask;

}  // namespace mr

/// SR - Status Register
namespace sr {
    /// Watchdog Underflow (cleared on read)
    /// Position: 0, Width: 1
    using WDUNF = BitField<0, 1>;
    constexpr uint32_t WDUNF_Pos = 0;
    constexpr uint32_t WDUNF_Msk = WDUNF::mask;

    /// Watchdog Error (cleared on read)
    /// Position: 1, Width: 1
    using WDERR = BitField<1, 1>;
    constexpr uint32_t WDERR_Pos = 1;
    constexpr uint32_t WDERR_Msk = WDERR::mask;

}  // namespace sr

}  // namespace alloy::hal::atmel::same70::atsame70q19::wdt
