<module name="PCIE_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_VENDOR_DEVICE_ID" acronym="PCIE_VENDOR_DEVICE_ID" offset="0x1000" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x104C" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_STATUS_COMMAND" acronym="PCIE_STATUS_COMMAND" offset="0x1004" width="32" description="">
    <bitfield id="PARITY_ERROR" width="1" begin="31" end="31" resetval="0x0" description="Set if function receives poisoned TLP." range="" rwaccess="RW1C"/>
    <bitfield id="SIG_SYS_ERROR" width="1" begin="30" end="30" resetval="0x0" description="Set if function sends an ERR_FATAL or ERR_NONFATAL message and SERR enable bit is set to one." range="" rwaccess="RW1C"/>
    <bitfield id="RX_MST_ABORT" width="1" begin="29" end="29" resetval="0x0" description="Set when a requester receives a completion with unsupported request completion status." range="" rwaccess="RW1C"/>
    <bitfield id="RX_TGT_ABORT" width="1" begin="28" end="28" resetval="0x0" description="Set when a requester receives a completion with completer abort status." range="" rwaccess="RW1C"/>
    <bitfield id="SIG_TGT_ABORT" width="1" begin="27" end="27" resetval="0x0" description="Set when a function acting as a completer terminates a request by issuing completer abort completion status to the requester." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="2" begin="26" end="25" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DAT_PAR_ERROR" width="1" begin="24" end="24" resetval="0x0" description="This bit is set by a requester if the Parity Error Enable bit is set in its Command register and either the condition that the requester receives a poisoned completion or the condition that the requester poisons a write request is true." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CAP_LIST" width="1" begin="20" end="20" resetval="0x1" description="For PCIe, this field must be set to 1." range="" rwaccess="R"/>
    <bitfield id="INT_STAT" width="1" begin="19" end="19" resetval="0x0" description="Indicates that the function has received an interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="18" end="11" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTX_DIS" width="1" begin="10" end="10" resetval="0x0" description="Setting this bit disables generation of INTx messages." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SERR_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, it enables generation of the appropriate PCI Express error messages to the Root Complex." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PAR_ERR_RESP" width="1" begin="6" end="6" resetval="0x0" description="This bit controls whether or not the device responds to detected parity errors (poisoned TLP). This error is typically reported as an unsupported request and may also result in a non-fatal error message if SERR_EN=1. If this bit is set, the PCIESS will respond normally to parity errors. If this bit is cleared, the PCIESS will ignore detected parity errors." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="BUS_MS" width="1" begin="2" end="2" resetval="0x0" description="Enables mastership of the bus." range="" rwaccess="RW"/>
    <bitfield id="MEM_SP" width="1" begin="1" end="1" resetval="0x0" description="This bit is set to enable the device to respond to memory accesses." range="" rwaccess="RW"/>
    <bitfield id="IO_SP" width="1" begin="0" end="0" resetval="0x0" description="This bit is set to enable the device to respond to I/O accesses. This functionality is not supported in PCIESS and therefore this bit is set to 0." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CLASSCODE_REVID" acronym="PCIE_CLASSCODE_REVID" offset="0x1008" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x1" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
</module>
