

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_108_15_VITIS_LOOP_111_16'
================================================================
* Date:           Tue Apr  4 19:45:32 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  32.541 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74|  4.440 us|  4.440 us|   74|   74|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_15_VITIS_LOOP_111_16  |       72|       72|         4|          3|          1|    24|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     549|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     2|        0|     226|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     161|    -|
|Register             |        -|     -|      125|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      125|     936|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fsub_32ns_32ns_32_1_full_dsp_1_U336  |fsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|   2|  0|  226|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |a_1_fu_401_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln108_1_fu_217_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln108_fu_235_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln111_fu_429_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln113_1_fu_368_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln113_2_fu_321_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln113_3_fu_362_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln113_4_fu_521_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln113_fu_327_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln114_1_fu_564_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln114_2_fu_584_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln114_fu_554_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln115_1_fu_579_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln115_2_fu_602_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln115_fu_574_p2       |         +|   0|  0|  15|           8|           8|
    |b_1_fu_379_p2             |         +|   0|  0|  39|          32|           1|
    |b_2_fu_407_p2             |         +|   0|  0|  39|          32|           2|
    |sub_ln108_1_fu_495_p2     |         -|   0|  0|  12|           5|           5|
    |sub_ln108_2_fu_508_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln108_fu_287_p2       |         -|   0|  0|  12|           4|           4|
    |sub_ln113_1_fu_543_p2     |         -|   0|  0|  14|           7|           7|
    |sub_ln113_fu_482_p2       |         -|   0|  0|  14|           7|           7|
    |icmp_ln108_fu_211_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln111_fu_241_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln118_fu_395_p2      |      icmp|   0|  0|  19|          30|           1|
    |a_2_fu_421_p3             |    select|   0|  0|  32|           1|          32|
    |b_3_fu_413_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln108_3_fu_255_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln108_4_fu_263_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln108_5_fu_271_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln108_fu_247_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 549|         267|         192|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |UM_address0                  |  20|          4|    8|         32|
    |UM_address1                  |  20|          4|    8|         32|
    |a_fu_74                      |   9|          2|   32|         64|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |b_fu_70                      |   9|          2|   32|         64|
    |dv_address0                  |  20|          4|    7|         28|
    |i_fu_82                      |   9|          2|    3|          6|
    |indvar_flatten68_fu_86       |   9|          2|    5|         10|
    |j_fu_78                      |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 161|         34|  103|        254|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_fu_74                      |  32|   0|   32|          0|
    |add_ln113_2_reg_668          |   6|   0|    8|          2|
    |add_ln113_3_reg_679          |   6|   0|    8|          2|
    |add_ln115_1_reg_711          |   8|   0|    8|          0|
    |add_ln115_reg_706            |   8|   0|    8|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b_fu_70                      |  32|   0|   32|          0|
    |i_fu_82                      |   3|   0|    3|          0|
    |icmp_ln108_reg_647           |   1|   0|    1|          0|
    |indvar_flatten68_fu_86       |   5|   0|    5|          0|
    |j_fu_78                      |   3|   0|    3|          0|
    |select_ln108_5_reg_656       |   3|   0|    3|          0|
    |select_ln108_reg_651         |   3|   0|    3|          0|
    |sub_ln113_1_reg_690          |   7|   0|    7|          0|
    |trunc_ln108_reg_662          |   2|   0|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 125|   0|  129|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_108_15_VITIS_LOOP_111_16|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_108_15_VITIS_LOOP_111_16|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_108_15_VITIS_LOOP_111_16|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_108_15_VITIS_LOOP_111_16|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_108_15_VITIS_LOOP_111_16|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_108_15_VITIS_LOOP_111_16|  return value|
|dv_address0  |  out|    7|   ap_memory|                                                 dv|         array|
|dv_ce0       |  out|    1|   ap_memory|                                                 dv|         array|
|dv_we0       |  out|    1|   ap_memory|                                                 dv|         array|
|dv_d0        |  out|   32|   ap_memory|                                                 dv|         array|
|UM_address0  |  out|    8|   ap_memory|                                                 UM|         array|
|UM_ce0       |  out|    1|   ap_memory|                                                 UM|         array|
|UM_q0        |   in|   32|   ap_memory|                                                 UM|         array|
|UM_address1  |  out|    8|   ap_memory|                                                 UM|         array|
|UM_ce1       |  out|    1|   ap_memory|                                                 UM|         array|
|UM_q1        |   in|   32|   ap_memory|                                                 UM|         array|
+-------------+-----+-----+------------+---------------------------------------------------+--------------+

