--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml AirHockey.twx AirHockey.ncd -o AirHockey.twr AirHockey.pcf
-ucf Nexys3.ucf

Design file:              AirHockey.ncd
Physical constraint file: AirHockey.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1755 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.761ns.
--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_23 (SLICE_X3Y36.D2), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_17 (FF)
  Destination:          clock_module/hz50m_clk_count_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_17 to clock_module/hz50m_clk_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_17
    SLICE_X4Y33.D2       net (fanout=3)        1.207   clock_module/hz50m_clk_count<17>
    SLICE_X4Y33.COUT     Topcyd                0.281   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi3
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.D2       net (fanout=14)       1.258   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.CLK      Tas                   0.322   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_23_glue_rst
                                                       clock_module/hz50m_clk_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.258ns logic, 2.468ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_17 (FF)
  Destination:          clock_module/hz50m_clk_count_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_17 to clock_module/hz50m_clk_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_17
    SLICE_X4Y33.D2       net (fanout=3)        1.207   clock_module/hz50m_clk_count<17>
    SLICE_X4Y33.COUT     Topcyd                0.260   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<3>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.D2       net (fanout=14)       1.258   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.CLK      Tas                   0.322   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_23_glue_rst
                                                       clock_module/hz50m_clk_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.237ns logic, 2.468ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_18 (FF)
  Destination:          clock_module/hz50m_clk_count_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_18 to clock_module/hz50m_clk_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.BQ       Tcko                  0.391   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_18
    SLICE_X4Y33.D1       net (fanout=3)        1.252   clock_module/hz50m_clk_count<18>
    SLICE_X4Y33.COUT     Topcyd                0.281   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi3
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.D2       net (fanout=14)       1.258   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.CLK      Tas                   0.322   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_23_glue_rst
                                                       clock_module/hz50m_clk_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (1.188ns logic, 2.513ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_25 (SLICE_X3Y35.C1), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_17 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_17 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_17
    SLICE_X4Y33.D2       net (fanout=3)        1.207   clock_module/hz50m_clk_count<17>
    SLICE_X4Y33.COUT     Topcyd                0.281   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi3
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y35.C1       net (fanout=14)       1.232   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y35.CLK      Tas                   0.322   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (1.258ns logic, 2.442ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_17 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_17 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_17
    SLICE_X4Y33.D2       net (fanout=3)        1.207   clock_module/hz50m_clk_count<17>
    SLICE_X4Y33.COUT     Topcyd                0.260   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<3>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y35.C1       net (fanout=14)       1.232   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y35.CLK      Tas                   0.322   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (1.237ns logic, 2.442ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_18 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_18 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.BQ       Tcko                  0.391   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_18
    SLICE_X4Y33.D1       net (fanout=3)        1.252   clock_module/hz50m_clk_count<18>
    SLICE_X4Y33.COUT     Topcyd                0.281   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi3
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y35.C1       net (fanout=14)       1.232   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y35.CLK      Tas                   0.322   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.188ns logic, 2.487ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_24 (SLICE_X3Y36.D2), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_17 (FF)
  Destination:          clock_module/hz50m_clk_count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_17 to clock_module/hz50m_clk_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_17
    SLICE_X4Y33.D2       net (fanout=3)        1.207   clock_module/hz50m_clk_count<17>
    SLICE_X4Y33.COUT     Topcyd                0.281   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi3
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.D2       net (fanout=14)       1.258   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.CLK      Tas                   0.227   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_24_glue_rst
                                                       clock_module/hz50m_clk_count_24
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.163ns logic, 2.468ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_17 (FF)
  Destination:          clock_module/hz50m_clk_count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_17 to clock_module/hz50m_clk_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_17
    SLICE_X4Y33.D2       net (fanout=3)        1.207   clock_module/hz50m_clk_count<17>
    SLICE_X4Y33.COUT     Topcyd                0.260   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<3>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.D2       net (fanout=14)       1.258   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.CLK      Tas                   0.227   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_24_glue_rst
                                                       clock_module/hz50m_clk_count_24
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.142ns logic, 2.468ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_18 (FF)
  Destination:          clock_module/hz50m_clk_count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_18 to clock_module/hz50m_clk_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.BQ       Tcko                  0.391   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_18
    SLICE_X4Y33.D1       net (fanout=3)        1.252   clock_module/hz50m_clk_count<18>
    SLICE_X4Y33.COUT     Topcyd                0.281   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi3
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X4Y34.AMUX     Tcina                 0.194   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.D2       net (fanout=14)       1.258   clock_module/Mcompar_n0001_cy<4>
    SLICE_X3Y36.CLK      Tas                   0.227   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_24_glue_rst
                                                       clock_module/hz50m_clk_count_24
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.093ns logic, 2.513ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_26 (SLICE_X3Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_25 (FF)
  Destination:          clock_module/hz50m_clk_count_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_25 to clock_module/hz50m_clk_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.CQ       Tcko                  0.198   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25
    SLICE_X3Y35.C5       net (fanout=16)       0.085   clock_module/hz50m_clk_count<25>
    SLICE_X3Y35.CLK      Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_26_glue_rst
                                                       clock_module/hz50m_clk_count_26
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.353ns logic, 0.085ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_25 (SLICE_X3Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_25 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_25 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.CQ       Tcko                  0.198   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25
    SLICE_X3Y35.C5       net (fanout=16)       0.085   clock_module/hz50m_clk_count<25>
    SLICE_X3Y35.CLK      Tah         (-Th)    -0.215   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.413ns logic, 0.085ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_17 (SLICE_X3Y36.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_25 (FF)
  Destination:          clock_module/hz50m_clk_count_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_25 to clock_module/hz50m_clk_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.CQ       Tcko                  0.198   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25
    SLICE_X3Y36.A5       net (fanout=16)       0.220   clock_module/hz50m_clk_count<25>
    SLICE_X3Y36.CLK      Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_17_glue_rst
                                                       clock_module/hz50m_clk_count_17
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.353ns logic, 0.220ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: InputClock_BUFGP/BUFG/I0
  Logical resource: InputClock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: InputClock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_module/hz50m_clk_count<6>/CLK
  Logical resource: clock_module/hz50m_clk_count_3/CK
  Location pin: SLICE_X3Y33.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_module/hz50m_clk_count<6>/CLK
  Logical resource: clock_module/hz50m_clk_count_1/CK
  Location pin: SLICE_X3Y33.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock InputClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
InputClock     |         |         |         |    3.761|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1755 paths, 0 nets, and 133 connections

Design statistics:
   Minimum period:   3.761ns{1}   (Maximum frequency: 265.887MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 20 15:40:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



