// Seed: 2391570133
module module_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd65
) (
    output wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wand  id_4,
    input  tri1  id_5,
    input  tri1  id_6,
    output wand  id_7
);
  wire id_9 = id_9, _id_10 = 1;
  wire [1 'b0 : id_10] id_11;
  assign id_9 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_13 = 32'd11,
    parameter id_15 = 32'd59
) (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output wor id_5,
    input supply1 id_6
    , id_17,
    input wor id_7,
    input tri id_8,
    output supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    input uwire id_12,
    input uwire _id_13,
    output supply0 id_14,
    input tri _id_15
);
  logic id_18;
  module_0 modCall_1 ();
  id_19 :
  assert property (@(posedge 1) id_15)
  else $clog2(89);
  ;
  logic [7:0] id_20;
  ;
  assign id_3 = id_4 == id_13 < id_18;
  assign id_20[-1 : 1'b0] = id_4;
  wire [1 : id_13] id_21;
  assign id_3 = 1 ? -1 : id_20;
  wire id_22;
  ;
  wire id_23;
  wire [-1 : id_15] id_24;
endmodule
