Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,104
design__instance__area,13556.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00003455096884863451
power__switching__total,0.000016292968211928383
power__leakage__total,1.241737490609296E-9
power__total,0.00005084517761133611
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0
timing__hold__ws__corner:nom_tt_025C_1v80,8.274400065991658
timing__setup__ws__corner:nom_tt_025C_1v80,10.518535673520702
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.0
timing__hold__ws__corner:nom_ss_100C_1v60,8.75231467629393
timing__setup__ws__corner:nom_ss_100C_1v60,9.407652700911793
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0
timing__hold__ws__corner:nom_ff_n40C_1v95,8.088985710208023
timing__setup__ws__corner:nom_ff_n40C_1v95,10.962796314370317
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,8.083379527864322
timing__setup__ws,9.35939441329097
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 155.48 106.08
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,15785.1
design__instance__count__stdcell,100
design__instance__area__stdcell,556.784
design__instance__count__macros,4
design__instance__area__macros,13000
design__instance__utilization,0.858832
design__instance__utilization__stdcell,0.199912
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3317.72
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,121
route__net__special,2
route__drc_errors__iter:1,816
route__wirelength__iter:1,3607
route__drc_errors__iter:2,86
route__wirelength__iter:2,3589
route__drc_errors__iter:3,98
route__wirelength__iter:3,3543
route__drc_errors__iter:4,91
route__wirelength__iter:4,3597
route__drc_errors__iter:5,81
route__wirelength__iter:5,3597
route__drc_errors__iter:6,62
route__wirelength__iter:6,3583
route__drc_errors__iter:7,58
route__wirelength__iter:7,3574
route__drc_errors__iter:8,50
route__wirelength__iter:8,3580
route__drc_errors__iter:9,50
route__wirelength__iter:9,3580
route__drc_errors__iter:10,50
route__wirelength__iter:10,3580
route__drc_errors__iter:11,50
route__wirelength__iter:11,3580
route__drc_errors__iter:12,50
route__wirelength__iter:12,3580
route__drc_errors__iter:13,50
route__wirelength__iter:13,3580
route__drc_errors__iter:14,50
route__wirelength__iter:14,3580
route__drc_errors__iter:15,50
route__wirelength__iter:15,3580
route__drc_errors__iter:16,50
route__wirelength__iter:16,3580
route__drc_errors__iter:17,50
route__wirelength__iter:17,3580
route__drc_errors__iter:18,70
route__wirelength__iter:18,3550
route__drc_errors__iter:19,52
route__wirelength__iter:19,3562
route__drc_errors__iter:20,52
route__wirelength__iter:20,3562
route__drc_errors__iter:21,50
route__wirelength__iter:21,3580
route__drc_errors__iter:22,50
route__wirelength__iter:22,3580
route__drc_errors__iter:23,50
route__wirelength__iter:23,3580
route__drc_errors__iter:24,50
route__wirelength__iter:24,3580
route__drc_errors__iter:25,50
route__wirelength__iter:25,3580
route__drc_errors__iter:26,71
route__wirelength__iter:26,3586
route__drc_errors__iter:27,54
route__wirelength__iter:27,3582
route__drc_errors__iter:28,49
route__wirelength__iter:28,3580
route__drc_errors__iter:29,49
route__wirelength__iter:29,3580
route__drc_errors__iter:30,48
route__wirelength__iter:30,3580
route__drc_errors__iter:31,48
route__wirelength__iter:31,3580
route__drc_errors__iter:32,48
route__wirelength__iter:32,3580
route__drc_errors__iter:33,48
route__wirelength__iter:33,3580
route__drc_errors__iter:34,50
route__wirelength__iter:34,3580
route__drc_errors__iter:35,48
route__wirelength__iter:35,3580
route__drc_errors__iter:36,48
route__wirelength__iter:36,3580
route__drc_errors__iter:37,48
route__wirelength__iter:37,3580
route__drc_errors__iter:38,48
route__wirelength__iter:38,3580
route__drc_errors__iter:39,48
route__wirelength__iter:39,3580
route__drc_errors__iter:40,48
route__wirelength__iter:40,3580
route__drc_errors__iter:41,48
route__wirelength__iter:41,3580
route__drc_errors__iter:42,120
route__wirelength__iter:42,3645
route__drc_errors__iter:43,84
route__wirelength__iter:43,3661
route__drc_errors__iter:44,69
route__wirelength__iter:44,3658
route__drc_errors__iter:45,69
route__wirelength__iter:45,3658
route__drc_errors__iter:46,69
route__wirelength__iter:46,3658
route__drc_errors__iter:47,28
route__wirelength__iter:47,3598
route__drc_errors__iter:48,28
route__wirelength__iter:48,3598
route__drc_errors__iter:49,12
route__wirelength__iter:49,3592
route__drc_errors__iter:50,0
route__wirelength__iter:50,3599
route__drc_errors,0
route__wirelength,3599
route__vias,517
route__vias__singlecut,517
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,239.525
timing__unannotated_net__count__corner:nom_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,5
timing__unannotated_net__count__corner:nom_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,5
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,5
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0
timing__hold__ws__corner:min_tt_025C_1v80,8.265946383553866
timing__setup__ws__corner:min_tt_025C_1v80,10.545257410211542
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,5
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.0
timing__hold__ws__corner:min_ss_100C_1v60,8.73631325343206
timing__setup__ws__corner:min_ss_100C_1v60,9.457022099767086
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,5
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.0
timing__hold__ws__corner:min_ff_n40C_1v95,8.083379527864322
timing__setup__ws__corner:min_ff_n40C_1v95,10.98652400152367
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,5
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.0
timing__hold__ws__corner:max_tt_025C_1v80,8.281503717193326
timing__setup__ws__corner:max_tt_025C_1v80,10.492817578472508
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,5
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0
timing__hold__ws__corner:max_ss_100C_1v60,8.76506003697709
timing__setup__ws__corner:max_ss_100C_1v60,9.35939441329097
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,5
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0
timing__hold__ws__corner:max_ff_n40C_1v95,8.09385203990719
timing__setup__ws__corner:max_ff_n40C_1v95,10.938896320598667
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,5
timing__unannotated_net__count,83
timing__unannotated_net_filtered__count,5
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000146118
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000023441
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,6.26334E-7
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000023441
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,3.7300000000000001806115478529546347630230229697190225124359130859375E-7
ir__drop__worst,0.000014600000000000000821630090352964970179527881555259227752685546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
