Mon Mar 31 16:31:45 2025
-------------------------
CAS V2.15.1-rc1 - (C) Copyright 2000-2012 CHIPMAST TECHNOLOGY CO. LTD.
Main file   : main.asm
Current file: main.asm

     1                        ;********************************************************************************
     2                        ; PROJECT	: Calendar(MC830B)							*
     3                        ; AUTHOR	: WBN										*
     4                        ; REVISION	: 13/9/2024  V1.0	First issue				*
     5                        ; High OSC CLK  : Internal RC 4.4MHz	Fcpu = Fosc/2				*
     6                        ; Function	: 								*
     7                        ;********************************************************************************
     8                        	.CHIP	W65C02S      ;cpu的选型
     9                        	;.INCLIST	ON       ;宏定义和文件
    10                        	.MACLIST	ON
    11                        ;***************************************
    12                        CODE_BEG	EQU		C000H ;C000H(4K*4次)        ;起始地址
    13                        ;***************************************
    14                        
    15                        PROG	SECTION	OFFSET	CODE_BEG                ;定义代码段的偏移量从CODE_BEG开始，用于组织程序代码。
    16                        
    17                        ;***************************************
    18                        ;*	header include                               ;头文件
    19                        ;***************************************
    20                        	.include	50P016.h
     1                        .page0
     2                        .org 	00H
     3                        PA		EQU	01H
     4                        P_PA		EQU	PA
     5                        PAWAKE	EQU	02H
     6                        P_PA_WAKE	EQU	PAWAKE
     7                        PADIR	EQU	04H
     8                        P_PA_DIR	EQU	PADIR
     9                        P_PA_IO		EQU	PADIR
    10                        PB		EQU	05H
    11                        P_PB		EQU	PB
    12                        PBTYPE	EQU	06H
    13                        P_PB_TYPE	EQU	PBTYPE
    14                        PC		EQU	07H
    15                        P_PC 		EQU PC
    16                        PCDIR	EQU	08H
    17                        P_PC_IO 	EQU	PCDIR
    18                        P_PC_DIR	EQU	PCDIR
    19                        PCSEG	EQU	09H	;
    20                        P_PCSEG		EQU	PCSEG
    21                        PD		EQU	0AH
    22                        PDDIR	EQU 0BH
    23                        PADF0	EQU	0CH	;
    24                        P_PADF0		EQU	PADF0
    25                        PADF1	EQU	0DH	;
    26                        IER		EQU	0EH
    27                        P_IER 	EQU IER
    28                        IFR		EQU	0FH
    29                        P_IFR 		EQU IFR
    30                        TMR0	EQU	10H	;
    31                        P_TMR0		EQU	TMR0
    32                        TMR1	EQU	12H	;
    33                        P_TMR1  	EQU	TMR1
    34                        TMR2	EQU	14H	;
    35                        TMRC	EQU	16H	;
    36                        P_TMRCTRL 	EQU TMRC
    37                        P_TMRC		EQU	TMRC
    38                        bTMR0ON    EQU	   0
    39                        bTMR1ON    EQU	   1
    40                        bLCDON	   EQU	   4
    41                        bAUDON	   EQU	   7
    42                        
    43                        TMCLK	EQU	17H	;
    44                        P_TMRCLK 	EQU TMCLK
    45                        P_TMCLK 	EQU TMCLK
    46                        DIVC	EQU	18H	;
    47                        P_DIVC		EQU	DIVC
    48                        LCDCTRL	EQU	19H	;
    49                        LCDCOM	EQU	1AH	;
    50                        P_LCD_COM	EQU	LCDCOM
    51                        WDTC	EQU	1CH	;
    52                        SYSCLK	EQU	1DH
    53                        P_SYSCLK	EQU	SYSCLK
    54                        sysclk		equ SYSCLK
    55                        HALT	EQU	1EH	;
    56                        P_HALT		EQU	HALT
    57                        AUD0	EQU	1FH	;
    58                        P_AUD		EQU	AUD0
    59                        
    60                        AUDCR	EQU	20H	;
    61                        P_AUD_CTL	EQU	AUDCR
    62                        FRAME	EQU	21H	;
    63                        ;BANK	EQU	23H	;
    64                        MF		EQU	2FH
    65                        
    66                        SPCR	EQU	32H
    67                        SPSR	EQU	33H
    68                        SPDR	EQU	34H
    69                        PAK		EQU	3AH
    70                        PBK		EQU	3BH
    71                        PCK		EQU	3CH
    72                        LVC		EQU	3DH
    73                        FUSE	EQU	3EH
    74                        
    75                        PDSEG	EQU	5CH
    76                        RFCC0	EQU	5DH
    77                        RFCC1	EQU	5EH
    78                        
    79                        .ends
    79                        
    21                        	.INCLUDE	RAM.INC
     1                        .Kdata
     2                        ;***************************************
     3                        ; RAM Address
     4                        ;***************************************
     5                        RamStarAddr			EQU		1800H   ;RAM的开始地址
     6                        LCD_RamAddr			EQU		RamStarAddr     ;LCD RAM的地址
     7                        Time_Addr			EQU		RamStarAddr+Time_Str_Addr-Page0RamStarAddr
     8                        Cal_Addr			EQU		RamStarAddr+Calculator_Str_Addr-Page0RamStarAddr
     9                        RAM					EQU		80H
    10                        ;***************************************
    11                        ;Time_Addr		EUQ		B0H
    12                        ;***************************************
    13                        .PAGE0     ;page 0的内存布局
    14                        ;***************************************
    15                        ;	ORG	0098H
    16                        ;---------------------------------------------------------------------
    17                        	ORG	0080H
    18                        
    19                        Page0RamStarAddr	EQU		$
    20 00:0080: xx xx xx xx   LCDRAM					DS	6*5
    20 00:0080: xx xx xx xx   
    20 00:0080: xx xx xx xx   
    21                        D_LCD_RAM				EQU	6*5
    22                        
    23 00:009E: xx            R_Int_Backup			DS	1
    24                        
    25 00:009F: xx            Sys_Flag_A				DS	1		;0	系统状态
    26                        ; bit0 	=132hz标志
    27                        ; bit1	=1按键首次扫描标志
    28                        ; bit2 	=0按键循环扫描标志
    29                        ; bit3	=0设置模式
    30                        ; bit4 	=0快加设置
    31                        ; bit5 	=0无效键设置
    32                        ; bit6	=01按键长按
    33                        ; bit7	=0
    34 00:00A0: xx            Sys_Flag_B				DS	1	;时钟模式的系统状态
    35                        ; bit0 	=半秒标志
    36                        ; bit1	=一秒标志
    37                        ; bit2	=12小时/24小时制度
    38                        ; bit3	=1是润年标志
    39                        ; bit4 	=
    40                        ; bit5 	=
    41                        ; bit6	=
    42                        ; bit7	=
    43 00:00A1: xx            Sys_Flag_C				DS	1	;闹钟模式的系统状态
    44                        ; bit0 	=0闹铃界面/1 整点报时
    45                        ; bit1	=0关闭整点报时，开启整点报时
    46                        ; bit2 	=
    47                        ; bit3	=
    48                        ; bit4 	=闹钟闹铃
    49                        ; bit5 	=
    50                        ; bit6	=
    51                        ; bit7	=1贪睡标志
    52 00:00A2: xx            Sys_Flag_D				DS	1	;计时器模式的系统状态
    53                        ; bit0 	=1正计时开启计时
    54                        ; bit1	=1是倒计时开启计时
    55                        ; bit2	=1第一次倒计时
    56                        ; bit3	=
    57                        ; bit4 	=定时器闹铃
    58                        ; bit5 	=0无中途测量，1中途测量
    59                        ; bit6	=
    60                        ; bit7	=
    61                        
    62                        
    63                        ; Sys_Flag_E					DS	1;
    64                        ; Sys_Flag_F					DS	1;
    65                        ; Sys_Flag_G					DS	1;
    66                        ; Sys_Flag_H					DS	1;
    67                        
    68                        
    69                        ; P_PA_IO_Backup      		DS	1	;B
    70                        ; P_PA_Backup         		DS	1	;C
    71                        ; P_PA_WAKE_Backup			DS	1	;D
    72                        ; P_PC_IO_Backup      		DS	1	;E
    73                        ; P_PC_Backup         		DS	1	;F
    74                        
    75                        
    76                        
    77 00:00A3: xx            R_Reset_Time				DS	1;全显时间,一般为2s
    78                        
    79 00:00A4: xx            R_Scankey_Time					DS	1;按键按下的时间
    80                        D_Rscankey_Half_Sec				EQU	16;按键时间
    81                        D_Rscankey_Sec					EQU	32
    82                        D_Rscankey_TWO_Sec				EQU	64
    83                        
    84                        
    85 00:00A5: xx            P_Scankey_value_T_1			DS	1
    86 00:00A6: xx            P_Scankey_value				DS	1;按键存储值
    87 00:00A7: xx            P_Scankey_value_Temporary	DS	1;按键临时储存
    88                        
    89                        D_PA_Press						EQU		01111100B
    90                        D_PA2_Press						EQU		01111000B
    91                        D_PA3_Press						EQU		01110100B
    92                        D_PA4_Press						EQU		01101100B
    93                        D_PA5_Press						EQU		01011100B
    94                        D_PA6_Press						EQU		00111100B
    95                        D_PA5_PA6_Press					EQU		00011100B
    96                        
    97                        D_PC_Press						EQU		00001111B
    98                        D_PC0_Press						EQU		00000001B
    99                        D_PC1_Press						EQU		00000010B
   100                        D_PC2_Press						EQU		00000100B
   101                        D_PC3_Press						EQU		00001000B
   102                        
   103                        ; P_Beep_Frequency				DS	1	;声音大小
   104                        ; D_Beep_Frequency_1_2_Duty		EQU	0
   105                        ; D_Beep_Frequency_3/4_Duty		EQU 80H
   106                        ; D_Mode_Press					EQU		1 ;
   107                        ; D_ST_SP_Press					EQU		2 ;
   108                        ; D_Reset_Press					EQU		3 ;
   109                        ; D_Light_Press					EQU		4 ;
   110                        D_NUM1_Press					EQU		1;1
   111                        D_NUM2_Press					EQU		2;2
   112                        D_NUM3_Press					EQU		3;3
   113                        D_NUM4_Press					EQU		4;4
   114                        D_NUM5_Press					EQU		6;5
   115                        D_NUM6_Press					EQU		7;6
   116                        D_NUM7_Press					EQU		8;7
   117                        D_NUM8_Press					EQU		9;8
   118                        D_NUM9_Press					EQU		11;9
   119                        D_NUM0_Press					EQU		12;0
   120                        D_NUM_Point_Press				EQU		13;.
   121                        D_NUM_Equal_Press				EQU		14;=
   122                        D_NUM_Add_Press					EQU		16;+
   123                        D_NUM_Minus_Press				EQU		17;-
   124                        D_NUM_Multiply_Press			EQU		18;*
   125                        D_NUM_Divid_Press				EQU		19;/
   126                        D_B_Press						EQU		21;mode
   127                        D_C_Press						EQU		22;set
   128                        D_Beep_Test_Press				EQU		23;声音测试
   129                        
   130                        D_Date_Press					EQU		D_NUM_Divid_Press
   131                        D_Alm_Press						EQU		D_NUM4_Press
   132                        D_Sig_Press						EQU		D_NUM_Multiply_Press
   133                        D_ST_SP_Press					EQU		D_NUM_Add_Press
   134                        D_ST_Hour_Press					EQU		D_NUM_Divid_Press
   135                        D_Reset_Press					EQU		D_NUM0_Press
   136                        ;---------------------------------------
   137                        Time_Str_Addr	EQU		$
   138 00:00A8: xx            R_Time_Sec						DS	1;时钟的秒数;
   139 00:00A9: xx            R_Time_Min						DS	1;时钟的分钟数;
   140 00:00AA: xx            R_Time_Hr 						DS	1;时钟的小时数;
   141 00:00AB: xx            R_Time_Day 						DS	1;日
   142 00:00AC: xx            R_Time_Month 					DS	1;月
   143 00:00AD: xx            R_Time_Year						DS	1;年
   144 00:00AE: xx            R_Time_Week						DS	1;0是星期天，1是星期一---
   145                        
   146 00:00AF: xx            R_Time_Min_Another				DS	1;第二时间的分钟
   147 00:00B0: xx            R_Time_Hr_Another				DS	1;第二时间的小时
   148                        
   149 00:00B1: xx            R_Timer_Ms						DS	1;定时器10ms次数
   150 00:00B2: xx            R_Timer_Sec						DS	1;定时器显示时间/正计时时间秒数
   151 00:00B3: xx            R_Timer_Min						DS	1;定时器显示时间/正计时时间分钟
   152 00:00B4: xx            R_Timer_Hr						DS	1;定时器显示时间/正计时时间小时
   153                        
   154                        
   155                        
   156                        ; R_Timer_Sec_Countdown			DS	1;/倒计时剩余时间秒数;
   157                        ; R_Timer_Min_Countdown			DS	1;/倒计时剩余时间分钟;
   158                        ; R_Timer_Hr_Countdown			DS	1;/倒计时剩余时间小时;
   159                        ; R_Timer_Sec_Backup				DS	1;定时器倒计时储存时间时间;9
   160                        ; R_Timer_Min_Backup				DS	1;定时器倒计时储存时间时间;10
   161                        ; R_Timer_Hr_Backup				DS	1;定时器倒计时储存时间时间;11
   162                        ; D_Beep_Open_Last_Time_Timer		EQU	16
   163                        
   164                        
   165                        D_Beep_Open_Last_Time_Alarm		EQU	11
   166                        
   167 00:00B5: xx            R_Alarm_Clock_Min				DS	1;闹钟的分钟;	10
   168 00:00B6: xx            R_Alarm_Clock_Hr 				DS	1;闹钟的小时;	11
   169                        ; R_Alarm_Clock_Day 				DS	1;闹钟的天;	11
   170                        ; R_Alarm_Clock_Month				DS	1;闹铃的月份
   171 00:00B7: xx            R_Alarm_Mode					DS	1;闹钟的模式，0是闹钟关闭，1是闹钟开启，2是循环闹铃
   172                        ; R_Alarm_Clock_Mode				DS	1;0每日闹钟，1定日闹铃，2定月闹铃，3月次闹铃
   173                        ; R_Alarm_Ms						DS	1;1/4s的设置
   174                        
   175                        
   176                        
   177 00:00B8: xx            R_Snz_Time						DS	1;贪睡闹钟的分钟;
   178                        D_Snz_Time						EQU	5
   179 00:00B9: xx            R_Snz_Frequency					DS	1;贪睡闹钟的小时;
   180                        D_Snz_Frequency					EQU	6
   181                        
   182                        
   183                        ; R_Mode							DS	1;0是手表部分，1是计算器部分
   184                        
   185 00:00BA: xx            R_Mode						DS	1;0是时钟模式，1是闹钟，2是正计时，3是第二时钟，4是倒计时
   186 00:00BB: xx            R_Mode_Set					DS	1;设置模式
   187                        
   188                        ; R_Time_Hr_am_pm					DS	1;判断AM和PM内存临时储存
   189                        
   190                        
   191                        
   192                        ; R_Set_Mode_Exit_Time			DS	1;自动设置退出时间
   193                        ; D_Set_Mode_Exit_Time			EQU	81
   194                        
   195                        ; R_Fast_Plus_Time				DS	1;长按LCD快加
   196                        
   197                        
   198                        ; R_Close_All_Dis					DS	1;控制关闭全显
   199                        ; D_Close_All_Dis					EQU	2
   200                        
   201                        
   202                        ; R_Close_Light_Time				DS	1;关闭light的时间
   203                        ; D_Close_Light_Time				EQU	2
   204                        
   205                        
   206 00:00BC: xx            R_Alarm_Clock_Open_Beep_Time	DS	1;32Hz转化为16hz
   207 00:00BD: xx            R_Close_Beep_Time				DS	1;闹铃关闭时间，闹铃响多久
   208 00:00BE: xx            R_Voice_Unit					DS	1;闹铃响的次数，一秒响几次
   209                        
   210                        ;==================================================
   211                        ;==================================================
   212                        ;===================================================
   213                        Calculator_Str_Addr	EQU		$
   214                        ; Sys_Flag_Cala		DS		1
   215                        MAX_DIG		.EQU	8
   216                        Dig			.EQU	MAX_DIG
   217                        MAX_BYTE	.EQU	MAX_DIG / 2
   218                        
   219                        FD			.EQU	MAX_DIG
   220 00:00BF: xx xx xx xx   BUF1		DS		MAX_DIG+1
   220 00:00BF: xx xx xx xx   
   220 00:00BF: xx            
   221                        ;这个加1是存储小数点位置的，bit7是存储数据的正负，其余是存储有效移位次数
   222 00:00C8: xx xx xx xx   BUF2		DS		MAX_DIG+1;
   222 00:00C8: xx xx xx xx   
   222 00:00C8: xx            
   223 00:00D1: xx xx xx xx   BUF3		DS		MAX_DIG
   223 00:00D1: xx xx xx xx   
   224 00:00D9: xx xx xx xx   BUF4		DS		MAX_DIG
   224 00:00D9: xx xx xx xx   
   225 00:00E1: xx xx xx xx   BUF5		DS		MAX_DIG
   225 00:00E1: xx xx xx xx   
   226 00:00E9: xx xx xx xx   BUF6		DS		4
   227                        
   228 00:00ED: xx            ERR			DS		1
   229                        Error_FUll	EQU		0
   230                        ;---------------------------------------
   231 00:00EE: xx xx xx xx   P_Temp			ds	6
   231 00:00EE: xx xx         
   232                        ;显示从写P_Temp+4
   233                        ;---------------------------------------
   234                        ;---------------------------------------
   235                        ;***************************************
   236                        .ENDS
   237                        ;***************************************
   238                        .Udata
   239                        ;---------------------------------------
   240                        	ORG    1880H
   241                        ;---------------------------------------
   242                        ;---------------------------------------
   243                        .ENDS
   244                        
   245                        
   246                        
   246                        
    22                        	.include	50P016.mac
     1                        ;------------------------------------
     2                        PB2_PB2_COMS MACRO
     3                                RMB0    PADF0
     4                                SMB2    PBTYPE ;COMS
     5                                ENDM
     6                        PB2_PB2_NOMS MACRO
     7                                RMB0    PADF0
     8                                RMB2    PBTYPE ;NOMS
     9                                ENDM
    10                        PB2_PWM MACRO
    11                                SMB0    PADF0
    12                                SMB2    PBTYPE ;COMS
    13                                ENDM
    14                        PB3_PB3_COMS MACRO
    15                                RMB1    PADF0
    16                                SMB3    PBTYPE ;NMOS
    17                                ENDM
    18                        PB3_PB3_NOMS MACRO
    19                                RMB1    PADF0
    20                                RMB3    PBTYPE ;CMOS
    21                                ENDM
    22                        PB3_PWM MACRO
    23                                SMB1    PADF0
    24                                SMB3    PBTYPE ;CMOS
    25                                ENDM
    26                        
    27                        PA4_PA4 MACRO
    28                                RMB3    PADF0
    29                                RMB4    PADF0
    30                                ENDM
    31                        PA4_IR_FSUB     MACRO
    32                                SMB3    PADF0
    33                                RMB4    PADF0
    34                                ENDM
    35                        PA4_IR_TMR0_D2  MACRO
    36                                RMB3    PADF0
    37                                SMB4    PADF0
    38                                ENDM
    39                        PA4_IR_TMR0_D3  MACRO
    40                                SMB3    PADF0
    41                                SMB4    PADF0
    42                                ENDM
    43                        
    44                        PA7_PA7 MACRO
    45                                RMB2    PADF0
    46                                ENDM
    47                        
    48                        PA7_EXT MACRO
    49                                SMB2    PADF0 ;falling edge trigger
    50                                ENDM
    51                        
    52                        PC45_PC45       MACRO
    53                                RMB4    PCSEG
    54                                ENDM
    55                        
    56                        PC67_PC67       MACRO
    57                                RMB5    PCSEG
    58                                RMB4    DIVC
    59                                ENDM
    60                        
    61                        PC67_EL01       MACRO
    62                                RMB5    PCSEG
    63                                SMB4    DIVC
    64                                ENDM
    65                        
    66                        PC03_SEG       MACRO
    67                                SMB0    PCSEG
    68                                SMB1    PCSEG
    69                                SMB2    PCSEG
    70                                SMB3    PCSEG
    71                                ENDM
    72                        
    73                        PC45_SEG       MACRO
    74                                SMB4    PCSEG
    75                                ENDM
    76                        PC67_SEG	MACRO
    77                                SMB5    PCSEG
    78                                ENDM
    79                        
    80                        PD03_SEG	MACRO
    81                        		SMB6	PCSEG
    82                                ENDM
    83                        PD03_RFC	MACRO
    84                        		RMB6	PCSEG
    85                        ;		RMB0	PDSEG
    86                        ;		RMB1	PDSEG
    87                        ;		RMB2	PDSEG
    88                        ;		RMB3	PDSEG
    89                        		SMB0	RFCC0
    90                        		SMB1	RFCC0
    91                        		SMB2	RFCC0
    92                        		SMB3	RFCC0
    93                                ENDM
    94                        PD03_PD03	MACRO
    95                        		RMB6	PCSEG
    96                        ;		RMB0	PDSEG
    97                        ;		RMB1	PDSEG
    98                        ;		RMB2	PDSEG
    99                        ;		RMB3	PDSEG
   100                        		RMB0	RFCC0
   101                        		RMB1	RFCC0
   102                        		RMB2	RFCC0
   103                        		RMB3	RFCC0
   104                                ENDM
   105                        PD0_SEG	MACRO
   106                        ;		RMB6	PCSEG
   107                        		SMB0	PDSEG
   108                                ENDM
   109                        PD1_SEG	MACRO
   110                        ;		RMB6	PCSEG
   111                        		SMB1	PDSEG
   112                                ENDM
   113                        PD2_SEG	MACRO
   114                        ;		RMB6	PCSEG
   115                        		SMB2	PDSEG
   116                                ENDM
   117                        PD3_SEG	MACRO
   118                        		RMB6	PCSEG
   119                        		SMB3	PDSEG
   120                                ENDM
   121                        
   122                        PD47_SEG	MACRO
   123                        		SMB7	PCSEG
   124                                ENDM
   125                        PD47_RFC	MACRO
   126                        		RMB7	PCSEG
   127                        ;		RMB4	PDSEG
   128                        ;		RMB5	PDSEG
   129                        ;		RMB6	PDSEG
   130                        ;		RMB7	PDSEG
   131                        		SMB4	RFCC0
   132                        		SMB5	RFCC0
   133                        		SMB6	RFCC0
   134                        		SMB7	RFCC0
   135                                ENDM
   136                        PD47_PD47	MACRO
   137                        		RMB7	PCSEG
   138                        ;		RMB4	PDSEG
   139                        ;		RMB5	PDSEG
   140                        ;		RMB6	PDSEG
   141                        ;		RMB7	PDSEG
   142                        		RMB4	RFCC0
   143                        		RMB5	RFCC0
   144                        		RMB6	RFCC0
   145                        		RMB7	RFCC0
   146                                ENDM
   147                        PD4_SEG	MACRO
   148                        ;		RMB7	PCSEG
   149                        		SMB4	PDSEG
   150                                ENDM
   151                        PD5_SEG	MACRO
   152                        ;		RMB7	PCSEG
   153                        		SMB5	PDSEG
   154                                ENDM
   155                        PD6_SEG	MACRO
   156                        ;		RMB7	PCSEG
   157                        		SMB6	PDSEG
   158                                ENDM
   159                        PD7_SEG	MACRO
   160                        		RMB7	PCSEG
   161                        		SMB7	PDSEG
   162                                ENDM
   163                        
   164                        PC_PD_SEG	MACRO
   165                        		lda		#$FF
   166                        		STA		PCSEG	;S1~S7,S8~S15
   167                                ENDM
   168                        
   169                        LCD_2COM	MACRO
   170                        		SMB0	LCDCOM
   171                        		RMB1	LCDCOM
   172                        		RMB2	LCDCOM
   173                                ENDM
   174                        LCD_3COM	MACRO
   175                        		RMB0	LCDCOM
   176                        		SMB1	LCDCOM
   177                        		RMB2	LCDCOM
   178                                ENDM
   179                        LCD_4COM	MACRO
   180                        		SMB0	LCDCOM
   181                        		SMB1	LCDCOM
   182                        		RMB2	LCDCOM
   183                                ENDM
   184                        LCD_5COM	MACRO
   185                        		RMB0	LCDCOM
   186                        		RMB1	LCDCOM
   187                        		SMB2	LCDCOM
   188                                ENDM
   189                        LCD_6COM	MACRO
   190                        		SMB0	LCDCOM
   191                        		RMB1	LCDCOM
   192                        		SMB2	LCDCOM
   193                                ENDM
   194                        LCD_7COM	MACRO
   195                        		RMB0	LCDCOM
   196                        		SMB1	LCDCOM
   197                        		SMB2	LCDCOM
   198                                ENDM
   199                        LCD_8COM	MACRO
   200                        		SMB0	LCDCOM
   201                        		SMB1	LCDCOM
   202                        		SMB2	LCDCOM
   203                                ENDM
   204                        
   205                        LCD_ENCH_EN		MACRO
   206                        		SMB6	LCDCOM
   207                                ENDM
   208                        LCD_ENCH_DIS	MACRO
   209                        		RMB6	LCDCOM
   210                                ENDM
   211                        
   212                        LCD_C_TYPE	MACRO
   213                        		SMB7	LCDCOM
   214                        		SMB0	PCSEG
   215                        		SMB1	PCSEG
   216                        		SMB2	PCSEG
   217                        		SMB3	PCSEG
   218                                ENDM
   219                        LCD_DRIVE_2	MACRO
   220                        		SMB0	LCDCTRL
   221                        		RMB1	LCDCTRL
   222                                ENDM
   223                        LCD_DRIVE_4	MACRO
   224                        		RMB0	LCDCTRL
   225                        		SMB1	LCDCTRL
   226                                ENDM
   227                        LCD_DRIVE_8	MACRO
   228                        		SMB0	LCDCTRL
   229                        		SMB1	LCDCTRL
   230                                ENDM
   231                        LCD_DRIVE_FULL	MACRO
   232                        		RMB0	LCDCTRL
   233                        		RMB1	LCDCTRL
   234                                ENDM
   235                        LCD_C_1_2_BAIS_3V	MACRO
   236                        		RMB2	LCDCTRL
   237                        		RMB3	LCDCTRL
   238                                ENDM
   239                        LCD_C_1_3_BAIS_3V	MACRO
   240                        		SMB2	LCDCTRL
   241                        		RMB3	LCDCTRL
   242                                ENDM
   243                        LCD_C_1_3_BAIS_4V	MACRO
   244                        		SMB2	LCDCTRL
   245                        		SMB3	LCDCTRL
   246                                ENDM
   247                        
   248                        LCD_R_TYPE	MACRO
   249                        		RMB7	LCDCOM
   250                                ENDM
   251                        LCD_R_1_2_BAIS	MACRO
   252                        		SMB2	LCDCTRL
   253                        		SMB3	LCDCTRL
   254                                ENDM
   255                        LCD_R_1_3_BAIS	MACRO
   256                        		RMB2	LCDCTRL
   257                        		RMB3	LCDCTRL
   258                                ENDM
   259                        LCD_R_1_4_BAIS	MACRO
   260                        		SMB2	LCDCTRL
   261                        		RMB3	LCDCTRL
   262                                ENDM
   263                        ;------------------------------------
   264                        Fext_WEAK       MACRO
   265                                RMB0    SYSCLK
   266                                ENDM
   267                        Fext_STRONG     MACRO
   268                                SMB0    SYSCLK
   269                                ENDM
   270                        
   271                        Fext_OFF        MACRO
   272                                RMB1    SYSCLK
   273                                ENDM
   274                        Fext_ON         MACRO
   275                                SMB1    SYSCLK
   276                                ENDM
   277                        
   278                        Fosc_OFF        MACRO
   279                                RMB2    SYSCLK
   280                                ENDM
   281                        Fosc_ON         MACRO
   282                                SMB2    SYSCLK
   283                                ENDM
   284                        
   285                        Fext_Xtal       MACRO
   286                                RMB3    SYSCLK
   287                                ENDM
   288                        Fext_RC         MACRO
   289                                SMB3    SYSCLK
   290                                ENDM
   291                        
   292                        Fsys_4MHZ MACRO
   293                                RMB4    SYSCLK
   294                                RMB5    SYSCLK
   295                                ENDM
   296                        Fsys_2MHZ MACRO
   297                                SMB4    SYSCLK
   298                                RMB5    SYSCLK
   299                                ENDM
   300                        Fsys_1MHZ MACRO
   301                                RMB4    SYSCLK
   302                                SMB5    SYSCLK
   303                                ENDM
   304                        Fsys_500K MACRO
   305                                SMB4    SYSCLK
   306                                SMB5    SYSCLK
   307                                ENDM
   308                        
   309                        Fsub_Fext MACRO
   310                                SMB6    SYSCLK
   311                                ENDM
   312                        Fsub_32KCLK     MACRO
   313                                RMB6    SYSCLK
   314                                ENDM
   315                        
   316                        Fcpu_Fext  MACRO
   317                                SMB7    SYSCLK
   318                                ENDM
   319                        Fcpu_Fsys  MACRO
   320                                RMB7    SYSCLK
   321                                ENDM
   322                        
   323                        ;------------------------------------
   324                        DIV_8KHZ  MACRO
   325                                RMB0    DIVC
   326                                RMB1    DIVC
   327                        		RMB5	DIVC
   328                                ENDM
   329                        DIV_16KHZ  MACRO
   330                                SMB0    DIVC
   331                                RMB1    DIVC
   332                        		RMB5	DIVC
   333                                ENDM
   334                        DIV_512HZ  MACRO
   335                                RMB0    DIVC
   336                                SMB1    DIVC
   337                        		RMB5	DIVC
   338                                ENDM
   339                        DIV_1KHZ  MACRO
   340                                SMB0    DIVC
   341                                SMB1    DIVC
   342                        		RMB5	DIVC
   343                                ENDM
   344                        DIV_256HZ  MACRO
   345                        		SMB5	DIVC
   346                                ENDM
   347                        ;------------------------------------
   348                        WDTC_CLK_256HZ   MACRO
   349                                RMB0    WDTC
   350                                RMB1    WDTC
   351                                ENDM
   352                        WDTC_CLK_DIV     MACRO
   353                                SMB0    WDTC
   354                                RMB1    WDTC
   355                                ENDM
   356                        WDTC_CLK_TMR1   MACRO
   357                                RMB0    WDTC
   358                                SMB1    WDTC
   359                                ENDM
   360                        WDTC_CLK_LCDS    MACRO
   361                                SMB0    WDTC
   362                                SMB1    WDTC
   363                                ENDM
   364                        
   365                        WDTC_CLR MACRO
   366                                RMB2    WDTC
   367                                ENDM
   368                        
   369                        WDTC_ON  MACRO
   370                                SMB3    WDTC
   371                                ENDM
   372                        WDTC_OFF MACRO
   373                                RMB3    WDTC
   374                                ENDM
   375                        
   376                        IF_WDTC MACRO   LAB
   377                                BBS4    WDTC,LAB
   378                                ENDM
   379                        
   380                        ;------------------------------------
   381                        TMR0_ON MACRO
   382                                SMB0    TMRC
   383                                ENDM
   384                        TMR0_OFF MACRO
   385                                RMB0    TMRC
   386                                ENDM
   387                        TMR0_CLK_FOSC   MACRO
   388                                SMB0    TMCLK
   389                                RMB1    TMCLK
   390                                ENDM
   391                        TMR0_CLK_FSUB    MACRO
   392                                RMB0    TMCLK
   393                                RMB1    TMCLK
   394                                RMB0	PADF1
   395                                ENDM
   396                        TMR0_CLK_128K	macro
   397                        		RMB0    TMCLK
   398                                SMB1    TMCLK
   399                                ENDM
   400                        TMR0_CLK_32K	macro
   401                        		RMB0    TMCLK
   402                                RMB1    TMCLK
   403                                SMB0	PADF1
   404                                ENDM
   405                        TMR0_CLK_1M   MACRO
   406                                SMB0    TMCLK
   407                                SMB1    TMCLK
   408                                RMB6	TMRC
   409                                ENDM
   410                        
   411                        TMR1_ON MACRO
   412                                SMB1    TMRC
   413                                ENDM
   414                        TMR1_OFF MACRO
   415                                RMB1    TMRC
   416                                ENDM
   417                        TMR1_CLK_TMR0   MACRO
   418                                RMB2    TMCLK
   419                                RMB3    TMCLK
   420                                ENDM
   421                        TMR1_CLK_512Hz    MACRO
   422                                SMB2    TMCLK
   423                                RMB3    TMCLK
   424                                ENDM
   425                        TMR1_CLK_128K	macro
   426                        		RMB2    TMCLK
   427                                SMB3    TMCLK
   428                                ENDM
   429                        TMR1_CLK_1M		macro
   430                        		SMB2    TMCLK
   431                                SMB3    TMCLK
   432                                ENDM
   433                        
   434                        TMR2_ON MACRO
   435                                SMB2    TMRC
   436                                ENDM
   437                        TMR2_OFF MACRO
   438                                RMB2    TMRC
   439                                ENDM
   440                        ;TMR2_CLK_1KDIV2    MACRO
   441                        ;       RMB4    TMCLK
   442                        ;        RMB5    TMCLK
   443                        ;        ENDM
   444                        ;TMR2_CLK_1KDIV3    MACRO
   445                        ;        SMB4    TMCLK
   446                        ;        RMB5    TMCLK
   447                        ;        ENDM
   448                        ;TMR2_CLK_FOSCDIV8  MACRO
   449                        ;        RMB4    TMCLK
   450                        ;        SMB5    TMCLK
   451                        ;        ENDM
   452                        ;TMR2_CLK_FSUB      MACRO
   453                        ;        SMB4    TMCLK
   454                        ;        SMB5    TMCLK
   455                        ;        ENDM
   456                        
   457                        
   458                        TONE_2KHZ       MACRO
   459                                RMB2    DIVC
   460                                RMB3    DIVC
   461                                ENDM
   462                        TONE_TMR0_2     MACRO
   463                                SMB2    DIVC
   464                                RMB3    DIVC
   465                                ENDM
   466                        TONE_L       MACRO
   467                                RMB2    DIVC
   468                                SMB3    DIVC
   469                                ENDM
   470                        TONE_H       MACRO
   471                                SMB2    DIVC
   472                                SMB3    DIVC
   473                                ENDM
   474                        ;------------------------------------
   475                        EN_DIV_IRQ     MACRO
   476                                SMB0    IER
   477                                ENDM
   478                        EN_TMR0_IRQ     MACRO
   479                                SMB1    IER
   480                                ENDM
   481                        EN_TMR1_IRQ     MACRO
   482                                SMB2    IER
   483                                ENDM
   484                        EN_TMR2_IRQ     MACRO
   485                                SMB3    IER
   486                                ENDM
   487                        EN_KEY_IRQ      MACRO
   488                                SMB4    IER
   489                                ENDM
   490                        EN_PA_IRQ      MACRO
   491                                SMB4    IER
   492                                ENDM
   493                        EN_EXT_IRQ      MACRO
   494                                SMB5    IER
   495                                ENDM
   496                        EN_LCD_IRQ      MACRO
   497                                SMB6    IER
   498                                ENDM
   499                        
   500                        DIS_DIV_IRQ     MACRO
   501                                RMB0    IER
   502                                ENDM
   503                        DIS_TMR0_IRQ     MACRO
   504                                RMB1    IER
   505                                ENDM
   506                        DIS_TMR1_IRQ     MACRO
   507                                RMB2    IER
   508                                ENDM
   509                        DIS_TMR2_IRQ     MACRO
   510                                RMB3    IER
   511                                ENDM
   512                        DIS_KEY_IRQ      MACRO
   513                                RMB4    IER
   514                                ENDM
   515                        DIS_PA_IRQ		 MACRO
   516                                RMB4    IER
   517                                ENDM
   518                        DIS_EXT_IRQ      MACRO
   519                                RMB5    IER
   520                                ENDM
   521                        DIS_LCD_IRQ      MACRO
   522                                RMB6    IER
   523                                ENDM
   524                        
   525                        CLR_DIV_IRQ_FLAG MACRO
   526                                RMB0    IFR
   527                                ENDM
   528                        CLR_TMR0_IRQ_FLAG      MACRO
   529                                RMB1    IFR
   530                                ENDM
   531                        CLR_TMR1_IRQ_FLAG      MACRO
   532                                RMB2    IFR
   533                                ENDM
   534                        CLR_TMR2_IRQ_FLAG      MACRO
   535                                RMB3    IFR
   536                                ENDM
   537                        CLR_KEY_IRQ_FLAG      MACRO
   538                                RMB4    IFR
   539                                ENDM
   540                        CLR_PA_IRQ_FLAG      MACRO
   541                                RMB4    IFR
   542                                ENDM
   543                        CLR_PA_IRQF      MACRO
   544                                RMB4    IFR
   545                                ENDM
   546                        CLR_EXT_IRQ_FLAG       MACRO
   547                                RMB5    IFR
   548                                ENDM
   549                        CLR_LCD_IRQ_FLAG       MACRO
   550                                RMB6    IFR
   551                                ENDM
   552                        
   553                        IF_DIV_IRQ_FLAG MACRO   LAB1
   554                                BBS0    IFR,LAB1
   555                                ENDM
   556                        IF_TMR0_IRQ_FLAG MACRO   LAB1
   557                                BBS1    IFR,LAB1
   558                                ENDM
   559                        IF_TMR1_IRQ_FLAG MACRO   LAB1
   560                                BBS2    IFR,LAB1
   561                                ENDM
   562                        IF_TMR2_IRQ_FLAG MACRO   LAB1
   563                                BBS3    IFR,LAB1
   564                                ENDM
   565                        IF_KEY_IRQ_FLAG MACRO   LAB1
   566                                BBS4    IFR,LAB1
   567                                ENDM
   568                        IF_EXT_IRQ_FLAG MACRO   LAB1
   569                                BBS5    IFR,LAB1
   570                                ENDM
   571                        IF_LCD_IRQ_FLAG MACRO   LAB1
   572                                BBS6    IFR,LAB1
   573                                ENDM
   574                        ;------------------------------------
   575                        LCD_ON           MACRO
   576                                SMB4    TMRC
   577                                ENDM
   578                        LCD_OFF          MACRO
   579                                RMB4    TMRC
   580                                ENDM
   581                        
   582                        PWM_ON  MACRO
   583                        		SMB0	SYSCLK	;Strong Mode
   584                                SMB7    TMRC
   585                                ENDM
   586                        PWM_OFF MACRO
   587                                RMB7    TMRC
   588                        ;		lda		R_Strong_2S
   589                        ;		bne		?Skip
   590                        		RMB0	SYSCLK	;WeakMode
   591                        ?Skip:
   592                                ENDM
   593                        ;DAC_ON		MACRO
   594                        ;	SMB7	P_TMRCTRL
   595                        ;	ENDM
   596                        ;DAC_OFF		MACRO
   597                        ;	RMB7	P_TMRCTRL
   598                        ;	ENDM
   599                        
   600                        IF_PWM_ON       MACRO   LAB
   601                                BBS7    TMRC,LAB
   602                                ENDM
   603                        IF_PWM_OFF      MACRO   LAB
   604                                BBR7    TMRC,LAB
   605                                ENDM
   606                        
   607                        SEL_PWM MACRO
   608                                SMB1    AUDCR
   609                                ENDM
   610                        DAC_LATCH_TMR0	MACRO
   611                        		SMB5	AUDCR
   612                        		ENDM
   613                        SEL_TONE MACRO
   614                                RMB2    AUDCR
   615                                RMB4    AUDCR
   616                                RMB5    AUDCR
   617                                ENDM
   618                        
   619                        SEL_MELODY  MACRO
   620                                RMB2    AUDCR
   621                                SMB4    AUDCR
   622                        ;        SMB5    AUDCR
   623                                RMB5    AUDCR
   624                                ENDM
   625                        SEL_VOICE   MACRO
   626                                SMB2    AUDCR
   627                                RMB4    AUDCR
   628                                SMB5    AUDCR
   629                                ENDM
   630                        ;------------------------------------
   631                        ClrAllRam MACRO
   632                            LDA		#$00
   633                        	LDX		#$FF
   634                        	STA		$1800
   635                        ?ClrAllRamLoop:
   636                        	STA		$1800,X
   637                        	DEX
   638                        	BNE		?ClrAllRamLoop
   639                            ENDM
   640                        ;------------------------------------
   641                        CHECK_LCD	MACRO
   642                        	LDA		#11111110B
   643                        	STA		P_PC_DIR		;PC0 is Output
   644                        	LDA		#11111110B
   645                        	STA		P_PC			;PC0 Output "0"
   646                        	NOP
   647                        	NOP
   648                        	NOP
   649                        	LDA		P_PC
   650                        	AND		#00000010B
   651                        ?_Loop
   652                        	STA		P_Temp+1
   653                        	LDA		#$0F
   654                        ?_LoopPort
   655                        	DEC
   656                        	BNE		?_LoopPort
   657                        	LDA		P_PC
   658                        	AND		#00000010B
   659                        	STA		P_Temp
   660                        	CMP		P_Temp+1
   661                        	BNE		?_Loop
   662                        	BBS1	P_Temp,?LCD_R_Type
   663                        ?LCD_C_Type:
   664                        	LCD_C_TYPE
   665                        	LCD_ENCH_EN
   666                        	LCD_4COM
   667                        	LCD_DRIVE_8
   668                        	LCD_C_1_3_BAIS_3V
   669                        	JMP		?Exit
   670                        ?LCD_R_Type:
   671                        	LCD_R_TYPE
   672                        ;	LCD_ENCH_EN
   673                        	LCD_4COM
   674                        ;	LCD_DRIVE_8
   675                        	LCD_R_1_3_BAIS
   676                        
   677                        ?Exit:
   678                        	LDA		#$00
   679                        	STA		P_PC_IO
   680                        	STA		P_PC
   681                        ;	STA		P_PC_IO_Backup
   682                        ;	STA		P_PC_Backup
   683                        	ENDM
   684                        ;------------------------------------
   685                        ;------------------------------------
   685                        
    23                        	.INCLUDE	MACRO.MAC
     1                        ;***********************************************************************
     2                        BRA_IDX MACRO	MEM
     3                        	if	MEM<$100
     4                        	BRA	($80+MEM)
     5                        	else
     6                        	BRA	(MEM)
     7                        	endif
     8                        	ENDM
     9                        
    10                        LDLN	MACRO	mem
    11                        	if	mem<$100
    12                        	LDA	$780+mem
    13                        	else
    14                        	LDA	$700+mem
    15                        	endif
    16                        	ENDM
    17                        
    18                        LDHN	MACRO	mem
    19                        	if	mem<$100
    20                        	LDA	$F80+mem
    21                        	else
    22                        	LDA	$F00+mem
    23                        	endif
    24                        	ENDM
    25                        
    26                        STLN	MACRO	mem
    27                        	if	mem<$100
    28                        	STA	$780+mem
    29                        	else
    30                        	STA	$700+mem
    31                        	endif
    32                        	ENDM
    33                        
    34                        STHN	MACRO	mem
    35                        	if	mem<$100
    36                        	STA	$F80+mem
    37                        	else
    38                        	STA	$F00+mem
    39                        	endif
    40                        	ENDM
    41                        
    42                        LXLN	MACRO	mem
    43                        	if	mem<$100
    44                        	LDX	$780+mem
    45                        	else
    46                        	LDX	$700+mem
    47                        	endif
    48                        	ENDM
    49                        
    50                        LXHN	MACRO	mem
    51                        	if	mem<$100
    52                        	LDX	$F80+mem
    53                        	else
    54                        	LDX	$F00+mem
    55                        	endif
    56                        	ENDM
    57                        
    58                        SXLN	MACRO	mem
    59                        	if	mem<$100
    60                        	STX	$780+mem
    61                        	else
    62                        	STX	$700+mem
    63                        	endif
    64                        	ENDM
    65                        
    66                        SXHN	MACRO	mem
    67                        	if	mem<$100
    68                        	STX	$F80+mem
    69                        	else
    70                        	STX	$F00+mem
    71                        	endif
    72                        	ENDM
    73                        
    74                        LDLN_X	MACRO	mem
    75                        	if	mem<$100
    76                        	LDA	$780+mem,X
    77                        	else
    78                        	LDA	$700+mem,X
    79                        	endif
    80                        	ENDM
    81                        
    82                        STLN_X	MACRO	mem
    83                        	if	mem<$100
    84                        	STA	$780+mem,X
    85                        	else
    86                        	STA	$700+mem,X
    87                        	endif
    88                        	ENDM
    89                        
    90                        LDHN_X	MACRO	mem
    91                        	if	mem<$100
    92                        	LDA	$F80+mem,X
    93                        	else
    94                        	LDA	$F00+mem,X
    95                        	endif
    96                        	ENDM
    97                        
    98                        STHN_X	MACRO	mem
    99                        	if	mem<$100
   100                        	STA	$F80+mem,X
   101                        	else
   102                        	STA	$F00+mem,X
   103                        	endif
   104                        	ENDM
   105                        
   106                        INCHN_X	MACRO	mem
   107                        	if	mem<$100
   108                        	INC	$F80+mem,X
   109                        	else
   110                        	INC	$F00+mem,X
   111                        	endif
   112                        	ENDM
   113                        
   114                        DECHN_X	MACRO	mem
   115                        	if	mem<$100
   116                        	DEC	$F80+mem,X
   117                        	else
   118                        	DEC	$F00+mem,X
   119                        	endif
   120                        	ENDM
   121                        
   122                        ADCLN	MACRO	mem
   123                        	if	mem<$100
   124                        	ADC	$780+mem
   125                        	else
   126                        	ADC	$700+mem
   127                        	endif
   128                        	ENDM
   129                        
   130                        ADCHN	MACRO	mem
   131                        	if	mem<$100
   132                        	ADC	$F80+mem
   133                        	else
   134                        	ADC	$F00+mem
   135                        	endif
   136                        	ENDM
   137                        
   138                        CMPLN	MACRO	mem
   139                        	if	mem<$100
   140                        	CMP	$780+mem
   141                        	else
   142                        	CMP	$700+mem
   143                        	endif
   144                        	ENDM
   145                        
   146                        CMPHN	MACRO	mem
   147                        	if	mem<$100
   148                        	CMP	$F80+mem
   149                        	else
   150                        	CMP	$F00+mem
   151                        	endif
   152                        	ENDM
   153                        
   154                        INCLN	MACRO	mem
   155                        	if	mem<$100
   156                        	INC	$780+mem
   157                        	else
   158                        	INC	$700+mem
   159                        	endif
   160                        	ENDM
   161                        
   162                        INCHN	MACRO	mem
   163                        	if	mem<$100
   164                        	INC	$F80+mem
   165                        	else
   166                        	INC	$F00+mem
   167                        	endif
   168                        	ENDM
   169                        
   170                        DECLN	MACRO	mem
   171                        	if	mem<$100
   172                        	DEC	$780+mem
   173                        	else
   174                        	DEC	$700+mem
   175                        	endif
   176                        	ENDM
   177                        
   178                        DECHN	MACRO	mem
   179                        	if	mem<$100
   180                        	DEC	$F80+mem
   181                        	else
   182                        	DEC	$F00+mem
   183                        	endif
   184                        	ENDM
   185                        
   186                        LDA_X	MACRO	mem
   187                        	if	mem<$100
   188                        	LDA	$80+mem,X
   189                        	else
   190                        	LDA	mem,X
   191                        	endif
   192                        	ENDM
   193                        
   194                        STA_X	MACRO	mem
   195                        	if	mem<$100
   196                        	STA	$80+mem,X
   197                        	else
   198                        	STA	mem,X
   199                        	endif
   200                        	ENDM
   201                        
   202                        STZ_X	MACRO	mem
   203                        	if	mem<$100
   204                        	STZ	$80+mem,X
   205                        	else
   206                        	STZ	mem,X
   207                        	endif
   208                        	ENDM
   209                        
   210                        INC_X	MACRO	mem
   211                        	if	mem<$100
   212                        	INC	$80+mem,X
   213                        	else
   214                        	INC	mem,X
   215                        	endif
   216                        	ENDM
   217                        
   218                        ADC_X	MACRO	mem
   219                        	if	mem<$100
   220                        	ADC	$80+mem,X
   221                        	else
   222                        	ADC	mem,X
   223                        	endif
   224                        	ENDM
   225                        
   226                        SBC_X	MACRO	mem
   227                        	if	mem<$100
   228                        	SBC	$80+mem,X
   229                        	else
   230                        	SBC	mem,X
   231                        	endif
   232                        	ENDM
   233                        
   234                        CMP_X	MACRO	mem
   235                        	if	mem<$100
   236                        	CMP	$80+mem,X
   237                        	else
   238                        	CMP	mem,X
   239                        	endif
   240                        	ENDM
   241                        
   242                        ASLLN	MACRO	mem
   243                        	if	mem<$100
   244                        	ASL	$780+mem
   245                        	else
   246                        	ASL	$700+mem
   247                        	endif
   248                        	ENDM
   249                        
   250                        LSRLN	MACRO	mem
   251                        	if	mem<$100
   252                        	LSR	$780+mem
   253                        	else
   254                        	LSR	$700+mem
   255                        	endif
   256                        	ENDM
   257                        
   258                        ROLLN	MACRO	mem
   259                        	if	mem<$100
   260                        	ROL	$780+mem
   261                        	else
   262                        	ROL	$700+mem
   263                        	endif
   264                        	ENDM
   265                        
   266                        RORLN	MACRO	mem
   267                        	if	mem<$100
   268                        	ROR	$780+mem
   269                        	else
   270                        	ROR	$700+mem
   271                        	endif
   272                        	ENDM
   273                        
   274                        ASLHN	MACRO	mem
   275                        	if	mem<$100
   276                        	ASL	$F80+mem
   277                        	else
   278                        	ASL	$F00+mem
   279                        	endif
   280                        	ENDM
   281                        
   282                        LSRHN	MACRO	mem
   283                        	if	mem<$100
   284                        	LSR	$F80+mem
   285                        	else
   286                        	LSR	$F00+mem
   287                        	endif
   288                        	ENDM
   289                        
   290                        ROLHN	MACRO	mem
   291                        	if	mem<$100
   292                        	ROL	$F80+mem
   293                        	else
   294                        	ROL	$F00+mem
   295                        	endif
   296                        	ENDM
   297                        
   298                        RORHN	MACRO	mem
   299                        	if	mem<$100
   300                        	ROR	$F80+mem
   301                        	else
   302                        	ROR	$F00+mem
   303                        	endif
   304                        	ENDM
   305                        
   306                        
   307                        BR0	MACRO	PARA,VAR,LABLE
   308                        	BBR@<VAR.mod.8> PARA,LABLE
   309                        	ENDM
   310                        
   311                        BR1	MACRO	PARA,VAR,LABLE
   312                        	BBS@<VAR.mod.8>	PARA,LABLE
   313                        	ENDM
   314                        
   315                        xSETB	MACRO	flag,bit
   316                        	SMB@<bit>  flag
   317                        	ENDM
   318                        
   319                        xCLRB	MACRO	flag,bit
   320                        	RMB@<bit>  flag
   321                        	ENDM
   321                        
    24                        ;***************************************
    25                        STACK_BOT		EQU		FFH                     ;堆栈底部
    26                        ;***************************************
    27                        	.PROG										;程序开始
    28                        V_RESET:
    29 00:C000: 1A            	NOP
    30 00:C001: 1A            	NOP
    31 00:C002: 1A            	NOP
    32 00:C003: 5E FF         	LDX		#STACK_BOT
    33 00:C005: 1E            	TXS	      ;使用这个值初始化堆栈指针，这通常是为了设置堆栈的底部地址，确保程序运行中堆栈的正确使用。
    34 00:C006: 53 B7         	LDA		#$B7	;#$07
    35 00:C008: 7F 1D         	STA		SYSCLK	;设置系统时钟
    36 00:C00A: 73 3E         	LDA		FUSE
    37 00:C00C: 7F 2F         	STA		MF	;精准主频3.64M
    38                        ;***************************************
    39                        	ClrAllRam	;清空ram
+   39 00:C00E: 53 00          LDA #$0000
+   39 00:C010: 5E FF          LDX #$00FF
+   39 00:C012: 4F 00 18       STA $1800
+   39                        ?ClrAllRamLoop:
+   39 00:C015: 6F 00 18       STA $1800,X
+   39 00:C018: 0F             DEX
+   39 00:C019: 12 FA          BNE ?ClrAllRamLoop
    40                        	WDTC_CLR
+   40 00:C01B: 22 1C          RMB2 WDTC
    41                        	;CHECK_LCD   ;初始化LCD
    42                        ;***************************************定时器初始化，特殊功能寄存器初始化
    43 00:C01D: 53 00         	LDA		#0
    44 00:C01F: 7F 0D         	STA		PADF1  ;定时器0的时钟源选择
    45 00:C021: 7F 10         	STA		TMR0   ;128HZ
    46 00:C023: 7F 12         	STA		TMR1   ;512
    47 00:C025: 7F 14         	STA		TMR2	;定时器的开始数
    48 00:C027: 7F 18         	STA		DIVC    ;分频控制器，定时器与DICV异步   2048
    49 00:C029: 7F 0E         	STA		IER     ;不允许中断
    50 00:C02B: 7F 0F         	STA		IFR     ;中断请求标志
    51 00:C02D: 7F 1F         	STA		AUD0    ;pwm输出值设置
    52 00:C02F: 7F 20         	STA		AUDCR   ;
    53 00:C031: 7F 05         	STA		PB
    54                        ;***************************************LCD初始化
    55                        	LCD_C_TYPE
+   55 00:C033: 2F 1A          SMB7 LCDCOM
+   55 00:C035: 28 09          SMB0 PCSEG
+   55 00:C037: 29 09          SMB1 PCSEG
+   55 00:C039: 2A 09          SMB2 PCSEG
+   55 00:C03B: 2B 09          SMB3 PCSEG
    56                        	LCD_ENCH_EN
+   56 00:C03D: 2E 1A          SMB6 LCDCOM
    57                        	;LCD_4COM
    58                        	LCD_DRIVE_8
+   58 00:C03F: 28 19          SMB0 LCDCTRL
+   58 00:C041: 29 19          SMB1 LCDCTRL
    59 00:C043: 22 19         	RMB2	LCDCTRL
    60 00:C045: 2B 19         	SMB3	LCDCTRL
    61 00:C047: 20 1A         	RMB0	P_LCD_COM
    62 00:C049: 29 1A         	SMB1	P_LCD_COM;设置为5com
    63 00:C04B: 25 1A         	RMB5	P_LCD_COM;设置LCD中断频率为32Hz
    64                        ;***************************************端口配置（等待图纸）
    65 00:C04D: 15 E3 C0      	JSR		L_Scankey_INIT
    66 00:C050: 28 1D         	SMB0	P_SYSCLK
    67                        	PB2_PB2_NOMS
+   67 00:C052: 20 0C          RMB0 PADF0
+   67 00:C054: 22 06          RMB2 PBTYPE
    68                        	PB3_PB3_NOMS
+   68 00:C056: 21 0C          RMB1 PADF0
+   68 00:C058: 23 06          RMB3 PBTYPE
    69 00:C05A: 53 00         	LDA		#0
    70 00:C05C: 7F 09         	STA		PCSEG
    71                        	PD03_SEG
+   71 00:C05E: 2E 09          SMB6 PCSEG
    72                        	PD47_SEG;
+   72 00:C060: 2F 09          SMB7 PCSEG
    73 00:C062: 15 C3 C0      	JSR		L_Init_SystemRam_Prog   ;初始化系统RAM并禁用所有断电保留的RAM
    74 00:C065: 15 D2 C0      	JSR		L_Dis_All_DisRam_Prog	;初始化系统RAM并禁用所有断电保留的RAM
    75                        ;***************************************开启中断
    76                        	; SMB0	DIVC
    77                        	; SMB1	DIVC
    78                        	; RMB2	DIVC
    79                        	TMR1_CLK_512Hz;初始化定时器1为256hz,定时器2为512hz
+   79 00:C068: 2A 17          SMB2 TMCLK
+   79 00:C06A: 23 17          RMB3 TMCLK
    80 00:C06C: 53 AE         	LDA		#174
    81 00:C06E: 7F 14         	STA		TMR2
    82                        	LCD_ON
+   82 00:C070: 2C 16          SMB4 TMRC
    83                        	TMR1_ON;半秒计时
+   83 00:C072: 29 16          SMB1 TMRC
    84                        	EN_TMR1_IRQ              ;定时器和LCD使能
+   84 00:C074: 2A 0E          SMB2 IER
    85                        	EN_PA_IRQ;下降沿触发
+   85 00:C076: 2C 0E          SMB4 IER
    86 00:C078: 53 07         	LDA		#$07		;#$07    系统时钟和中断使能
    87 00:C07A: 7F 1D         	STA		SYSCLK		;Strong
    88 00:C07C: 05            	CLI
    89                        ;***********************************************************************
    90                        ;***********************************************************************
    91                        MainLoop:
    92 00:C07D: 15 76 C3      	JSR		L_Display_Time_Date_Prog
    93                        	; JSR		L_LCD_IRQ_WorkProg
    94                        	; JSR		L_Half_Second_Prog
    95                        	; LDA		R_Reset_Time
    96                        	; ORA		R_Voice_Unit
    97                        	; BNE		MainLoop
    98                        
    99                        	; SMB4	SYSCLK;280k
   100                        	; STA		P_HALT
   101                        	; RMB4	SYSCLK;560k
   102 00:C080: 17 FB         	BRA		MainLoop
   103                        
   104                        ;***********************************************************************
   105                        ;***********************************************************************
   106                        V_IRQ:
   107 00:C082: 0A            	PHA
   108 00:C083: 73 0E         	LDA		P_IER
   109 00:C085: 71 0F         	AND		P_IFR
   110 00:C087: 7F 9E         	STA		R_Int_Backup
   111                        
   112 00:C089: 3E 9E 31      	BBS6	R_Int_Backup,L_LcdIrq
   113 00:C08C: 3B 9E 12      	BBS3	R_Int_Backup,L_Timer2Irq
   114 00:C08F: 3C 9E 21      	BBS4	R_Int_Backup,L_PaIrp
   115 00:C092: 38 9E 08      	BBS0	R_Int_Backup,L_DivIrq
   116 00:C095: 3A 9E 13      	BBS2	R_Int_Backup,L_Timer1Irq
   117 00:C098: 39 9E 0C      	BBS1	R_Int_Backup,L_Timer0Irq
   118 00:C09B: 17 24         	BRA		L_EndIrq
   119                        
   120                        L_DivIrq:
   121                        	CLR_DIV_IRQ_FLAG
+  121 00:C09D: 20 0F          RMB0 IFR
   122 00:C09F: 17 20         	BRA		L_EndIrq
   123                        
   124                        L_Timer2Irq:
   125                        	CLR_TMR2_IRQ_FLAG
+  125 00:C0A1: 23 0F          RMB3 IFR
   126                        	WDTC_CLR
+  126 00:C0A3: 22 1C          RMB2 WDTC
   127 00:C0A5: 17 1A         	BRA		L_EndIrq
   128                        
   129                        L_Timer0Irq:
   130                        	CLR_TMR0_IRQ_FLAG
+  130 00:C0A7: 21 0F          RMB1 IFR
   131 00:C0A9: 17 16         	BRA		L_EndIrq
   132                        
   133                        L_Timer1Irq:
   134                        	CLR_TMR1_IRQ_FLAG
+  134 00:C0AB: 22 0F          RMB2 IFR
   135                        	WDTC_CLR
+  135 00:C0AD: 22 1C          RMB2 WDTC
   136 00:C0AF: 28 A0         	SMB0	Sys_Flag_B	;设置Half Second Flag
   137 00:C0B1: 17 0E         	BRA		L_EndIrq
   138                        
   139                        L_PaIrp:
   140                        	CLR_KEY_IRQ_FLAG
+  140 00:C0B3: 24 0F          RMB4 IFR
   141                        	EN_LCD_IRQ
+  141 00:C0B5: 2E 0E          SMB6 IER
   142                        	DIS_PA_IRQ
+  142 00:C0B7: 24 0E          RMB4 IER
   143 00:C0B9: 29 9F         	SMB1	Sys_Flag_A
   144 00:C0BB: 17 04         	BRA		L_EndIrq
   145                        L_LcdIrq:
   146                        	CLR_LCD_IRQ_FLAG
+  146 00:C0BD: 26 0F          RMB6 IFR
   147 00:C0BF: 28 9F         	SMB0	Sys_Flag_A	;设置LCD中断标志，32Hz扫描
   148                        L_EndIrq:
   149                        ;	BBS3	IFR,L_Timer2Irq
   150 00:C0C1: 0C            	PLA
   151 00:C0C2: 08            	RTI
   152                        ;***********************************************************************
   153                        .INCLUDE	Init.asm
     1                        ;------------------------------------------------------
     2                        L_Init_SystemRam_Prog:     ;初始化系统RAM的程序数据
     3 00:C0C3: 53 04         	LDA		#4
     4 00:C0C5: 7F A3         	STA		R_Reset_Time
     5 00:C0C7: 53 19         	LDA		#25
     6 00:C0C9: 7F AD         	STA		R_Time_Year
     7 00:C0CB: 53 01         	LDA		#1
     8 00:C0CD: 7F AB         	STA		R_Time_Day
     9 00:C0CF: 7F AC         	STA		R_Time_Month
    10                        	; JSR		L_Auto_Counter_Week
    11 00:C0D1: 09            	RTS
    12                        ;======================================================
    13                        L_Dis_All_DisRam_Prog:
    14 00:C0D2: 53 FF         	LDA		#$FF
    15                        L_All_DisRam:
    16 00:C0D4: 5E 00         	LDX		#0
    17                        L_Loop_DisplayRam:
    18 00:C0D6: 6F 00 18      	STA		LCD_RamAddr,X
    19 00:C0D9: 0B            	INX
    20 00:C0DA: 57 1E         	CPX		#D_LCD_RAM
    21 00:C0DC: 10 F8         	BCC		L_Loop_DisplayRam    ;C=0是跳转
    22 00:C0DE: 09            	RTS
    23                        ;----------------------------------------------------
    24                        L_Clr_All_DisRam_Prog:
    25 00:C0DF: 53 00         	LDA		#0
    26 00:C0E1: 17 F1         	BRA		L_All_DisRam
    27                        
    28                        L_Scankey_INIT:
    29 00:C0E3: 53 FD         	LDA		#11111101B;
    30 00:C0E5: 7F 04         	STA		P_PA_IO;PA0输出,其余输入
    31 00:C0E7: 53 81         	LDA		#10000001B
    32 00:C0E9: 7F 01         	STA		P_PA	;其他全部下拉
    33 00:C0EB: 53 7C         	LDA		#01111100B
    34 00:C0ED: 7F 02         	STA		P_PA_WAKE;	将PA做唤醒
    35 00:C0EF: 53 00         	LDA		#0
    36 00:C0F1: 7F 08         	STA		P_PC_IO
    37 00:C0F3: 7F 07         	STA		P_PC
    38 00:C0F5: 09            	RTS
    39                        
    40                        L_Judgement_Scankey_Prog:
    41                        	; LDA		#11111101B;
    42                        	; STA		P_PA_IO;PA0输出,其余输入
    43 00:C0F6: 53 81         	LDA		#10000001B;PA2356输入上拉
    44 00:C0F8: 7F 01         	STA		P_PA
    45 00:C0FA: 53 00         	LDA		#0
    46 00:C0FC: 7F 07         	STA		P_PC;PC口输出0
    47 00:C0FE: 09            	RTS
    48                        L_PA_Intput_Low_Prog:
    49 00:C0FF: 53 FD         	LDA		#11111101B
    50 00:C101: 7F 01         	STA		P_PA
    51 00:C103: 09            	RTS
    52                        L_PC0_Output_High_Prog:
    53 00:C104: 53 01         	LDA		#01H
    54 00:C106: 7F 07         	STA		P_PC
    55 00:C108: 09            	RTS
    56                        L_PC1_Output_High_Prog:
    57 00:C109: 53 02         	LDA		#02H
    58 00:C10B: 7F 07         	STA		P_PC
    59 00:C10D: 09            	RTS
    60                        L_PC2_Output_High_Prog:
    61 00:C10E: 53 04         	LDA		#04H
    62 00:C110: 7F 07         	STA		P_PC
    63 00:C112: 09            	RTS
    64                        L_PC3_Output_High_Prog:
    65 00:C113: 53 08         	LDA		#08H
    66 00:C115: 7F 07         	STA		P_PC
    67 00:C117: 09            	RTS
    68                        ; L_PA257_Input_Low:
    69                        ; 	LDA		#10101101B
    70                        ; 	STA		P_PA	;其他全部下拉
    71                        ; 	RTS
    72                        ; L_PA257_Input_High:
    73                        ; 	LDA		#00000001B
    74                        ; 	STA		P_PA
    75                        ; 	RTS
    76                        L_Scankey_Effictive_Init:
    77 00:C118: 53 FD         	LDA		#11111101B;
    78 00:C11A: 7F 01         	STA		P_PA
    79 00:C11C: 53 00         	LDA		#0
    80 00:C11E: 7F 07         	STA		P_PC
    81 00:C120: 09            	RTS
    81                        
   154                        
   155                        ; .INCLUDE	Key\ScanKey.ASM
   156                        ; .INCLUDE	Key\Scankey_First_Press.asm
   157                        ; .INCLUDE	Key\Scankey_First_Set_Mode.asm
   158                        ; .INCLUDE	Key\Plus.asm
   159                        ; .INCLUDE	Key\Scankey_First_Press_Judgment.asm
   160                        .INCLUDE	Key\Scankey_Normal.asm
     1                        L_Scankey_usually_Prog:
     2 00:C121: 15 F6 C0      	JSR		L_Judgement_Scankey_Prog;调整按键输入输出模式
     3 00:C124: 15 22 CA      	JSR		L_ScanKey_Delay_Prog
     4 00:C127: 53 00         	LDA		#0
     5 00:C129: 7F A7         	STA		P_Scankey_value_Temporary
     6 00:C12B: 73 01         	LDA		P_PA
     7 00:C12D: 51 7C         	AND		#D_PA_Press
     8 00:C12F: 56 7C         	CMP		#D_PA_Press
     9 00:C131: 12 01         	BNE		L_Scankey_usually_Prog_Countine;不相等跳转
    10 00:C133: 09            	RTS
    11                        
    12                        L_Scankey_usually_Prog_Countine:
    13 00:C134: 7F EE         	STA		P_Temp
    14 00:C136: 56 78         	CMP		#D_PA2_Press
    15 00:C138: 13 52         	BEQ		L_Scankey_usually_Prog_Countine_PA2
    16 00:C13A: 56 74         	CMP		#D_PA3_Press
    17 00:C13C: 13 13         	BEQ		L_Scankey_usually_Prog_Countine_PA3
    18 00:C13E: 56 6C         	CMP		#D_PA4_Press
    19 00:C140: 13 50         	BEQ		L_Scankey_usually_Prog_Countine_PA4
    20 00:C142: 56 5C         	CMP		#D_PA5_Press
    21 00:C144: 13 52         	BEQ		L_Scankey_usually_Prog_Countine_PA5
    22 00:C146: 56 3C         	CMP		#D_PA6_Press
    23 00:C148: 13 54         	BEQ		L_Scankey_usually_Prog_Countine_PA6
    24                        L_Scankey_Effictive_Prog:
    25 00:C14A: 2D 9F         	SMB5	Sys_Flag_A
    26 00:C14C: 53 00         	LDA		#0
    27 00:C14E: 7F A7         	STA		P_Scankey_value_Temporary
    28 00:C150: 09            	RTS
    29                        
    30                        L_Scankey_usually_Prog_Countine_PA3:
    31 00:C151: 53 14         	LDA		#20
    32 00:C153: 7F A7         	STA		P_Scankey_value_Temporary
    33 00:C155: 15 FF C0      	JSR		L_PA_Intput_Low_Prog
    34                        
    35 00:C158: 15 04 C1      	JSR		L_PC0_Output_High_Prog
    36 00:C15B: 15 22 CA      	JSR		L_ScanKey_Delay_Prog
    37 00:C15E: 73 01         	LDA		P_PA
    38 00:C160: 51 7C         	AND		#D_PA_Press
    39 00:C162: 7F F1         	STA		P_Temp+3
    40                        
    41 00:C164: 15 09 C1      	JSR		L_PC1_Output_High_Prog
    42 00:C167: 15 22 CA      	JSR		L_ScanKey_Delay_Prog
    43 00:C16A: 73 01         	LDA		P_PA
    44 00:C16C: 51 7C         	AND		#D_PA_Press
    45 00:C16E: 7F F2         	STA		P_Temp+4
    46                        
    47 00:C170: 15 18 C1      	JSR		L_Scankey_Effictive_Init;PA口输入下拉,PC口输出低
    48                        
    49 00:C173: 73 F1         	LDA		P_Temp+3
    50 00:C175: 12 09         	BNE		L_Scankey_usually_Prog_Countine_PA3_PC0
    51 00:C177: 73 F2         	LDA		P_Temp+4
    52 00:C179: 13 0E         	BEQ		L_Scankey_usually_Prog_Countine_PA3_RTS
    53 00:C17B: 53 16         	LDA		#22
    54 00:C17D: 7F A7         	STA		P_Scankey_value_Temporary
    55 00:C17F: 09            	RTS
    56                        
    57                        
    58                        L_Scankey_usually_Prog_Countine_PA3_PC0:
    59 00:C180: 73 F2         	LDA		P_Temp+4
    60 00:C182: 12 05         	BNE		L_Scankey_usually_Prog_Countine_PA3_RTS
    61 00:C184: 53 15         	LDA		#21
    62 00:C186: 7F A7         	STA		P_Scankey_value_Temporary
    63 00:C188: 09            	RTS
    64                        
    65                        L_Scankey_usually_Prog_Countine_PA3_RTS:
    66 00:C189: 16 4A C1      	JMP		L_Scankey_Effictive_Prog
    67                        
    68                        L_Scankey_usually_Prog_Countine_PA2:
    69 00:C18C: 53 00         	LDA		#0
    70 00:C18E: 7F A7         	STA		P_Scankey_value_Temporary
    71 00:C190: 17 10         	BRA		L_Scankey_usually_Prog_Countine_1
    72                        
    73                        L_Scankey_usually_Prog_Countine_PA4:
    74 00:C192: 53 05         	LDA		#5
    75 00:C194: 7F A7         	STA		P_Scankey_value_Temporary
    76 00:C196: 17 0A         	BRA		L_Scankey_usually_Prog_Countine_1
    77                        L_Scankey_usually_Prog_Countine_PA5:
    78 00:C198: 53 0A         	LDA		#10
    79 00:C19A: 7F A7         	STA		P_Scankey_value_Temporary
    80 00:C19C: 17 04         	BRA		L_Scankey_usually_Prog_Countine_1
    81                        L_Scankey_usually_Prog_Countine_PA6:
    82 00:C19E: 53 0F         	LDA		#15
    83 00:C1A0: 7F A7         	STA		P_Scankey_value_Temporary
    84                        
    85                        L_Scankey_usually_Prog_Countine_1:
    86                        
    87 00:C1A2: 15 FF C0      	JSR		L_PA_Intput_Low_Prog
    88                        
    89 00:C1A5: 15 04 C1      	JSR		L_PC0_Output_High_Prog
    90 00:C1A8: 15 22 CA      	JSR		L_ScanKey_Delay_Prog
    91 00:C1AB: 73 01         	LDA		P_PA
    92 00:C1AD: 51 7C         	AND		#D_PA_Press
    93 00:C1AF: 7F F1         	STA		P_Temp+3
    94                        
    95 00:C1B1: 15 09 C1      	JSR		L_PC1_Output_High_Prog
    96 00:C1B4: 15 22 CA      	JSR		L_ScanKey_Delay_Prog
    97 00:C1B7: 73 01         	LDA		P_PA
    98 00:C1B9: 51 7C         	AND		#D_PA_Press
    99 00:C1BB: 7F F2         	STA		P_Temp+4
   100                        
   101 00:C1BD: 15 0E C1      	JSR		L_PC2_Output_High_Prog
   102 00:C1C0: 15 22 CA      	JSR		L_ScanKey_Delay_Prog
   103 00:C1C3: 73 01         	LDA		P_PA
   104 00:C1C5: 51 7C         	AND		#D_PA_Press
   105 00:C1C7: 7F F3         	STA		P_Temp+5
   106                        
   107 00:C1C9: 15 13 C1      	JSR		L_PC3_Output_High_Prog
   108 00:C1CC: 15 22 CA      	JSR		L_ScanKey_Delay_Prog
   109 00:C1CF: 73 01         	LDA		P_PA
   110 00:C1D1: 51 7C         	AND		#D_PA_Press
   111 00:C1D3: 7F F4         	STA		P_Temp+6
   112                        
   113 00:C1D5: 15 18 C1      	JSR		L_Scankey_Effictive_Init;PA口输入下拉,PC口输出低
   114                        
   115 00:C1D8: 73 F1         	LDA		P_Temp+3
   116 00:C1DA: 12 0F         	BNE		L_Scankey_usually_Prog_Countine_PC0
   117 00:C1DC: 73 F2         	LDA		P_Temp+4
   118 00:C1DE: 12 1A         	BNE		L_Scankey_usually_Prog_Countine_PC1
   119 00:C1E0: 73 F3         	LDA		P_Temp+5
   120 00:C1E2: 12 23         	BNE		L_Scankey_usually_Prog_Countine_PC2
   121 00:C1E4: 73 F4         	LDA		P_Temp+6
   122 00:C1E6: 12 2A         	BNE		L_Scankey_usually_Prog_Countine_PC3
   123 00:C1E8: 16 4A C1      	JMP		L_Scankey_Effictive_Prog
   124                        
   125                        
   126                        
   127                        
   128                        
   129                        L_Scankey_usually_Prog_Countine_PC0:
   130 00:C1EB: 53 01         	LDA		#1
   131 00:C1ED: 7F EE         	STA		P_Temp
   132 00:C1EF: 73 F2         	LDA		P_Temp+4
   133 00:C1F1: 70 F3         	ORA		P_Temp+5
   134 00:C1F3: 70 F4         	ORA		P_Temp+6
   135 00:C1F5: 13 1F         	BEQ		L_Scankey_usually_Prog_Countine_RTS
   136 00:C1F7: 16 4A C1      	JMP		L_Scankey_Effictive_Prog
   137                        
   138                        L_Scankey_usually_Prog_Countine_PC1:
   139 00:C1FA: 53 02         	LDA		#2
   140 00:C1FC: 7F EE         	STA		P_Temp
   141 00:C1FE: 73 F3         	LDA		P_Temp+5
   142 00:C200: 70 F4         	ORA		P_Temp+6
   143 00:C202: 13 12         	BEQ		L_Scankey_usually_Prog_Countine_RTS
   144 00:C204: 16 4A C1      	JMP		L_Scankey_Effictive_Prog
   145                        
   146                        
   147                        L_Scankey_usually_Prog_Countine_PC2:
   148 00:C207: 53 03         	LDA		#3
   149 00:C209: 7F EE         	STA		P_Temp
   150 00:C20B: 73 F4         	LDA		P_Temp+6
   151 00:C20D: 13 07         	BEQ		L_Scankey_usually_Prog_Countine_RTS
   152 00:C20F: 16 4A C1      	JMP		L_Scankey_Effictive_Prog
   153                        
   154                        L_Scankey_usually_Prog_Countine_PC3:
   155 00:C212: 53 04         	LDA		#4
   156 00:C214: 7F EE         	STA		P_Temp
   157                        
   158                        L_Scankey_usually_Prog_Countine_RTS:
   159 00:C216: 04            	CLC
   160 00:C217: 73 EE         	LDA		P_Temp
   161 00:C219: 74 A7         	ADC		P_Scankey_value_Temporary
   162 00:C21B: 7F A7         	STA		P_Scankey_value_Temporary
   163 00:C21D: 09            	RTS
   164                        
   164                        
   161                        
   162                        .INCLUDE	Display\Disp.asm
     1                        ;===========================================================
     2                        ;程序功能：	显示8BIT字段
     3                        ;程序入口：	A =  显示内容
     4                        ;			X =  ofc
     5                        ;影响资源：P_Temp，P_Temp+1，P_Temp+2，P_Temp+3,X，A
     6                        ;===========================================================
     7                        L_Dis_8Bit_DigitDot_Prog:
     8                        ;	STA		P_Temp
     9                        ;	LDA		Table_Digit_Addr_Offset,X
    10 00:C21E: 7C EF         	STX		P_Temp+1;显示在那个位置上
    11 00:C220: 1B            	TAX
    12 00:C221: 63 88 C2      	LDA		Table_Digit_DataDot,X;查要显示的数对应的段码
    13 00:C224: 7E EF         	LDX		P_Temp+1
    14                        F_DispPro:
    15 00:C226: 7F EE         	STA		P_Temp;保存显示的数对应的段码
    16 00:C228: 7C EF         	STX		P_Temp+1;再次保存显示位置
    17 00:C22A: 53 07         	LDA		#7
    18 00:C22C: 7F F1         	STA		P_Temp+3	;显示段数
    19                        L_Judge_Dis_8Bit_DigitDot:;显示循环的开始
    20 00:C22E: 7E EF         	LDX		P_Temp+1	;加载位置索引到x
    21 00:C230: 63 FD C2      	LDA		Lcd_bit,X	;加载com线
    22 00:C233: 7F F0         	STA		P_Temp+2
    23 00:C235: 63 9F C2      	LDA		Lcd_byte,X	;加载SEG线
    24 00:C238: 1B            	TAX
    25 00:C239: 7B EE         	ROR		P_Temp		;循环右移
    26 00:C23B: 10 0A         	BCC		L_CLR		;c=0是清除
    27 00:C23D: 63 00 18      	LDA		LCD_RamAddr,X	;加载LCD RAM地址
    28 00:C240: 70 F0         	ORA		P_Temp+2		;将COM和SEG信息与LCD RAM地址进行逻辑或操作
    29 00:C242: 6F 00 18      	STA		LCD_RamAddr,X	;将结果写回LCD RAM，更新显示
    30 00:C245: 17 0A         	BRA		L_Inc_Dis_Index_Prog	;跳转到显示索引增加的子程序。
    31                        L_CLR:
    32 00:C247: 63 00 18      	LDA		LCD_RamAddr,X	;加载LCD RAM的地址
    33 00:C24A: 70 F0         	ORA		P_Temp+2		;将COM和SEG信息与LCD RAM地址进行逻辑或操作
    34 00:C24C: 72 F0         	EOR		P_Temp+2		;进行异或操作，用于清除对应的段。
    35 00:C24E: 6F 00 18      	STA		LCD_RamAddr,X	;将结果写回LCD RAM，清除对应位置。
    36                        L_Inc_Dis_Index_Prog:		;增加显示索引，减少显示段数
    37 00:C251: 78 EF         	INC		P_Temp+1		;增加P_Temp+1（位置索引）
    38 00:C253: 79 F1         	DEC		P_Temp+3		;减少P_Temp+3（段数
    39 00:C255: 12 D7         	BNE		L_Judge_Dis_8Bit_DigitDot	;如果段数不为0，回到循环开始，否则退出
    40 00:C257: 09            	RTS
    41                        
    42                        F_DispPro_8bit:
    43 00:C258: 7F EE         	STA		P_Temp			;保存段码的值
    44 00:C25A: 7C EF         	STX		P_Temp+1
    45 00:C25C: 53 08         	LDA		#8
    46 00:C25E: 7F F1         	STA		P_Temp+3	;显示段数
    47 00:C260: 17 CC         	BRA		L_Judge_Dis_8Bit_DigitDot
    48                        ;-----------------------------------------
    49                        F_DispSymbol:		;input Xcc -> ofs
    50 00:C262: 15 72 C2      	JSR		F_DispSymbol_Com
    51 00:C265: 6F 00 18      	STA		LCD_RamAddr,X	;实现显示
    52 00:C268: 09            	RTS
    53                        
    54                        F_ClrpSymbol:		;input Xcc -> ofs
    55 00:C269: 15 72 C2      	JSR		F_DispSymbol_Com	;清除显示
    56 00:C26C: 72 F0         	EOR		P_Temp+2
    57 00:C26E: 6F 00 18      	STA		LCD_RamAddr,X
    58 00:C271: 09            	RTS
    59                        
    60                        F_DispSymbol_Com:
    61 00:C272: 63 FD C2      	LDA		Lcd_bit,X	;加载X寄存器对应的COM线
    62 00:C275: 7F F0         	STA		P_Temp+2
    63 00:C277: 63 9F C2      	LDA		Lcd_byte,X	;加载X寄存器对应的SEG线
    64 00:C27A: 1B            	TAX
    65 00:C27B: 63 00 18      	LDA		LCD_RamAddr,X;加载LCD	RAM	地址
    66 00:C27E: 70 F0         	ORA		P_Temp+2
    67 00:C280: 09            	RTS
    68                        ;============================================================
    69                        ;===============================================
    70                        L_ROR_4Bit_Prog:
    71                        L_ROR4Bit_Prog:
    72                        L_LSR4Bit_Prog:
    73                        F_MSBToLSB:
    74 00:C281: 19            	ROR
    75 00:C282: 19            	ROR
    76 00:C283: 19            	ROR
    77 00:C284: 19            	ROR
    78 00:C285: 51 0F         	AND		#$0F
    79 00:C287: 09            	RTS
    80                        ;================================================
    81                        ;********************************************
    82                        Table_Digit_DataDot:	;显示内容对应显示的段码
    83                                   ;hgfedcba
    84 00:C288: 3F            	.BYTE 	3fh	;0
    85 00:C289: 06            	.BYTE	06h	;1
    86 00:C28A: 5B            	.BYTE	5bh	;2
    87 00:C28B: 4F            	.BYTE	4fh	;3
    88 00:C28C: 66            	.BYTE	66h	;4
    89 00:C28D: 6D            	.BYTE	6dh	;5
    90 00:C28E: 7D            	.BYTE	7dh	;6
    91 00:C28F: 27            	.BYTE	27h	;7
    92 00:C290: 7F            	.BYTE	7fh	;8
    93 00:C291: 6F            	.BYTE	6fh	;9
    94 00:C292: 00            	.BYTE	00h	;清除10
    95 00:C293: 40            	.BYTE	01000000B;负号11
    96 00:C294: 76            	.BYTE	01110110B;H12
    97 00:C295: 50            	.BYTE	01010000B;r13
    98 00:C296: 37            	.BYTE	00110111B;N	14
    99 00:C297: 31            	.BYTE	00110001B;T的左边15
   100 00:C298: 3E            	.BYTE	00111110B;U.16
   101 00:C299: 79            	.BYTE	01111001B;E.17
   102 00:C29A: 77            	.BYTE	01110111B;A.18
   103 00:C29B: 71            	.BYTE	01110001B;F	19
   104 00:C29C: 38            	.BYTE	00111000B;L	20
   105 00:C29D: 73            	.BYTE	01110011B;P	21
   106 00:C29E: 08            	.BYTE	00001000B;一条横杠
   107                        
   108                        
   109                        
   109                        
   163                        .INCLUDE	Display\Lcdtab.asm
     1                        ;--------COM------------
     2                        c0	.equ	0
     3                        c1	.equ	1
     4                        c2	.equ	2
     5                        c3	.equ	3
     6                        c4	.equ	4
     7                        ; c5	.equ	5
     8                        ; c6	.equ	6
     9                        ;;--------SEG------------
    10                        ; s47	.equ	47
    11                        ; s46	.equ	46
    12                        ; s45	.equ	45
    13                        ; s44	.equ	44
    14                        s43	.equ	43
    15                        s42	.equ	42
    16                        s41	.equ	41
    17                        s40	.equ	40
    18                        s39	.equ	39
    19                        s38	.equ	38
    20                        s37	.equ	37
    21                        s36	.equ	36
    22                        s35	.equ	35
    23                        s34	.equ	34
    24                        s33	.equ	33
    25                        s32	.equ	32
    26                        ; s31	.equ	31
    27                        ; s30	.equ	30
    28                        ; s29	.equ	29
    29                        ; s28	.equ	28
    30                        ; s27	.equ	27
    31                        ; s26	.equ	26
    32                        ; s25	.equ	25
    33                        ; s24	.equ	24
    34                        ; s23	.equ	23
    35                        ; s22	.equ	22
    36                        ; s21	.equ	21
    37                        ; s20	.equ	20
    38                        ; s19	.equ	19
    39                        ; s18	.equ	18
    40                        ; s17	.equ	17
    41                        ; s16	.equ	16
    42                        s15	.equ	15
    43                        s14	.equ	14
    44                        s13	.equ	13
    45                        s12	.equ	12
    46                        s11	.equ	11
    47                        s10	.equ	10
    48                        s9	.equ	9
    49                        s8	.equ	8
    50                        ; s7	.equ	7
    51                        ; s6	.equ	6
    52                        ; s5	.equ	5
    53                        ; s4	.equ	4
    54                        ; s3	.equ	3
    55                        ; s2	.equ	2
    56                        ; s1	.equ	1
    57                        ; s0	.equ	0
    58                        
    59                        
    60                        .MACRO  db_c_s	com,seg
    61                                  .BYTE com*6+seg/8
    62                        .ENDMACRO
    63                        
    64                        .MACRO  db_c_y	com,seg
    65                        	      .BYTE 1.shl.(seg-seg/8*8)
    66                        .ENDMACRO
    67                        
    68                        Lcd_byte:	;段码
    69                        lcd_table1:
    70                        lcd_d1 .equ	lcd_table1-lcd_table1
    71                        	db_c_s	c2,s41	;;1A
+   71 00:C29F: 11             .DB c2*$0006+s41/$0008
    72                        	db_c_s	c2,s40	;;1B
+   72 00:C2A0: 11             .DB c2*$0006+s40/$0008
    73                        	db_c_s	c4,s41	;;1C
+   73 00:C2A1: 1D             .DB c4*$0006+s41/$0008
    74                        	db_c_s	c4,s42	;;1D
+   74 00:C2A2: 1D             .DB c4*$0006+s42/$0008
    75                        	db_c_s	c3,s42	;;1E
+   75 00:C2A3: 17             .DB c3*$0006+s42/$0008
    76                        	db_c_s	c2,s42	;;1F
+   76 00:C2A4: 11             .DB c2*$0006+s42/$0008
    77                        	db_c_s	c3,s41	;;1G
+   77 00:C2A5: 17             .DB c3*$0006+s41/$0008
    78                        
    79                        lcd_d2	.equ lcd_d1+7
    80                        	db_c_s	c2,s38	;;2A
+   80 00:C2A6: 10             .DB c2*$0006+s38/$0008
    81                        	db_c_s	c3,s38	;;2B
+   81 00:C2A7: 16             .DB c3*$0006+s38/$0008
    82                        	db_c_s	c4,s38	;;2C
+   82 00:C2A8: 1C             .DB c4*$0006+s38/$0008
    83                        	db_c_s	c4,s39	;;2D
+   83 00:C2A9: 1C             .DB c4*$0006+s39/$0008
    84                        	db_c_s	c3,s40	;;2E
+   84 00:C2AA: 17             .DB c3*$0006+s40/$0008
    85                        	db_c_s	c2,s39	;;2F
+   85 00:C2AB: 10             .DB c2*$0006+s39/$0008
    86                        	db_c_s	c3,s39	;;2G
+   86 00:C2AC: 16             .DB c3*$0006+s39/$0008
    87                        
    88                        lcd_d3	.equ lcd_d2+7
    89                        
    90                        	db_c_s	c2,s36	;;3A
+   90 00:C2AD: 10             .DB c2*$0006+s36/$0008
    91                        	db_c_s	c2,s34	;;3B
+   91 00:C2AE: 10             .DB c2*$0006+s34/$0008
    92                        	db_c_s	c4,s35	;;3C
+   92 00:C2AF: 1C             .DB c4*$0006+s35/$0008
    93                        	db_c_s	c4,s36	;;3D
+   93 00:C2B0: 1C             .DB c4*$0006+s36/$0008
    94                        	db_c_s	c3,s37	;;3E
+   94 00:C2B1: 16             .DB c3*$0006+s37/$0008
    95                        	db_c_s	c2,s37	;;3F
+   95 00:C2B2: 10             .DB c2*$0006+s37/$0008
    96                        	db_c_s	c3,s35	;;3G
+   96 00:C2B3: 16             .DB c3*$0006+s35/$0008
    97                        
    98                        lcd_d4	.equ lcd_d3+7
    99                        
   100                        	db_c_s	c2,s32	;;4A
+  100 00:C2B4: 10             .DB c2*$0006+s32/$0008
   101                        	db_c_s	c3,s32	;;4B
+  101 00:C2B5: 16             .DB c3*$0006+s32/$0008
   102                        	db_c_s	c4,s32	;;4C
+  102 00:C2B6: 1C             .DB c4*$0006+s32/$0008
   103                        	db_c_s	c4,s33	;;4D
+  103 00:C2B7: 1C             .DB c4*$0006+s33/$0008
   104                        	db_c_s	c3,s34	;;4E
+  104 00:C2B8: 16             .DB c3*$0006+s34/$0008
   105                        	db_c_s	c2,s33	;;4F
+  105 00:C2B9: 10             .DB c2*$0006+s33/$0008
   106                        	db_c_s	c3,s33	;;4G
+  106 00:C2BA: 16             .DB c3*$0006+s33/$0008
   107                        
   108                        
   109                        
   110                        lcd_d5	.equ lcd_d4+7
   111                        
   112                        	db_c_s	c2,s14	;;5A
+  112 00:C2BB: 0D             .DB c2*$0006+s14/$0008
   113                        	db_c_s	c2,s13	;;5B
+  113 00:C2BC: 0D             .DB c2*$0006+s13/$0008
   114                        	db_c_s	c3,s13	;;5C
+  114 00:C2BD: 13             .DB c3*$0006+s13/$0008
   115                        	db_c_s	c4,s14	;;5D
+  115 00:C2BE: 19             .DB c4*$0006+s14/$0008
   116                        	db_c_s	c3,s15	;;5E
+  116 00:C2BF: 13             .DB c3*$0006+s15/$0008
   117                        	db_c_s	c2,s15	;;5F
+  117 00:C2C0: 0D             .DB c2*$0006+s15/$0008
   118                        	db_c_s	c3,s14	;;5G
+  118 00:C2C1: 13             .DB c3*$0006+s14/$0008
   119                        
   120                        lcd_d6	.equ lcd_d5+7
   121                        
   122                        	db_c_s	c0,s12	;;6A
+  122 00:C2C2: 01             .DB c0*$0006+s12/$0008
   123                        	db_c_s	c1,s11	;;6B
+  123 00:C2C3: 07             .DB c1*$0006+s11/$0008
   124                        	db_c_s	c3,s11	;;6C
+  124 00:C2C4: 13             .DB c3*$0006+s11/$0008
   125                        	db_c_s	c4,s12	;;6D
+  125 00:C2C5: 19             .DB c4*$0006+s12/$0008
   126                        	db_c_s	c3,s12	;;6E
+  126 00:C2C6: 13             .DB c3*$0006+s12/$0008
   127                        	db_c_s	c1,s12	;;6F
+  127 00:C2C7: 07             .DB c1*$0006+s12/$0008
   128                        	db_c_s	c2,s12	;;6G
+  128 00:C2C8: 0D             .DB c2*$0006+s12/$0008
   129                        
   130                        lcd_d7	.equ lcd_d6+7
   131                        
   132                        	db_c_s	c0,s10	;;7A
+  132 00:C2C9: 01             .DB c0*$0006+s10/$0008
   133                        	db_c_s	c1,s10	;;7B
+  133 00:C2CA: 07             .DB c1*$0006+s10/$0008
   134                        	db_c_s	c3,s10	;;7C
+  134 00:C2CB: 13             .DB c3*$0006+s10/$0008
   135                        	db_c_s	c4,s10	;;7D
+  135 00:C2CC: 19             .DB c4*$0006+s10/$0008
   136                        	db_c_s	c2,s11	;;7E
+  136 00:C2CD: 0D             .DB c2*$0006+s11/$0008
   137                        	db_c_s	c0,s11	;;7F
+  137 00:C2CE: 01             .DB c0*$0006+s11/$0008
   138                        	db_c_s	c2,s10	;;7G
+  138 00:C2CF: 0D             .DB c2*$0006+s10/$0008
   139                        
   140                        lcd_d8	.equ lcd_d7+7
   141                        
   142                        	db_c_s	c0,s9	;;8A
+  142 00:C2D0: 01             .DB c0*$0006+s9/$0008
   143                        	db_c_s	c1,s8	;;8B
+  143 00:C2D1: 07             .DB c1*$0006+s8/$0008
   144                        	db_c_s	c3,s8	;;8C
+  144 00:C2D2: 13             .DB c3*$0006+s8/$0008
   145                        	db_c_s	c4,s8	;;8D
+  145 00:C2D3: 19             .DB c4*$0006+s8/$0008
   146                        	db_c_s	c3,s9	;;8E
+  146 00:C2D4: 13             .DB c3*$0006+s9/$0008
   147                        	db_c_s	c1,s9	;;8F
+  147 00:C2D5: 07             .DB c1*$0006+s9/$0008
   148                        	db_c_s	c2,s9	;;8G
+  148 00:C2D6: 0D             .DB c2*$0006+s9/$0008
   149                        lcd_d9	.equ lcd_d8+7
   150                        
   151                        	db_c_s	c0,s35	;;9A
+  151 00:C2D7: 04             .DB c0*$0006+s35/$0008
   152                        	db_c_s	c1,s35	;;9B
+  152 00:C2D8: 0A             .DB c1*$0006+s35/$0008
   153                        	db_c_s	c1,s36	;;9C
+  153 00:C2D9: 0A             .DB c1*$0006+s36/$0008
   154                        	db_c_s	c1,s37	;;9D
+  154 00:C2DA: 0A             .DB c1*$0006+s37/$0008
   155                        	db_c_s	c0,s37	;;9E
+  155 00:C2DB: 04             .DB c0*$0006+s37/$0008
   156                        	db_c_s	c0,s34	;;9F
+  156 00:C2DC: 04             .DB c0*$0006+s34/$0008
   157                        	db_c_s	c0,s36	;;9G
+  157 00:C2DD: 04             .DB c0*$0006+s36/$0008
   158                        
   159                        lcd_d10	.equ lcd_d9+7
   160                        
   161                        	db_c_s	c0,s15	;;10A
+  161 00:C2DE: 01             .DB c0*$0006+s15/$0008
   162                        	db_c_s	c1,s15	;;10B
+  162 00:C2DF: 07             .DB c1*$0006+s15/$0008
   163                        	db_c_s	c1,s32	;;10C
+  163 00:C2E0: 0A             .DB c1*$0006+s32/$0008
   164                        	db_c_s	c1,s33	;;10D
+  164 00:C2E1: 0A             .DB c1*$0006+s33/$0008
   165                        	db_c_s	c0,s33	;;10E
+  165 00:C2E2: 04             .DB c0*$0006+s33/$0008
   166                        	db_c_s	c0,s14	;;10F
+  166 00:C2E3: 01             .DB c0*$0006+s14/$0008
   167                        	db_c_s	c0,s32	;;10G
+  167 00:C2E4: 04             .DB c0*$0006+s32/$0008
   168                        
   169                        
   170                        
   171                        
   172                        
   173                        Lcd_dot:
   174                        lcd_col .equ Lcd_dot-lcd_table1
   175                        	db_c_s	c2,s35	;;col1
+  175 00:C2E5: 10             .DB c2*$0006+s35/$0008
   176                        	db_c_s	c3,s36	;;col2
+  176 00:C2E6: 16             .DB c3*$0006+s36/$0008
   177                        
   178                        	db_c_s	c1,s34	;;9H
+  178 00:C2E7: 0A             .DB c1*$0006+s34/$0008
   179                        
   180                        	db_c_s	c0,s13	;;10I
+  180 00:C2E8: 01             .DB c0*$0006+s13/$0008
   181                        	db_c_s	c1,s14	;;10H
+  181 00:C2E9: 07             .DB c1*$0006+s14/$0008
   182                        	db_c_s	c1,s13	;;10J
+  182 00:C2EA: 07             .DB c1*$0006+s13/$0008
   183                        
   184                        	db_c_s	c0,s41	;;ALM
+  184 00:C2EB: 05             .DB c0*$0006+s41/$0008
   185                        	db_c_s	c0,s40	;;SNZ
+  185 00:C2EC: 05             .DB c0*$0006+s40/$0008
   186                        	db_c_s	c0,s42	;;SIG
+  186 00:C2ED: 05             .DB c0*$0006+s42/$0008
   187                        
   188                        
   189                        
   190                        	db_c_s	c1,s42	;AM
+  190 00:C2EE: 0B             .DB c1*$0006+s42/$0008
   191                        	db_c_s	c1,s41	;;PM
+  191 00:C2EF: 0B             .DB c1*$0006+s41/$0008
   192                        
   193                        	db_c_s	c1,s40	;;K
+  193 00:C2F0: 0B             .DB c1*$0006+s40/$0008
   194                        	db_c_s	c1,s39	;;+
+  194 00:C2F1: 0A             .DB c1*$0006+s39/$0008
   195                        	db_c_s	c0,s39	;;-
+  195 00:C2F2: 04             .DB c0*$0006+s39/$0008
   196                        	db_c_s	c1,s38	;;*
+  196 00:C2F3: 0A             .DB c1*$0006+s38/$0008
   197                        	db_c_s	c0,s38	;;/
+  197 00:C2F4: 04             .DB c0*$0006+s38/$0008
   198                        
   199                        
   200                        	db_c_s	c4,s40	;;lcd_T1
+  200 00:C2F5: 1D             .DB c4*$0006+s40/$0008
   201                        	db_c_s	c4,s37	;;lcd_T2
+  201 00:C2F6: 1C             .DB c4*$0006+s37/$0008
   202                        	db_c_s	c4,s34	;;lcd_T3
+  202 00:C2F7: 1C             .DB c4*$0006+s34/$0008
   203                        	db_c_s	c4,s15	;;lcd_T4
+  203 00:C2F8: 19             .DB c4*$0006+s15/$0008
   204                        	db_c_s	c4,s13	;;lcd_T5
+  204 00:C2F9: 19             .DB c4*$0006+s13/$0008
   205                        	db_c_s	c4,s11	;;lcd_T6
+  205 00:C2FA: 19             .DB c4*$0006+s11/$0008
   206                        	db_c_s	c4,s9	;;lcd_T7
+  206 00:C2FB: 19             .DB c4*$0006+s9/$0008
   207                        	db_c_s	c2,s8	;;lcd_T8
+  207 00:C2FC: 0D             .DB c2*$0006+s8/$0008
   208                        
   209                        	lcd_col2		.EQU	lcd_col+1
   210                        	lcd_9H			.EQU	lcd_col+2
   211                        	lcd_10I			.EQU	lcd_col+3
   212                        	lcd_10H			.EQU	lcd_col+4
   213                        	lcd_10J			.EQU	lcd_col+5
   214                        	lcd_ALM			.EQU	lcd_col+6
   215                        	lcd_SNZ			.EQU	lcd_col+7
   216                        	lcd_SIG			.EQU	lcd_col+8
   217                        	lcd_AM			.EQU	lcd_col+9
   218                        	lcd_PM			.EQU	lcd_col+10
   219                        	lcd_K			.EQU	lcd_col+11
   220                        	lcd_Plus		.EQU	lcd_col+12
   221                        	lcd_SUB			.EQU	lcd_col+13
   222                        	lcd_Mul			.EQU	lcd_col+14
   223                        	lcd_DIV			.EQU	lcd_col+15
   224                        	lcd_T1		.EQU	lcd_col+16
   225                        	lcd_T2		.EQU	lcd_col+17
   226                        	lcd_T3		.EQU	lcd_col+18
   227                        	lcd_T4		.EQU	lcd_col+19
   228                        	lcd_T5		.EQU	lcd_col+20
   229                        	lcd_T6		.EQU	lcd_col+21
   230                        	lcd_T7		.EQU	lcd_col+22
   231                        	lcd_T8		.EQU	lcd_col+23
   232                        
   233                        
   234                        
   235                        
   236                        ;=============.EQU	lcd_=============================================
   237                        ;==========================================================
   238                        Lcd_bit:
   239                        
   240                        	db_c_y	c2,s41	;;1A
+  240 00:C2FD: 02             .DB $0001<<(s41-s41/$0008*$0008)
   241                        	db_c_y	c2,s40	;;1B
+  241 00:C2FE: 01             .DB $0001<<(s40-s40/$0008*$0008)
   242                        	db_c_y	c4,s41	;;1C
+  242 00:C2FF: 02             .DB $0001<<(s41-s41/$0008*$0008)
   243                        	db_c_y	c4,s42	;;1D
+  243 00:C300: 04             .DB $0001<<(s42-s42/$0008*$0008)
   244                        	db_c_y	c3,s42	;;1E
+  244 00:C301: 04             .DB $0001<<(s42-s42/$0008*$0008)
   245                        	db_c_y	c2,s42	;;1F
+  245 00:C302: 04             .DB $0001<<(s42-s42/$0008*$0008)
   246                        	db_c_y	c3,s41	;;1G
+  246 00:C303: 02             .DB $0001<<(s41-s41/$0008*$0008)
   247                        
   248                        
   249                        	db_c_y	c2,s38	;;2A
+  249 00:C304: 40             .DB $0001<<(s38-s38/$0008*$0008)
   250                        	db_c_y	c3,s38	;;2B
+  250 00:C305: 40             .DB $0001<<(s38-s38/$0008*$0008)
   251                        	db_c_y	c4,s38	;;2C
+  251 00:C306: 40             .DB $0001<<(s38-s38/$0008*$0008)
   252                        	db_c_y	c4,s39	;;2D
+  252 00:C307: 80             .DB $0001<<(s39-s39/$0008*$0008)
   253                        	db_c_y	c3,s40	;;2E
+  253 00:C308: 01             .DB $0001<<(s40-s40/$0008*$0008)
   254                        	db_c_y	c2,s39	;;2F
+  254 00:C309: 80             .DB $0001<<(s39-s39/$0008*$0008)
   255                        	db_c_y	c3,s39	;;2G
+  255 00:C30A: 80             .DB $0001<<(s39-s39/$0008*$0008)
   256                        
   257                        
   258                        
   259                        	db_c_y	c2,s36	;;3A
+  259 00:C30B: 10             .DB $0001<<(s36-s36/$0008*$0008)
   260                        	db_c_y	c2,s34	;;3B
+  260 00:C30C: 04             .DB $0001<<(s34-s34/$0008*$0008)
   261                        	db_c_y	c4,s35	;;3C
+  261 00:C30D: 08             .DB $0001<<(s35-s35/$0008*$0008)
   262                        	db_c_y	c4,s36	;;3D
+  262 00:C30E: 10             .DB $0001<<(s36-s36/$0008*$0008)
   263                        	db_c_y	c3,s37	;;3E
+  263 00:C30F: 20             .DB $0001<<(s37-s37/$0008*$0008)
   264                        	db_c_y	c2,s37	;;3F
+  264 00:C310: 20             .DB $0001<<(s37-s37/$0008*$0008)
   265                        	db_c_y	c3,s35	;;3G
+  265 00:C311: 08             .DB $0001<<(s35-s35/$0008*$0008)
   266                        
   267                        
   268                        
   269                        	db_c_y	c2,s32	;;4A
+  269 00:C312: 01             .DB $0001<<(s32-s32/$0008*$0008)
   270                        	db_c_y	c3,s32	;;4B
+  270 00:C313: 01             .DB $0001<<(s32-s32/$0008*$0008)
   271                        	db_c_y	c4,s32	;;4C
+  271 00:C314: 01             .DB $0001<<(s32-s32/$0008*$0008)
   272                        	db_c_y	c4,s33	;;4D
+  272 00:C315: 02             .DB $0001<<(s33-s33/$0008*$0008)
   273                        	db_c_y	c3,s34	;;4E
+  273 00:C316: 04             .DB $0001<<(s34-s34/$0008*$0008)
   274                        	db_c_y	c2,s33	;;4F
+  274 00:C317: 02             .DB $0001<<(s33-s33/$0008*$0008)
   275                        	db_c_y	c3,s33	;;4G
+  275 00:C318: 02             .DB $0001<<(s33-s33/$0008*$0008)
   276                        
   277                        
   278                        
   279                        
   280                        
   281                        	db_c_y	c2,s14	;;5A
+  281 00:C319: 40             .DB $0001<<(s14-s14/$0008*$0008)
   282                        	db_c_y	c2,s13	;;5B
+  282 00:C31A: 20             .DB $0001<<(s13-s13/$0008*$0008)
   283                        	db_c_y	c3,s13	;;5C
+  283 00:C31B: 20             .DB $0001<<(s13-s13/$0008*$0008)
   284                        	db_c_y	c4,s14	;;5D
+  284 00:C31C: 40             .DB $0001<<(s14-s14/$0008*$0008)
   285                        	db_c_y	c3,s15	;;5E
+  285 00:C31D: 80             .DB $0001<<(s15-s15/$0008*$0008)
   286                        	db_c_y	c2,s15	;;5F
+  286 00:C31E: 80             .DB $0001<<(s15-s15/$0008*$0008)
   287                        	db_c_y	c3,s14	;;5G
+  287 00:C31F: 40             .DB $0001<<(s14-s14/$0008*$0008)
   288                        
   289                        
   290                        
   291                        	db_c_y	c0,s12	;;6A
+  291 00:C320: 10             .DB $0001<<(s12-s12/$0008*$0008)
   292                        	db_c_y	c1,s11	;;6B
+  292 00:C321: 08             .DB $0001<<(s11-s11/$0008*$0008)
   293                        	db_c_y	c3,s11	;;6C
+  293 00:C322: 08             .DB $0001<<(s11-s11/$0008*$0008)
   294                        	db_c_y	c4,s12	;;6D
+  294 00:C323: 10             .DB $0001<<(s12-s12/$0008*$0008)
   295                        	db_c_y	c3,s12	;;6E
+  295 00:C324: 10             .DB $0001<<(s12-s12/$0008*$0008)
   296                        	db_c_y	c1,s12	;;6F
+  296 00:C325: 10             .DB $0001<<(s12-s12/$0008*$0008)
   297                        	db_c_y	c2,s12	;;6G
+  297 00:C326: 10             .DB $0001<<(s12-s12/$0008*$0008)
   298                        
   299                        
   300                        
   301                        	db_c_y	c0,s10	;;7A
+  301 00:C327: 04             .DB $0001<<(s10-s10/$0008*$0008)
   302                        	db_c_y	c1,s10	;;7B
+  302 00:C328: 04             .DB $0001<<(s10-s10/$0008*$0008)
   303                        	db_c_y	c3,s10	;;7C
+  303 00:C329: 04             .DB $0001<<(s10-s10/$0008*$0008)
   304                        	db_c_y	c4,s10	;;7D
+  304 00:C32A: 04             .DB $0001<<(s10-s10/$0008*$0008)
   305                        	db_c_y	c2,s11	;;7E
+  305 00:C32B: 08             .DB $0001<<(s11-s11/$0008*$0008)
   306                        	db_c_y	c0,s11	;;7F
+  306 00:C32C: 08             .DB $0001<<(s11-s11/$0008*$0008)
   307                        	db_c_y	c2,s10	;;7G
+  307 00:C32D: 04             .DB $0001<<(s10-s10/$0008*$0008)
   308                        
   309                        
   310                        	db_c_y	c0,s9	;;8A
+  310 00:C32E: 02             .DB $0001<<(s9-s9/$0008*$0008)
   311                        	db_c_y	c1,s8	;;8B
+  311 00:C32F: 01             .DB $0001<<(s8-s8/$0008*$0008)
   312                        	db_c_y	c3,s8	;;8C
+  312 00:C330: 01             .DB $0001<<(s8-s8/$0008*$0008)
   313                        	db_c_y	c4,s8	;;8D
+  313 00:C331: 01             .DB $0001<<(s8-s8/$0008*$0008)
   314                        	db_c_y	c3,s9	;;8E
+  314 00:C332: 02             .DB $0001<<(s9-s9/$0008*$0008)
   315                        	db_c_y	c1,s9	;;8F
+  315 00:C333: 02             .DB $0001<<(s9-s9/$0008*$0008)
   316                        	db_c_y	c2,s9	;;8G
+  316 00:C334: 02             .DB $0001<<(s9-s9/$0008*$0008)
   317                        
   318                        
   319                        	db_c_y	c0,s35	;;9A
+  319 00:C335: 08             .DB $0001<<(s35-s35/$0008*$0008)
   320                        	db_c_y	c1,s35	;;9B
+  320 00:C336: 08             .DB $0001<<(s35-s35/$0008*$0008)
   321                        	db_c_y	c1,s36	;;9C
+  321 00:C337: 10             .DB $0001<<(s36-s36/$0008*$0008)
   322                        	db_c_y	c1,s37	;;9D
+  322 00:C338: 20             .DB $0001<<(s37-s37/$0008*$0008)
   323                        	db_c_y	c0,s37	;;9E
+  323 00:C339: 20             .DB $0001<<(s37-s37/$0008*$0008)
   324                        	db_c_y	c0,s34	;;9F
+  324 00:C33A: 04             .DB $0001<<(s34-s34/$0008*$0008)
   325                        	db_c_y	c0,s36	;;9G
+  325 00:C33B: 10             .DB $0001<<(s36-s36/$0008*$0008)
   326                        
   327                        
   328                        
   329                        	db_c_y	c0,s15	;;10A
+  329 00:C33C: 80             .DB $0001<<(s15-s15/$0008*$0008)
   330                        	db_c_y	c1,s15	;;10B
+  330 00:C33D: 80             .DB $0001<<(s15-s15/$0008*$0008)
   331                        	db_c_y	c1,s32	;;10C
+  331 00:C33E: 01             .DB $0001<<(s32-s32/$0008*$0008)
   332                        	db_c_y	c1,s33	;;10D
+  332 00:C33F: 02             .DB $0001<<(s33-s33/$0008*$0008)
   333                        	db_c_y	c0,s33	;;10E
+  333 00:C340: 02             .DB $0001<<(s33-s33/$0008*$0008)
   334                        	db_c_y	c0,s14	;;10F
+  334 00:C341: 40             .DB $0001<<(s14-s14/$0008*$0008)
   335                        	db_c_y	c0,s32	;;10G
+  335 00:C342: 01             .DB $0001<<(s32-s32/$0008*$0008)
   336                        
   337                        
   338                        
   339                        
   340                        
   341                        	db_c_y	c2,s35	;;col1
+  341 00:C343: 08             .DB $0001<<(s35-s35/$0008*$0008)
   342                        	db_c_y	c3,s36	;;col2
+  342 00:C344: 10             .DB $0001<<(s36-s36/$0008*$0008)
   343                        
   344                        	db_c_y	c1,s34	;;9H
+  344 00:C345: 04             .DB $0001<<(s34-s34/$0008*$0008)
   345                        
   346                        	db_c_y	c0,s13	;;10I
+  346 00:C346: 20             .DB $0001<<(s13-s13/$0008*$0008)
   347                        	db_c_y	c1,s14	;;10H
+  347 00:C347: 40             .DB $0001<<(s14-s14/$0008*$0008)
   348                        	db_c_y	c1,s13	;;10J
+  348 00:C348: 20             .DB $0001<<(s13-s13/$0008*$0008)
   349                        
   350                        	db_c_y	c0,s41	;;ALM
+  350 00:C349: 02             .DB $0001<<(s41-s41/$0008*$0008)
   351                        	db_c_y	c0,s40	;;SNZ
+  351 00:C34A: 01             .DB $0001<<(s40-s40/$0008*$0008)
   352                        	db_c_y	c0,s42	;;SIG
+  352 00:C34B: 04             .DB $0001<<(s42-s42/$0008*$0008)
   353                        
   354                        
   355                        
   356                        	db_c_y	c1,s42	;AM
+  356 00:C34C: 04             .DB $0001<<(s42-s42/$0008*$0008)
   357                        	db_c_y	c1,s41	;;PM
+  357 00:C34D: 02             .DB $0001<<(s41-s41/$0008*$0008)
   358                        
   359                        	db_c_y	c1,s40	;;K
+  359 00:C34E: 01             .DB $0001<<(s40-s40/$0008*$0008)
   360                        	db_c_y	c1,s39	;;+
+  360 00:C34F: 80             .DB $0001<<(s39-s39/$0008*$0008)
   361                        	db_c_y	c0,s39	;;-
+  361 00:C350: 80             .DB $0001<<(s39-s39/$0008*$0008)
   362                        	db_c_y	c1,s38	;;*
+  362 00:C351: 40             .DB $0001<<(s38-s38/$0008*$0008)
   363                        	db_c_y	c0,s38	;;/
+  363 00:C352: 40             .DB $0001<<(s38-s38/$0008*$0008)
   364                        
   365                        
   366                        	db_c_y	c4,s40	;;lcd_T1
+  366 00:C353: 01             .DB $0001<<(s40-s40/$0008*$0008)
   367                        	db_c_y	c4,s37	;;lcd_T2
+  367 00:C354: 20             .DB $0001<<(s37-s37/$0008*$0008)
   368                        	db_c_y	c4,s34	;;lcd_T3
+  368 00:C355: 04             .DB $0001<<(s34-s34/$0008*$0008)
   369                        	db_c_y	c4,s15	;;lcd_T4
+  369 00:C356: 80             .DB $0001<<(s15-s15/$0008*$0008)
   370                        	db_c_y	c4,s13	;;lcd_T5
+  370 00:C357: 20             .DB $0001<<(s13-s13/$0008*$0008)
   371                        	db_c_y	c4,s11	;;lcd_T6
+  371 00:C358: 08             .DB $0001<<(s11-s11/$0008*$0008)
   372                        	db_c_y	c4,s9	;;lcd_T7
+  372 00:C359: 02             .DB $0001<<(s9-s9/$0008*$0008)
   373                        	db_c_y	c2,s8	;;lcd_T8
+  163 00:C35A: 01             .DB $0001<<(s8-s8/$0008*$0008)
   373                        
   164                        .INCLUDE	Display\Display.asm
     1                        ; L_Display_Set_Mode_Prog_TO:
     2                        ; 	JMP		L_Display_Set_Mode_Prog
     3                        ; L_Display_Normal_Prog:
     4                        ; 	BBS6	Sys_Flag_A,L_Display_Alarm_Normal_Prog
     5                        ; 	LDA		R_Close_All_Dis
     6                        ; 	BNE		L_Display_Alarm_Normal_Prog;当全显时不做要求
     7                        ; 	JSR		L_Dis_Alm_Snz_Symbol_Prog
     8                        ; 	BBS3	Sys_Flag_A,L_Display_Set_Mode_Prog_TO
     9                        ; 	CLD
    10                        ; 	LDA		R_Mode
    11                        ; 	CLC
    12                        ; 	ROL
    13                        ; 	TAX
    14                        ; 	LDA		Table_Dis_2+1,X
    15                        ; 	PHA
    16                        ; 	LDA		Table_Dis_2,X
    17                        ; 	PHA
    18                        ; 	RTS
    19                        ; Table_Dis_2:
    20                        ; 	DW		L_Display_Time_Normal_Prog-1
    21                        ; 	DW		L_Display_Alarm_Normal_Prog-1
    22                        ; 	DW		L_Display_Postive_Timer_Set_Mode_Prog-1;正计时的正常计时自动退出
    23                        ; 	DW		L_Display_Another_Time_Normal_Prog-1
    24                        ; 	DW		L_Display_Destive_Timer_Normal_Prog-1
    25                        
    26                        
    27                        ; L_Display_Time_Normal_Prog:
    28                        ; 	JSR		L_Display_Time_Sec_Prog
    29                        ; 	LDA		R_Time_Sec
    30                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    31                        ; 	JSR		L_Display_Time_Min_Prog
    32                        ; 	LDA		R_Time_Min
    33                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    34                        ; 	JSR		L_Display_Time_Hr_Prog
    35                        ; 	LDA		R_Time_Hr
    36                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    37                        ; 	JSR		L_Display_Time_Day_Prog
    38                        ; 	JSR		L_Display_Time_Month_Prog
    39                        ; 	JSR		L_Clr_Time_Week_Prog
    40                        ; 	JMP		L_Display_Time_Week_Prog
    41                        
    42                        
    43                        
    44                        ; L_Display_Postive_Timer_Set_Mode_Prog:
    45                        ; L_Display_Alarm_Normal_Prog:
    46                        ; L_Display_Alarm_Normal_Prog_OUT:
    47                        ; 	RTS
    48                        
    49                        ; L_Display_Destive_Timer_Normal_Prog:
    50                        ; 	JSR		L_Display_Destive_Timer_Sec_Prog
    51                        ; 	LDA		R_Timer_Sec_Countdown
    52                        ; 	CMP		#59
    53                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    54                        ; 	JSR		L_Display_Destive_Timer_Min_Prog
    55                        ; 	LDA		R_Timer_Min_Countdown
    56                        ; 	CMP		#59
    57                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    58                        ; 	JMP		L_Display_Destive_Timer_Hr_Prog
    59                        
    60                        ; L_Display_Another_Time_Normal_Prog:
    61                        ; 	JSR		L_Display_Time_Sec_Prog
    62                        ; 	LDA		R_Time_Sec
    63                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    64                        ; 	JSR		L_Display_Another_Time_Min_Prog
    65                        ; 	LDA		R_Time_Min_Another
    66                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    67                        ; 	JMP		L_Display_Another_Time_Hr_Prog
    68                        
    69                        
    70                        
    71                        
    72                        
    73                        ; L_Display_Postive_Timer_Normal_Prog:
    74                        ; 	BBR0	Sys_Flag_D,L_Display_Alarm_Normal_Prog;没有开始正计时是不显示
    75                        ; 	BBS5	Sys_Flag_D,L_Display_Alarm_Normal_Prog;若有中途测量，不显示
    76                        ; 	JSR		L_Display_Positive_Timer_Sec_Prog
    77                        ; 	LDA		R_Timer_Sec
    78                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    79                        ; 	JSR		L_Display_Positive_Timer_Min_Prog
    80                        ; 	LDA		R_Timer_Hr
    81                        ; 	BNE		L_Display_Alarm_Normal_Prog_OUT
    82                        ; 	JMP		L_Display_Positive_Timer_Hr_Prog
    83                        
    84                        ; L_Display_Set_Mode_Prog:
    85                        ; 	CLD
    86                        ; 	LDA		R_Mode
    87                        ; 	CLC
    88                        ; 	ROL
    89                        ; 	TAX
    90                        ; 	LDA		Table_Dis_3+1,X
    91                        ; 	PHA
    92                        ; 	LDA		Table_Dis_3,X
    93                        ; 	PHA
    94                        ; 	RTS
    95                        
    96                        ; Table_Dis_3:
    97                        ; 	DW		L_Display_Time_Set_Mode_Prog-1
    98                        ; 	DW		L_Display_Alarm_Set_Mode_Prog-1
    99                        ; 	DW		L_Display_Postive_Timer_Set_Mode_Prog-1
   100                        ; 	DW		L_Display_Another_Time_Set_Mode_Prog-1
   101                        ; 	DW		L_Display_Destive_Timer_Set_Mode_Prog-1
   102                        
   103                        
   104                        
   105                        
   106                        
   107                        ; L_Display_Time_Year_Prog_TO:
   108                        ; 	JSR		L_Clr_col_Prog
   109                        ; 	JSR		L_Clr_lcd_AM_Prog
   110                        ; 	JSR		L_Clr_lcd_PM_Prog
   111                        ; 	JSR		L_Clr_Sec_Prog
   112                        ; 	JSR		L_Clr_col_Prog
   113                        ; 	JMP		L_Display_Time_Year_Prog
   114                        ; L_Display_Time_Set_Mode_Prog:
   115                        ; 	JSR		L_Display_Time_Month_Prog
   116                        ; 	JSR		L_Display_Time_Day_Prog
   117                        ; 	LDA		R_Mode_Set
   118                        ; 	CMP		#3
   119                        ; 	BEQ		L_Display_Time_Year_Prog_TO
   120                        ; 	JSR		L_Dis_col_Prog
   121                        ; 	JMP		L_Display_Time_Prog_Normal_Prog
   122                        
   123                        
   124                        
   125                        
   126                        ; L_Display_Prog:
   127                        ; 	JSR		L_Dis_Alm_Snz_Symbol_Prog
   128                        ; 	JSR		L_Dis_sig_Prog
   129                        ; 	JSR		L_Dis_col_Prog
   130                        ; 	CLD
   131                        ; 	LDA		R_Mode
   132                        ; 	CLC
   133                        ; 	ROL
   134                        ; 	TAX
   135                        ; 	LDA		Table_Dis_1+1,X
   136                        ; 	PHA
   137                        ; 	LDA		Table_Dis_1,X
   138                        ; 	PHA
   139                        ; L_Display_Prog_1:
   140                        ; 	RTS
   141                        ; Table_Dis_1:
   142                        ; 	DW		L_Display_Time_Prog-1
   143                        ; 	DW		L_Display_Alarm_Prog-1
   144                        ; 	DW		L_Display_Postive_Timer_Prog-1
   145                        ; 	DW		L_Display_Another_Time_Prog-1
   146                        ; 	DW		L_Display_Destive_Timer_Prog-1
   147                        ; L_Display_Time_Prog:
   148                        ; 	JSR		L_Display_Time_Week_Prog
   149                        ; L_Display_Time_Prog_Normal_Prog:
   150                        ; 	JSR		L_Display_Time_Sec_Prog
   151                        ; 	JSR		L_Display_Time_Min_Prog
   152                        ; 	JSR		L_Display_Time_Hr_Prog
   153                        ; 	RTS
   154                        
   155                        ; L_Display_Alarm_Prog:
   156                        ; 	JSR		L_Display_Alarm_Clock_AL_Symbol_Prog
   157                        ; L_Display_Alarm_Set_Mode_Prog:
   158                        ; 	JSR		L_Display_Alarm_Clock_Hr_Prog
   159                        ; 	JSR		L_Display_Alarm_Clock_Min_Prog
   160                        ; 	RTS
   161                        
   162                        
   163                        
   164                        
   165                        ; L_Display_Postive_Timer_Prog:
   166                        ; 	JSR		L_Display_Positive_Timer_Sec_Prog
   167                        ; 	JSR		L_Display_Positive_Timer_Min_Prog
   168                        ; 	JSR		L_Display_Positive_Timer_Hr_Prog
   169                        ; 	JMP		L_Display_Positive_Timer_ST_Prog
   170                        
   171                        
   172                        
   173                        
   174                        ; L_Display_Destive_Timer_Prog:
   175                        ; 	JSR		L_Display_Destive_Timer_TR_Symbol_Prog
   176                        ; L_Display_Destive_Timer_Set_Mode_Prog:
   177                        ; 	JSR		L_Display_Destive_Timer_Sec_Prog
   178                        ; 	JSR		L_Display_Destive_Timer_Min_Prog
   179                        ; 	JSR		L_Display_Destive_Timer_Hr_Prog
   180                        
   181                        ; 	RTS
   182                        ; L_Display_Another_Time_Prog:
   183                        ; 	JSR		L_Display_Another_Time_DT_Symbol_Prog
   184                        ; L_Display_Another_Time_Set_Mode_Prog:
   185                        ; 	JSR		L_Display_Time_Sec_Prog
   186                        ; 	JSR		L_Display_Another_Time_Min_Prog
   187                        ; 	JSR		L_Display_Another_Time_Hr_Prog
   188                        
   189                        ; 	RTS
   190                        
   191                        
   192                        
   193                        
   194                        
   195                        
   195                        
   165                        .INCLUDE	Display\Display_Time.asm
     1                        L_Display_Another_Time_Min_Prog:
     2 00:C35B: 73 AF         	LDA		R_Time_Min_Another
     3 00:C35D: 16 6A C5      	JMP		L_Display_lcd_Prog_Normal_Min
     4                        L_Display_Another_Time_Hr_Prog:
     5 00:C360: 73 B0         	LDA		R_Time_Hr_Another
     6 00:C362: 16 1D C5      	JMP		L_Display_lcd_Prog_Normal_Hr
     7                        L_Display_Another_Time_DT_Symbol_Prog:
     8 00:C365: 53 00         	LDA		#0
     9 00:C367: 15 F2 C4      	JSR		L_Display_lcd_d10_Prog_Normal
    10 00:C36A: 53 0F         	LDA		#15
    11 00:C36C: 15 F8 C4      	JSR		L_Display_lcd_d9_Prog_Normal
    12 00:C36F: 15 77 C4      	JSR		L_Dis_lcd_10H_Prog
    13 00:C372: 15 6F C4      	JSR		L_Dis_lcd_9H_Prog
    14 00:C375: 09            	RTS
    15                        
    16                        
    17                        L_Display_Time_Date_Prog:
    18 00:C376: 15 79 C5      	JSR		L_Clr_All_8Bit_Prog
    19 00:C379: 15 B3 C4      	JSR		L_Clr_col_Prog
    20 00:C37C: 15 9C C3      	JSR		L_Display_Time_Day_Prog
    21 00:C37F: 15 A1 C3      	JSR		L_Display_Time_Month_Prog
    22 00:C382: 15 A6 C3      	JSR		L_Display_Time_Year_Prog
    23 00:C385: 5E 23         	LDX		#lcd_d6
    24 00:C387: 53 0B         	LDA		#11
    25 00:C389: 15 1E C2      	JSR		L_Dis_8Bit_DigitDot_Prog
    26 00:C38C: 09            	RTS
    27                        
    28                        
    29                        
    30                        ;===============================================
    31                        
    32                        L_Display_Time_Sec_Prog:
    33 00:C38D: 73 A8         	LDA		R_Time_Sec
    34 00:C38F: 16 55 C5      	JMP		L_Display_lcd_Prog_Normal_Sec
    35                        ;======================================
    36                        L_Display_Time_Min_Prog:
    37 00:C392: 73 A9         	LDA		R_Time_Min
    38 00:C394: 16 6A C5      	JMP		L_Display_lcd_Prog_Normal_Min
    39                        ;=====================================
    40                        L_Display_Time_Hr_Prog:
    41 00:C397: 73 AA         	LDA		R_Time_Hr
    42 00:C399: 16 1D C5      	JMP		L_Display_lcd_Prog_Normal_Hr
    43                        ;=====================================
    44                        L_Display_Time_Day_Prog:
    45 00:C39C: 73 AB         	LDA		R_Time_Day
    46 00:C39E: 16 3D C5      	JMP		L_Display_lcd_Prog_Normal_Day
    47                        ;=====================================
    48                        L_Display_Time_Month_Prog:
    49 00:C3A1: 73 AC         	LDA		R_Time_Month
    50 00:C3A3: 16 49 C5      	JMP		L_Display_lcd_Prog_Normal_Month
    51                        ;========================================
    52                        L_Display_Time_Year_Prog:
    53 00:C3A6: 73 AD         	LDA		R_Time_Year
    54 00:C3A8: 16 20 C5      	JMP		L_Display_lcd_Prog_Normal_Timer
    55                        
    56                        ;============================================
    57                        L_Display_Time_Week_Prog:;两位显示数字的
    58 00:C3AB: 15 E5 C3      	JSR		L_Dis_week_Usually
    59 00:C3AE: 06            	CLD
    60 00:C3AF: 73 AE             LDA     R_Time_Week
    61 00:C3B1: 04                CLC
    62 00:C3B2: 18                ROL
    63 00:C3B3: 1B                TAX
    64 00:C3B4: 63 BE C3          LDA     Table_Dis_Week+1,X
    65 00:C3B7: 0A                PHA
    66 00:C3B8: 63 BD C3          LDA     Table_Dis_Week,X
    67 00:C3BB: 0A                PHA
    68 00:C3BC: 09                RTS
    69                        Table_Dis_Week:
    70 00:C3BD: E3 C3         	DW		L_Display_Time_Sunday_Prog-1
    71 00:C3BF: CA C3         	DW		L_Display_Time_Monday_Prog-1
    72 00:C3C1: D1 C3         	DW		L_Display_Time_Tuesday_Prog-1
    73 00:C3C3: D5 C3         	DW		L_Display_Time_WednesDay_Prog-1
    74 00:C3C5: DC C3         	DW		L_Display_Time_Thursday_Prog-1
    75 00:C3C7: E0 C3         	DW		L_Display_Time_Friday_Prog-1
    76 00:C3C9: E3 C3         	DW		L_Display_Time_Saturday_Prog-1
    77                        
    78                        
    79                        
    80                        L_Display_Time_Monday_Prog:
    81 00:C3CB: 15 7B C4      	JSR		L_Dis_lcd_10J_Prog
    82 00:C3CE: 15 77 C4      	JSR		L_Dis_lcd_10H_Prog
    83 00:C3D1: 09                RTS
    84                        
    85                        L_Display_Time_Tuesday_Prog:
    86 00:C3D2: 15 77 C4      	JSR		L_Dis_lcd_10H_Prog
    87 00:C3D5: 09            	RTS
    88                        L_Display_Time_WednesDay_Prog:
    89 00:C3D6: 15 73 C4      	JSR		L_Dis_lcd_10I_Prog
    90 00:C3D9: 15 7B C4      	JSR		L_Dis_lcd_10J_Prog
    91 00:C3DC: 09            	RTS
    92                        L_Display_Time_Thursday_Prog:
    93 00:C3DD: 15 77 C4      	JSR		L_Dis_lcd_10H_Prog
    94 00:C3E0: 09            	RTS
    95                        L_Display_Time_Friday_Prog:
    96 00:C3E1: 15 6F C4      	JSR		L_Dis_lcd_9H_Prog
    97                        
    98                        L_Display_Time_Saturday_Prog:
    99                        L_Display_Time_Sunday_Prog:
   100 00:C3E4: 09            	RTS
   101                        
   102                        L_Dis_week_Usually:
   103 00:C3E5: 73 AE         	LDA		R_Time_Week
   104 00:C3E7: 04            	CLC
   105 00:C3E8: 18            	ROL
   106 00:C3E9: 7F F2         	STA		P_Temp+4
   107 00:C3EB: 1B            	TAX
   108 00:C3EC: 63 FD C3      	LDA		Table_week,X
   109 00:C3EF: 15 F8 C4      	JSR		L_Display_lcd_d9_Prog_Normal
   110 00:C3F2: 73 F2         	LDA		P_Temp+4
   111 00:C3F4: 03            	INC
   112 00:C3F5: 1B            	TAX
   113 00:C3F6: 63 FD C3      	LDA		Table_week,X
   114 00:C3F9: 15 F2 C4      	JSR		L_Display_lcd_d10_Prog_Normal
   115 00:C3FC: 09            	RTS
   116                        
   117                        Table_week:
   118                        
   119 00:C3FD: 10            	.byte	16
   120 00:C3FE: 05            	.byte	5
   121                        
   122                        
   123 00:C3FF: 00            	.byte	0
   124 00:C400: 0E            	.byte	14
   125                        
   126                        
   127 00:C401: 10            	.byte	16
   128 00:C402: 0F            	.byte	15
   129                        
   130                        
   131 00:C403: 11            	.byte	17
   132 00:C404: 10            	.byte	16
   133                        
   134                        
   135 00:C405: 0C            	.byte	12
   136 00:C406: 0F            	.byte	15
   137                        
   138                        
   139 00:C407: 12            	.byte	18
   140 00:C408: 13            	.byte	19
   141                        
   142                        
   143 00:C409: 12            	.byte	18
   144 00:C40A: 05            	.byte	5
   145                        
   146                        
   147                        
   148                        ; L_Display_Time_Week_Prog:;三位显示数字的
   149                        ; 	CLD
   150                        ;     LDA     R_Time_Week
   151                        ;     CLC
   152                        ;     ROL
   153                        ;     TAX
   154                        ;     LDA     Table_Dis_Week+1,X
   155                        ;     PHA
   156                        ;     LDA     Table_Dis_Week,X
   157                        ;     PHA
   158                        ;     RTS
   159                        ; Table_Dis_Week:
   160                        ; 	DW		L_Display_Time_Sunday_Prog-1
   161                        ; 	DW		L_Display_Time_Monday_Prog-1
   162                        ; 	DW		L_Display_Time_Tuesday_Prog-1
   163                        ; 	DW		L_Display_Time_WednesDay_Prog-1
   164                        ; 	DW		L_Display_Time_Thursday_Prog-1
   165                        ; 	DW		L_Display_Time_Friday_Prog-1
   166                        ; 	DW		L_Display_Time_Saturday_Prog-1
   167                        
   168                        
   169                        
   170                        ; L_Display_Time_Monday_Prog:
   171                        ; 	JSR		L_Dis_lcd_13J_Prog
   172                        ; 	JSR		L_Dis_lcd_13H_Prog
   173                        ; 	JSR		L_Dis_lcd_11H_Prog
   174                        ; 	BRA		L_Dis_week_Usually
   175                        ; L_Display_Time_Tuesday_Prog:
   176                        ; 	JSR		L_Dis_lcd_13H_Prog
   177                        ; 	BRA		L_Dis_week_Usually
   178                        ; L_Display_Time_WednesDay_Prog:
   179                        ; 	JSR		L_Dis_lcd_13I_Prog
   180                        ; 	JSR		L_Dis_lcd_13J_Prog
   181                        ; 	JSR		L_Dis_lcd_11H_Prog
   182                        ; 	JSR		L_Dis_lcd_11I_Prog
   183                        ; 	BRA		L_Dis_week_Usually
   184                        ; L_Display_Time_Thursday_Prog:
   185                        ; 	JSR		L_Dis_lcd_13H_Prog
   186                        ; 	BRA		L_Dis_week_Usually
   187                        ; L_Display_Time_Friday_Prog:
   188                        ; 	JSR		L_Dis_lcd_12H_Prog
   189                        ; 	BRA		L_Dis_week_Usually
   190                        ; L_Display_Time_Saturday_Prog:
   191                        ; 	JSR		L_Dis_lcd_11H_Prog
   192                        ; 	BRA		L_Dis_week_Usually
   193                        ; L_Display_Time_Sunday_Prog:
   194                        ; 	JSR		L_Dis_lcd_11H_Prog
   195                        ; L_Dis_week_Usually:
   196                        ; 	LDA		R_Time_Week
   197                        ; 	CLC
   198                        ; 	ROL
   199                        ; 	ADC		R_Time_Week
   200                        ; 	STA		P_Temp+4
   201                        ; 	TAX
   202                        ; 	LDA		Table_week,X
   203                        ; 	JSR		L_Display_lcd_d11_Prog_Normal
   204                        ; 	LDA		P_Temp+4
   205                        ; 	INC
   206                        ; 	TAX
   207                        ; 	LDA		Table_week,X
   208                        ; 	JSR		L_Display_lcd_d12_Prog_Normal
   209                        ; 	LDA		P_Temp+4
   210                        ; 	INC
   211                        ; 	INC
   212                        ; 	TAX
   213                        ; 	LDA		Table_week,X
   214                        ; 	JSR		L_Display_lcd_d13_Prog_Normal
   215                        ; 	RTS
   216                        
   217                        ; Table_week:
   218                        ; 	.byte	14
   219                        ; 	.byte	16
   220                        ; 	.byte	5
   221                        
   222                        ; 	.byte	14
   223                        ; 	.byte	0
   224                        ; 	.byte	14
   225                        
   226                        ; 	.byte	17
   227                        ; 	.byte	16
   228                        ; 	.byte	15
   229                        
   230                        ; 	.byte	0
   231                        ; 	.byte	17
   232                        ; 	.byte	16
   233                        
   234                        ; 	.byte	16
   235                        ; 	.byte	12
   236                        ; 	.byte	15
   237                        
   238                        ; 	.byte	1
   239                        ; 	.byte	18
   240                        ; 	.byte	19
   241                        
   242                        ; 	.byte	15
   243                        ; 	.byte	18
   244                        ; 	.byte	5
   244                        
   166                        .INCLUDE	Display\Display_Alarm.asm
     1                        
     2                        ;======================================
     3                        L_Display_Alarm_Clock_Min_Prog:
     4 00:C40B: 73 B5         	LDA		R_Alarm_Clock_Min
     5 00:C40D: 16 6A C5      	JMP		L_Display_lcd_Prog_Normal_Min
     6                        ;=====================================
     7                        L_Display_Alarm_Clock_Hr_Prog:
     8 00:C410: 73 B6         	LDA		R_Alarm_Clock_Hr
     9 00:C412: 16 1D C5      	JMP		L_Display_lcd_Prog_Normal_Hr
    10                        ;=====================================
    11                        ; L_Display_Alarm_Clock_Day_Prog:
    12                        ; 	LDA		R_Alarm_Clock_Day
    13                        ;     BEQ     L_Dis_Minus_Prog_Day
    14                        ; 	JMP		L_Display_lcd_Prog_Normal_Day
    15                        ; ;=====================================
    16                        ; L_Display_Alarm_Clock_Month_Prog:
    17                        ; 	LDA		R_Alarm_Clock_Month
    18                        ;     BEQ     L_Dis_Minus_Prog_Month
    19                        ; 	JMP		L_Display_lcd_Prog_Normal_Month
    20                        ;===================================
    21                        ; L_Display_Alarm_Hourly_Prog:
    22                        ;     LDA     #0
    23                        ;     JSR     L_Display_lcd_Prog_Normal_Min
    24                        ;     JSR     L_Clr_Hr_Prog
    25                        ;     RTS
    26                        ;====================================
    27                        L_Display_Alarm_Clock_AL_Symbol_Prog:
    28 00:C415: 53 12             LDA     #18
    29 00:C417: 5E 3F             LDX     #lcd_d10
    30 00:C419: 15 1E C2          JSR     L_Dis_8Bit_DigitDot_Prog
    31 00:C41C: 53 14             LDA     #20
    32 00:C41E: 5E 38             LDX     #lcd_d9
    33 00:C420: 15 1E C2          JSR     L_Dis_8Bit_DigitDot_Prog
    34 00:C423: 09                RTS
    35                        
    36                        
    37                        ; L_Dis_Minus_Prog_Day:
    38                        ;     LDA     #11
    39                        ;     LDX     #lcd_d7
    40                        ;     JSR     L_Dis_8Bit_DigitDot_Prog
    41                        ;     LDA     #11
    42                        ;     LDX     #lcd_d8
    43                        ;     JMP     L_Dis_8Bit_DigitDot_Prog
    44                        
    45                        ; L_Dis_Minus_Prog_Month:
    46                        ;     LDA     #11
    47                        ;     LDX     #lcd_d9
    48                        ;     JSR     L_Dis_8Bit_DigitDot_Prog
    49                        ;     LDA     #10
    50                        ;     LDX     #lcd_d10
    51                        ;     JMP     L_Dis_8Bit_DigitDot_Prog
    51                        
   167                        .INCLUDE	Display\Display_Timer.asm
     1                        L_Display_Positive_Timer_Sec_Prog:
     2 00:C424: 73 B2         	LDA		R_Timer_Sec
     3 00:C426: 16 55 C5      	JMP		L_Display_lcd_Prog_Normal_Sec
     4                        ;======================================
     5                        L_Display_Positive_Timer_Min_Prog:
     6 00:C429: 73 B3         	LDA		R_Timer_Min
     7 00:C42B: 16 6A C5      	JMP		L_Display_lcd_Prog_Normal_Min
     8                        ;=====================================
     9                        L_Display_Positive_Timer_Hr_Prog:
    10 00:C42E: 73 B4         	LDA		R_Timer_Hr
    11 00:C430: 16 20 C5      	JMP		L_Display_lcd_Prog_Normal_Timer
    12                        ;=====================================
    13                        
    14                        L_Display_Positive_Timer_ST_Prog:
    15 00:C433: 53 05             LDA     #5
    16 00:C435: 15 F2 C4          JSR     L_Display_lcd_d10_Prog_Normal
    17 00:C438: 53 0F             LDA     #15
    18 00:C43A: 15 F8 C4          JSR     L_Display_lcd_d9_Prog_Normal
    19 00:C43D: 15 6F C4          JSR     L_Dis_lcd_9H_Prog
    20 00:C440: 09            	RTS
    21                        
    22                        ; ;上面是正计时显示函数
    23                        ; ;==========================================
    24                        ; L_Display_Destive_Timer_Sec_Prog:
    25                        ; 	LDA		R_Timer_Sec_Countdown
    26                        ; 	JMP		L_Display_lcd_Prog_Normal_Sec
    27                        ; ;======================================
    28                        ; L_Display_Destive_Timer_Min_Prog:
    29                        ; 	LDA		R_Timer_Min_Countdown
    30                        ; 	JMP		L_Display_lcd_Prog_Normal_Min
    31                        ; ;=====================================
    32                        ; L_Display_Destive_Timer_Hr_Prog:
    33                        ; 	LDA		R_Timer_Hr_Countdown
    34                        ; 	JMP		L_Display_lcd_Prog_Normal_Timer
    35                        
    36                        ; L_Display_Destive_Timer_TR_Symbol_Prog:
    37                        ;     LDA     #15
    38                        ;     JSR     L_Display_lcd_d10_Prog_Normal
    39                        ;     LDA     #18
    40                        ;     JSR     L_Display_lcd_d9_Prog_Normal
    41                        ; 	JSR		L_Dis_lcd_10H_Prog
    42                        ;     JSR     L_Dis_lcd_9H_Prog
    43                        ; 	RTS
    43                        
   168                        .INCLUDE	Display\Display_Symbol.asm
     1                        ;显示闹钟标志，贪睡标志的清除
     2                        L_Clr_Alm_Snz_Symbol_Prog:
     3 00:C441: 15 BE C4          JSR     L_Clr_lcd_Alm_Prog
     4                        L_Clr_Alm_Snz_Symbol_Prog_1:
     5 00:C444: 16 C2 C4          JMP     L_Clr_lcd_Snz_Prog
     6                        RTS_1:
     7 00:C447: 09                RTS
     8                        L_Dis_Alm_Snz_Symbol_Noraml_Prog:
     9 00:C448: 34 9F FC          BBR4    Sys_Flag_A,RTS_1;闹铃没有响是，不做显示
    10                        L_Dis_Alm_Snz_Symbol_Prog:
    11 00:C44B: 73 B7             LDA     R_Alarm_Mode
    12 00:C44D: 13 F2             BEQ     L_Clr_Alm_Snz_Symbol_Prog
    13 00:C44F: 15 7F C4          JSR     L_Dis_lcd_Alm_Prog
    14 00:C452: 73 B7             LDA     R_Alarm_Mode
    15 00:C454: 56 02             CMP     #2
    16 00:C456: 12 EC             BNE     L_Clr_Alm_Snz_Symbol_Prog_1
    17 00:C458: 16 83 C4          JMP     L_Dis_lcd_Snz_Prog
    18 00:C45B: 15 62 C2          JSR     F_DispSymbol
    19                        ;========================================
    20                        L_Dis_sig_Prog:
    21 00:C45E: 39 A1 26          BBS1    Sys_Flag_C,L_Dis_lcd_Sig_Prog
    22 00:C461: 16 C6 C4          JMP     L_Clr_lcd_Sig_Prog
    23                        
    24                        L_Dis_col_Prog:
    25 00:C464: 5E 46             LDX     #lcd_col
    26 00:C466: 15 62 C2          JSR     F_DispSymbol
    27 00:C469: 5E 47             LDX     #lcd_col2
    28                        L_Dis_Symbol_Prog:
    29 00:C46B: 15 62 C2          JSR     F_DispSymbol
    30 00:C46E: 09                RTS
    31                        L_Dis_lcd_9H_Prog:
    32 00:C46F: 5E 48         	LDX     #lcd_9H
    33 00:C471: 17 F8             BRA		L_Dis_Symbol_Prog
    34                        L_Dis_lcd_10I_Prog:
    35 00:C473: 5E 49             LDX     #lcd_10I
    36 00:C475: 17 F4             BRA		L_Dis_Symbol_Prog
    37                        L_Dis_lcd_10H_Prog:
    38 00:C477: 5E 4A         	LDX     #lcd_10H
    39 00:C479: 17 F0             BRA		L_Dis_Symbol_Prog
    40                        L_Dis_lcd_10J_Prog:
    41 00:C47B: 5E 4B             LDX     #lcd_10J
    42 00:C47D: 17 EC             BRA		L_Dis_Symbol_Prog
    43                        L_Dis_lcd_Alm_Prog:
    44 00:C47F: 5E 4C             LDX     #lcd_ALM
    45 00:C481: 17 E8             BRA		L_Dis_Symbol_Prog
    46                        L_Dis_lcd_Snz_Prog:
    47 00:C483: 5E 4D             LDX     #lcd_SNZ
    48 00:C485: 17 E4             BRA		L_Dis_Symbol_Prog
    49                        L_Dis_lcd_Sig_Prog:
    50 00:C487: 5E 4E             LDX     #lcd_SIG
    51 00:C489: 17 E0             BRA		L_Dis_Symbol_Prog
    52                        L_Dis_lcd_AM_Prog:
    53 00:C48B: 5E 4F             LDX     #lcd_AM
    54 00:C48D: 17 DC             BRA		L_Dis_Symbol_Prog
    55                        L_Dis_lcd_PM_Prog:
    56 00:C48F: 5E 50             LDX     #lcd_PM
    57 00:C491: 17 D8             BRA		L_Dis_Symbol_Prog
    58                        
    59                        L_Dis_lcd_T1_Prog:
    60 00:C493: 5E 56             LDX     #lcd_T1
    61 00:C495: 17 D4             BRA		L_Dis_Symbol_Prog
    62                        L_Dis_lcd_T2_Prog:
    63 00:C497: 5E 57             LDX     #lcd_T2
    64 00:C499: 17 D0             BRA		L_Dis_Symbol_Prog
    65                        L_Dis_lcd_T3_Prog:
    66 00:C49B: 5E 58             LDX     #lcd_T3
    67 00:C49D: 17 CC             BRA		L_Dis_Symbol_Prog
    68                        
    69                        L_Dis_lcd_T4_Prog:
    70 00:C49F: 5E 59             LDX     #lcd_T4
    71 00:C4A1: 17 C8             BRA		L_Dis_Symbol_Prog
    72                        
    73                        L_Dis_lcd_T5_Prog:
    74 00:C4A3: 5E 5A             LDX     #lcd_T5
    75 00:C4A5: 17 C4             BRA		L_Dis_Symbol_Prog
    76                        
    77                        L_Dis_lcd_T6_Prog:
    78 00:C4A7: 5E 5B             LDX     #lcd_T6
    79 00:C4A9: 17 C0             BRA		L_Dis_Symbol_Prog
    80                        
    81                        L_Dis_lcd_T7_Prog:
    82 00:C4AB: 5E 5C             LDX     #lcd_T7
    83 00:C4AD: 17 BC             BRA		L_Dis_Symbol_Prog
    84                        
    85                        L_Dis_lcd_T8_Prog:
    86 00:C4AF: 5E 5D             LDX     #lcd_T8
    87 00:C4B1: 17 B8             BRA		L_Dis_Symbol_Prog
    88                        
    89                        
    90                        
    91                        ;================================
    92                        
    93                        
    94                        
    95                        L_Clr_col_Prog:
    96 00:C4B3: 5E 46             LDX     #lcd_col
    97 00:C4B5: 15 69 C2          JSR     F_ClrpSymbol
    98 00:C4B8: 5E 47             LDX     #lcd_col2
    99                        L_Clr_Symbol_Prog:
   100 00:C4BA: 15 69 C2          JSR     F_ClrpSymbol
   101 00:C4BD: 09                RTS
   102                        
   103                        L_Clr_lcd_Alm_Prog:
   104 00:C4BE: 5E 4C             LDX     #lcd_ALM
   105 00:C4C0: 17 F8             BRA		L_Clr_Symbol_Prog
   106                        L_Clr_lcd_Snz_Prog:
   107 00:C4C2: 5E 4D             LDX     #lcd_SNZ
   108 00:C4C4: 17 F4             BRA		L_Clr_Symbol_Prog
   109                        L_Clr_lcd_Sig_Prog:
   110 00:C4C6: 5E 4E             LDX     #lcd_SIG
   111 00:C4C8: 17 F0             BRA		L_Clr_Symbol_Prog
   112                        L_Clr_lcd_AM_Prog:
   113 00:C4CA: 5E 4F             LDX     #lcd_AM
   114 00:C4CC: 17 EC             BRA		L_Clr_Symbol_Prog
   115                        L_Clr_lcd_PM_Prog:
   116 00:C4CE: 5E 50             LDX     #lcd_PM
   117 00:C4D0: 17 E8             BRA		L_Clr_Symbol_Prog
   118                        
   119                        L_Clr_lcd_T1_Prog:
   120 00:C4D2: 5E 56             LDX     #lcd_T1
   121 00:C4D4: 17 E4             BRA		L_Clr_Symbol_Prog
   122                        L_Clr_lcd_T2_Prog:
   123 00:C4D6: 5E 57             LDX     #lcd_T2
   124 00:C4D8: 17 E0             BRA		L_Clr_Symbol_Prog
   125                        L_Clr_lcd_T3_Prog:
   126 00:C4DA: 5E 58             LDX     #lcd_T3
   127 00:C4DC: 17 DC             BRA		L_Clr_Symbol_Prog
   128                        
   129                        L_Clr_lcd_T4_Prog:
   130 00:C4DE: 5E 59             LDX     #lcd_T4
   131 00:C4E0: 17 D8             BRA		L_Clr_Symbol_Prog
   132                        
   133                        L_Clr_lcd_T5_Prog:
   134 00:C4E2: 5E 5A             LDX     #lcd_T5
   135 00:C4E4: 17 D4             BRA		L_Clr_Symbol_Prog
   136                        
   137                        L_Clr_lcd_T6_Prog:
   138 00:C4E6: 5E 5B             LDX     #lcd_T6
   139 00:C4E8: 17 D0             BRA		L_Clr_Symbol_Prog
   140                        
   141                        L_Clr_lcd_T7_Prog:
   142 00:C4EA: 5E 5C             LDX     #lcd_T7
   143 00:C4EC: 17 CC             BRA		L_Clr_Symbol_Prog
   144                        
   145                        L_Clr_lcd_T8_Prog:
   146 00:C4EE: 5E 5D             LDX     #lcd_T8
   147 00:C4F0: 17 C8             BRA		L_Clr_Symbol_Prog
   148                        
   149                        
   150                        ;==================================
   151                        
   152                        
   153                        
   154                        
   155                        
   156                        
   157                        
   158                        
   159                        
   159                        
   169                        .INCLUDE	Display\Display_Normal.asm
     1                        ;=================================
     2                        L_Display_lcd_d10_Prog_Normal:
     3 00:C4F2: 5E 3F         	LDX		#lcd_d10
     4 00:C4F4: 15 1E C2      	JSR		L_Dis_8Bit_DigitDot_Prog
     5 00:C4F7: 09            	RTS
     6                        L_Display_lcd_d9_Prog_Normal:
     7 00:C4F8: 5E 38         	LDX		#lcd_d9
     8 00:C4FA: 15 1E C2      	JSR		L_Dis_8Bit_DigitDot_Prog
     9 00:C4FD: 09            	RTS
    10                        L_Clr_Time_Week_Prog:
    11 00:C4FE: 53 0A         	LDA     #10
    12 00:C500: 15 F8 C4          JSR		L_Display_lcd_d9_Prog_Normal
    13 00:C503: 53 0A         	LDA     #10
    14 00:C505: 15 F2 C4          JSR		L_Display_lcd_d10_Prog_Normal
    15 00:C508: 5E 48         	LDX     #lcd_9H
    16 00:C50A: 15 69 C2          JSR		F_ClrpSymbol
    17 00:C50D: 5E 49             LDX     #lcd_10I
    18 00:C50F: 15 69 C2          JSR		F_ClrpSymbol
    19 00:C512: 5E 4A         	LDX     #lcd_10H
    20 00:C514: 15 69 C2          JSR		F_ClrpSymbol
    21 00:C517: 5E 4B             LDX     #lcd_10J
    22 00:C519: 15 69 C2          JSR		F_ClrpSymbol
    23 00:C51C: 09            	RTS
    24                        ;===============================
    25                        L_Display_lcd_Prog_Normal_Hr:;显示闹钟时钟小时的lcd_5，lcd6
    26 00:C51D: 15 F0 C5          JSR		L_12_24_Prog
    27                        L_Display_lcd_Prog_Normal_Timer:;显示定时器小时的显示函数
    28 00:C520: 15 CA C5          JSR		L_A_HexToHexD
    29 00:C523: 0A            	PHA
    30 00:C524: 51 0F         	AND		#$0F
    31 00:C526: 5E 07             LDX     #lcd_d2
    32 00:C528: 15 1E C2          JSR		L_Dis_8Bit_DigitDot_Prog
    33 00:C52B: 5E 00         	LDX		#lcd_d1
    34                        L_Display_lcd_Prog_Normal_1:
    35 00:C52D: 0C            	PLA
    36 00:C52E: 15 81 C2      	JSR		L_ROR_4Bit_Prog
    37 00:C531: 13 04         	BEQ		L_Display_lcd_Prog_Normal_Hr_1
    38 00:C533: 15 1E C2      	JSR		L_Dis_8Bit_DigitDot_Prog
    39 00:C536: 09            	RTS
    40                        L_Display_lcd_Prog_Normal_Hr_1:
    41 00:C537: 53 0A         	LDA		#10
    42 00:C539: 15 1E C2      	JSR		L_Dis_8Bit_DigitDot_Prog
    43 00:C53C: 09            	RTS
    44                        
    45                        
    46                        L_Display_lcd_Prog_Normal_Day:
    47 00:C53D: 0A            	PHA
    48 00:C53E: 51 0F         	AND		#$0F
    49 00:C540: 5E 31             LDX     #lcd_d8
    50 00:C542: 15 1E C2          JSR		L_Dis_8Bit_DigitDot_Prog
    51 00:C545: 5E 2A         	LDX		#lcd_d7
    52 00:C547: 17 E4         	BRA		L_Display_lcd_Prog_Normal_1
    53                        L_Display_lcd_Prog_Normal_Month:
    54 00:C549: 0A            	PHA
    55 00:C54A: 51 0F         	AND		#$0F
    56 00:C54C: 5E 1C             LDX     #lcd_d5
    57 00:C54E: 15 1E C2          JSR		L_Dis_8Bit_DigitDot_Prog
    58 00:C551: 5E 15         	LDX		#lcd_d4
    59 00:C553: 17 D8         	BRA		L_Display_lcd_Prog_Normal_1
    60                        ;====================================
    61                        L_Display_lcd_Prog_Normal_Sec:;显示秒数的lcd_1，lcd2
    62 00:C555: 15 CA C5          JSR		L_A_HexToHexD
    63                        L_Clr_lcd_Prog_Normal_Sec:
    64 00:C558: 0A            	PHA
    65 00:C559: 51 0F         	AND		#$0F
    66 00:C55B: 5E 31             LDX     #lcd_d8
    67 00:C55D: 15 1E C2          JSR		L_Dis_8Bit_DigitDot_Prog
    68 00:C560: 5E 2A         	LDX		#lcd_d7
    69                        L_Display_lcd_Prog_Normal:
    70 00:C562: 0C            	PLA
    71 00:C563: 15 81 C2      	JSR		L_ROR_4Bit_Prog
    72 00:C566: 15 1E C2      	JSR		L_Dis_8Bit_DigitDot_Prog
    73 00:C569: 09            	RTS
    74                        
    75                        ;=======================================
    76                        L_Display_lcd_Prog_Normal_Min:;显示秒数的lcd_3，lcd4
    77 00:C56A: 15 CA C5          JSR		L_A_HexToHexD
    78                        L_Clr_lcd_Prog_Normal_Min:
    79 00:C56D: 0A            	PHA
    80 00:C56E: 51 0F         	AND		#$0F
    81 00:C570: 5E 1C             LDX     #lcd_d5
    82 00:C572: 15 1E C2          JSR		L_Dis_8Bit_DigitDot_Prog
    83 00:C575: 5E 15         	LDX		#lcd_d4
    84 00:C577: 17 E9         	BRA		L_Display_lcd_Prog_Normal
    85                        
    86                        ;=============================================
    87                        L_Clr_All_8Bit_Prog:
    88 00:C579: 53 0A         	LDA		#10
    89 00:C57B: 5E 00         	LDX		#lcd_d1
    90 00:C57D: 15 1E C2      	JSR     L_Dis_8Bit_DigitDot_Prog
    91 00:C580: 53 0A         	LDA		#10
    92 00:C582: 5E 07         	LDX		#lcd_d2
    93 00:C584: 15 1E C2      	JSR     L_Dis_8Bit_DigitDot_Prog
    94 00:C587: 53 0A         	LDA		#10
    95 00:C589: 5E 0E         	LDX		#lcd_d3
    96 00:C58B: 15 1E C2      	JSR     L_Dis_8Bit_DigitDot_Prog
    97 00:C58E: 53 0A         	LDA		#10
    98 00:C590: 5E 15         	LDX		#lcd_d4
    99 00:C592: 15 1E C2      	JSR     L_Dis_8Bit_DigitDot_Prog
   100 00:C595: 53 0A         	LDA		#10
   101 00:C597: 5E 1C         	LDX		#lcd_d5
   102 00:C599: 15 1E C2      	JSR     L_Dis_8Bit_DigitDot_Prog
   103 00:C59C: 53 0A         	LDA		#10
   104 00:C59E: 5E 23         	LDX		#lcd_d6
   105 00:C5A0: 15 1E C2      	JSR     L_Dis_8Bit_DigitDot_Prog
   106 00:C5A3: 53 0A         	LDA		#10
   107 00:C5A5: 5E 2A         	LDX		#lcd_d7
   108 00:C5A7: 15 1E C2      	JSR     L_Dis_8Bit_DigitDot_Prog
   109 00:C5AA: 53 0A         	LDA		#10
   110 00:C5AC: 5E 31         	LDX		#lcd_d8
   111 00:C5AE: 15 1E C2      	JSR     L_Dis_8Bit_DigitDot_Prog
   112 00:C5B1: 15 D2 C4      	JSR		L_Clr_lcd_T1_Prog
   113 00:C5B4: 15 D6 C4      	JSR		L_Clr_lcd_T2_Prog
   114 00:C5B7: 15 DA C4      	JSR		L_Clr_lcd_T3_Prog
   115 00:C5BA: 15 DE C4      	JSR		L_Clr_lcd_T4_Prog
   116 00:C5BD: 15 E2 C4      	JSR		L_Clr_lcd_T5_Prog
   117 00:C5C0: 15 E6 C4      	JSR		L_Clr_lcd_T6_Prog
   118 00:C5C3: 15 EA C4      	JSR		L_Clr_lcd_T7_Prog
   119 00:C5C6: 15 EE C4      	JSR		L_Clr_lcd_T8_Prog
   120 00:C5C9: 09            	RTS
   120                        
   170                        .INCLUDE	Display\Tool.asm
     1                        L_A_HexToHexD:
     2 00:C5CA: 7F EE         	STA		P_Temp								; 将十进制输入保存到 P_Temp
     3 00:C5CC: 53 00         	LDA		#0									; 初始化高位寄存器
     4 00:C5CE: 7F EF         	STA		P_Temp+1							; 高位清零
     5 00:C5D0: 7F F0         	STA		P_Temp+2							; 低位清零
     6                        
     7                        L_DecToHex_Loop:
     8 00:C5D2: 73 EE         	LDA		P_Temp								; 读取当前十进制值
     9 00:C5D4: 56 0A         	CMP		#10
    10 00:C5D6: 10 09         	BCC		L_DecToHex_End						; 如果小于16，则跳到结束
    11                        
    12 00:C5D8: 00            	SEC											; 启用借位
    13 00:C5D9: 55 0A         	SBC		#10									; 减去16
    14 00:C5DB: 7F EE         	STA		P_Temp								; 更新十进制值
    15 00:C5DD: 78 EF         	INC		P_Temp+1							; 高位+1，累加十六进制的十位
    16                        
    17 00:C5DF: 17 F1         	BRA		L_DecToHex_Loop						; 重复循环
    18                        
    19                        L_DecToHex_End:
    20 00:C5E1: 73 EE         	LDA		P_Temp								; 最后剩余的值是低位
    21 00:C5E3: 7F F0         	STA		P_Temp+2							; 存入低位
    22                        
    23 00:C5E5: 73 EF         	LDA		P_Temp+1							; 将高位放入A寄存器准备结果组合
    24 00:C5E7: 04            	CLC
    25 00:C5E8: 18            	ROL
    26 00:C5E9: 18            	ROL
    27 00:C5EA: 18            	ROL
    28 00:C5EB: 18            	ROL											; 左移4次，完成乘16
    29 00:C5EC: 04            	CLC
    30 00:C5ED: 74 F0         	ADC		P_Temp+2							; 加上低位值
    31                        
    32 00:C5EF: 09            	RTS
    33                        ;===========================================
    34                        
    35                        L_12_24_Prog:;12小时和24小时切换
    36 00:C5F0: 7F EE         	STA		P_Temp
    37 00:C5F2: 3A A0 2C      	BBS2	Sys_Flag_B,L_12_24_Prog_5;判断是24小时制跳转退出
    38 00:C5F5: 73 EE         	LDA		P_Temp
    39 00:C5F7: 13 0F         	BEQ		L_12_24_Prog_1;为0是跳转
    40 00:C5F9: 56 0B         	CMP		#11
    41 00:C5FB: 13 02         	BEQ		L_12_24_Prog_4
    42 00:C5FD: 11 12         	BCS		L_12_24_Prog_3;比12大时跳转
    43                        L_12_24_Prog_4:
    44 00:C5FF: 15 8B C4      	JSR		L_Dis_lcd_AM_Prog
    45 00:C602: 15 CE C4      	JSR		L_Clr_lcd_PM_Prog
    46 00:C605: 73 EE         	LDA		P_Temp
    47                        L_12_24_Prog_OUT:
    48 00:C607: 09            	RTS
    49                        L_12_24_Prog_1:;0点
    50 00:C608: 15 8B C4      	JSR		L_Dis_lcd_AM_Prog
    51 00:C60B: 15 CE C4      	JSR		L_Clr_lcd_PM_Prog
    52 00:C60E: 53 0C         	LDA		#12
    53 00:C610: 09            	RTS
    54                        L_12_24_Prog_3:
    55 00:C611: 15 CA C4      	JSR		L_Clr_lcd_AM_Prog
    56 00:C614: 15 8F C4      	JSR		L_Dis_lcd_PM_Prog
    57 00:C617: 73 EE         	LDA		P_Temp
    58 00:C619: 56 0C         	CMP		#12
    59 00:C61B: 13 EA         	BEQ		L_12_24_Prog_OUT
    60 00:C61D: 00            	SEC
    61 00:C61E: 55 0C         	SBC		#12
    62 00:C620: 09            	RTS
    63                        L_12_24_Prog_5:
    64 00:C621: 15 CA C4      	JSR		L_Clr_lcd_AM_Prog
    65 00:C624: 15 CE C4      	JSR		L_Clr_lcd_PM_Prog
    66 00:C627: 73 EE         	LDA		P_Temp
    67                        	RTS
    67 00:C629: 09            
   171                        
   172                        
   173                        .Include	Calculator\Calculator_Base.asm
     1                        ;=====================================
     2                        ;计算器基础库2025/3/25（易码）
     3                        ;=====================================
     4                        ;8位计算器只用+3，具体加几根据MAX_DIG决定，可用去判断除数是否为0
     5                        ;，平方根运算中被开方数是否为0,以及加减法中需不需要操作数
     6                        L_Judge_Buf1_Prog:
     7 00:C62A: 53 04             LDA     #MAX_BYTE
     8 00:C62C: 7F EE             STA     P_Temp
     9 00:C62E: 73 BF             LDA		BUF1
    10 00:C630: 70 C0         	ORA		BUF1+1
    11 00:C632: 70 C1         	ORA		BUF1+2
    12 00:C634: 70 C2         	ORA		BUF1+3
    13                        	; ORA		BUF1+4
    14                        	; ORA		BUF1+5
    15 00:C636: 09            	RTS
    16                        ;=====================================
    17                        L_Judge_Buf2_Prog:
    18 00:C637: 73 C8         	LDA		BUF2
    19 00:C639: 70 C9         	ORA		BUF2+1
    20 00:C63B: 70 CA         	ORA		BUF2+2
    21 00:C63D: 70 CB         	ORA		BUF2+3
    22                        	; ORA		BUF2+4
    23                        	; ORA		BUF2+5
    24 00:C63F: 09            	RTS
    25                        ;=====================================
    26                        L_Adjust_FD_DEC_Prog:;小数点右移FD减少
    27 00:C640: 63 80 00      	LDA		RAM,X
    28 00:C643: 51 7F         	AND		#07FH
    29 00:C645: 13 0A         	BEQ		L_Adjust_FD_DEC_Prog_RTS
    30 00:C647: 06            	CLD
    31 00:C648: 00            	SEC
    32 00:C649: 63 80 00      	LDA		RAM,X
    33 00:C64C: 55 01         	SBC		#1
    34 00:C64E: 6F 80 00      	STA		RAM,X
    35                        L_Adjust_FD_DEC_Prog_RTS:
    36 00:C651: 09            	RTS
    37                        ;=====================================
    38                        L_Adjust_FD_INC_Prog:;小数点左移FD增加
    39 00:C652: 63 80 00      	LDA		RAM,X
    40 00:C655: 51 7F         	AND		#07FH
    41 00:C657: 12 0A         	BNE		L_Adjust_FD_INC_Prog_RTS
    42 00:C659: 06            	CLD
    43 00:C65A: 04            	CLC
    44 00:C65B: 53 01         	LDA		#1
    45 00:C65D: 64 80 00      	ADC		RAM,X
    46 00:C660: 6F 80 00      	STA		RAM,X
    47                        L_Adjust_FD_INC_Prog_RTS:
    48 00:C663: 09            	RTS
    49                        ;=====================================
    50                        ;=====================================
    51                        ;具体加几根据MAX_DIG决定,
    52                        ;
    53                        L_Move_Left_One_Bit_Prog:
    54 00:C664: 04                CLC
    55                        L_Move_Left_One_Bit_Prog_C:
    56 00:C665: 6A 80 00      	ROL		RAM, X
    57 00:C668: 6A 81 00      	ROL		RAM+1, X
    58 00:C66B: 6A 82 00      	ROL		RAM+2, X
    59 00:C66E: 6A 83 00      	ROL		RAM+3, X
    60 00:C671: 6A 84 00      	ROL		RAM+4, X
    61 00:C674: 6A 85 00      	ROL		RAM+5, X
    62 00:C677: 6A 86 00      	ROL		RAM+6, X
    63 00:C67A: 6A 87 00      	ROL		RAM+7, X
    64 00:C67D: 09                RTS
    65                        ;=====================================
    66                        L_Move_Left_One_DIG_Prog:;；向左平移了1个DIG位数
    67 00:C67E: 15 64 C6          JSR     L_Move_Left_One_Bit_Prog
    68 00:C681: 15 64 C6          JSR     L_Move_Left_One_Bit_Prog
    69 00:C684: 15 64 C6          JSR     L_Move_Left_One_Bit_Prog
    70 00:C687: 15 64 C6          JSR     L_Move_Left_One_Bit_Prog
    71 00:C68A: 09                RTS
    72                        ;=====================================
    73                        L_Move_Left_Two_DIG_Prog:;向左平移了2个DIG位数
    74 00:C68B: 63 86 00      	LDA		RAM+6,X
    75 00:C68E: 6F 87 00      	STA		RAM+7,X
    76 00:C691: 63 85 00      	LDA		RAM+5,X
    77 00:C694: 6F 86 00      	STA		RAM+6,X
    78 00:C697: 63 84 00      	LDA		RAM+4,X
    79 00:C69A: 6F 85 00      	STA		RAM+5,X
    80 00:C69D: 63 83 00      	LDA		RAM+3,X
    81 00:C6A0: 6F 84 00      	STA		RAM+4,X
    82 00:C6A3: 63 82 00      	LDA		RAM+2,X
    83 00:C6A6: 6F 83 00      	STA		RAM+3,X
    84 00:C6A9: 63 81 00      	LDA		RAM+1,X
    85 00:C6AC: 6F 82 00      	STA		RAM+2,X
    86 00:C6AF: 63 80 00      	LDA		RAM,X
    87 00:C6B2: 6F 81 00      	STA		RAM+1,X
    88 00:C6B5: 53 00         	LDA		#0
    89 00:C6B7: 6F 80 00      	STA		RAM,X
    90 00:C6BA: 09            	RTS
    91                        
    92                        ;=====================================
    93                        L_Move_Max_DIG_Prog:;可能用于数值转换
    94 00:C6BB: 15 8B C6          JSR     L_Move_Left_Two_DIG_Prog
    95 00:C6BE: 15 8B C6          JSR     L_Move_Left_Two_DIG_Prog
    96 00:C6C1: 15 8B C6          JSR     L_Move_Left_Two_DIG_Prog
    97 00:C6C4: 15 8B C6          JSR     L_Move_Left_Two_DIG_Prog
    98 00:C6C7: 09                RTS
    99                        ;=====================================
   100                        ;具体加几根据MAX_DIG决定,
   101                        ;
   102                        L_Move_Right_One_Bit_Prog:
   103 00:C6C8: 04                CLC
   104                        L_Move_Right_One_Bit_Prog_C:
   105 00:C6C9: 6B 87 00          ROR		RAM+7,X
   106 00:C6CC: 6B 86 00      	ROR		RAM+6,X
   107 00:C6CF: 6B 85 00      	ROR		RAM+5,X
   108 00:C6D2: 6B 84 00      	ROR		RAM+4,X
   109 00:C6D5: 6B 83 00      	ROR		RAM+3,X
   110 00:C6D8: 6B 82 00      	ROR		RAM+2,X
   111 00:C6DB: 6B 81 00      	ROR		RAM+1,X
   112 00:C6DE: 6B 80 00      	ROR		RAM,X
   113 00:C6E1: 09                RTS
   114                        ;=====================================
   115                        L_Move_Right_One_DIG_Prog:;；向右平移了1个DIG位数
   116 00:C6E2: 15 C8 C6          JSR     L_Move_Right_One_Bit_Prog
   117 00:C6E5: 15 C8 C6          JSR     L_Move_Right_One_Bit_Prog
   118 00:C6E8: 15 C8 C6          JSR     L_Move_Right_One_Bit_Prog
   119 00:C6EB: 15 C8 C6          JSR     L_Move_Right_One_Bit_Prog
   120 00:C6EE: 09                RTS
   121                        ;=====================================
   122                        L_Clear_BUF_Prog:
   123 00:C6EF: 53 00             LDA		#0
   124 00:C6F1: 6F 80 00      	STA		RAM, X
   125 00:C6F4: 6F 81 00      	STA		RAM+1, X
   126 00:C6F7: 6F 82 00      	STA		RAM+2, X
   127 00:C6FA: 6F 83 00      	STA		RAM+3, X
   128 00:C6FD: 6F 84 00      	STA		RAM+4, X
   129 00:C700: 6F 85 00      	STA		RAM+5, X
   130 00:C703: 6F 86 00      	STA		RAM+6, X
   131 00:C706: 6F 87 00      	STA		RAM+7, X
   132 00:C709: 09                RTS
   133                        ;=====================================
   134                        ;buf2 = bufx + buf2
   135                        ;具体加几根据MAX_DIG决定,
   136                        L_BUFX_Add_BUF2_TO_BUF2_Prog:
   137 00:C70A: 04            	CLC
   138 00:C70B: 63 80 00      	LDA		RAM,X
   139 00:C70E: 74 C8         	ADC		BUF2
   140 00:C710: 7F C8         	STA		BUF2
   141 00:C712: 63 81 00      	LDA		RAM+1, X
   142 00:C715: 74 C9         	ADC		BUF2+1
   143 00:C717: 7F C9         	STA		BUF2+1
   144 00:C719: 63 82 00      	LDA		RAM+2, X
   145 00:C71C: 74 CA         	ADC		BUF2+2
   146 00:C71E: 7F CA         	STA		BUF2+2
   147 00:C720: 63 83 00      	LDA		RAM+3, X
   148 00:C723: 74 CB         	ADC		BUF2+3
   149 00:C725: 7F CB         	STA		BUF2+3
   150 00:C727: 63 84 00      	LDA		RAM+4, X
   151 00:C72A: 74 CC         	ADC		BUF2+4
   152 00:C72C: 7F CC         	STA		BUF2+4
   153 00:C72E: 63 85 00      	LDA		RAM+5, X
   154 00:C731: 74 CD         	ADC		BUF2+5
   155 00:C733: 7F CD         	STA		BUF2+5
   156 00:C735: 63 86 00      	LDA		RAM+6, X
   157 00:C738: 74 CE         	ADC		BUF2+6
   158 00:C73A: 7F CE         	STA		BUF2+6
   159 00:C73C: 63 87 00      	LDA		RAM+7, X
   160 00:C73F: 74 CF         	ADC		BUF2+7
   161 00:C741: 7F CF         	STA		BUF2+7
   162 00:C743: 09            	RTS
   163                        ;=====================================
   164                        ;---------------------------------------
   165                        ;buf3 = bufx + buf3
   166                        ;具体加几根据MAX_DIG决定,
   167                        L_BUFX_Add_BUF3_TO_BUF3_Prog:
   168 00:C744: 04            	CLC
   169 00:C745: 63 80 00      	LDA		RAM, X
   170 00:C748: 74 D1         	ADC		BUF3
   171 00:C74A: 7F D1         	STA		BUF3
   172 00:C74C: 63 81 00      	LDA		RAM+1, X
   173 00:C74F: 74 D2         	ADC		BUF3+1
   174 00:C751: 7F D2         	STA		BUF3+1
   175 00:C753: 63 82 00      	LDA		RAM+2, X
   176 00:C756: 74 D3         	ADC		BUF3+2
   177 00:C758: 7F D3         	STA		BUF3+2
   178 00:C75A: 63 83 00      	LDA		RAM+3, X
   179 00:C75D: 74 D4         	ADC		BUF3+3
   180 00:C75F: 7F D4         	STA		BUF3+3
   181 00:C761: 63 84 00      	LDA		RAM+4, X
   182 00:C764: 74 D5         	ADC		BUF3+4
   183 00:C766: 7F D5         	STA		BUF3+4
   184 00:C768: 63 85 00      	LDA		RAM+5, X
   185 00:C76B: 74 D6         	ADC		BUF3+5
   186 00:C76D: 7F D6         	STA		BUF3+5
   187 00:C76F: 63 86 00      	LDA		RAM+6, X
   188 00:C772: 74 D7         	ADC		BUF3+6
   189 00:C774: 7F D7         	STA		BUF3+6
   190 00:C776: 63 87 00      	LDA		RAM+7, X
   191 00:C779: 74 D8         	ADC		BUF3+7
   192 00:C77B: 7F D8         	STA		BUF3+7
   193 00:C77D: 09            	RTS
   194                        ;=====================================
   195                        ;将内存存储到对应BUF1上
   196                        L_Copy_To_BUF1:
   197 00:C77E: 63 80 00      	LDA		RAM, X
   198 00:C781: 7F BF         	STA		BUF1
   199 00:C783: 63 81 00      	LDA		RAM+1, X
   200 00:C786: 7F C0         	STA		BUF1+1
   201 00:C788: 63 82 00      	LDA		RAM+2, X
   202 00:C78B: 7F C1         	STA		BUF1+2
   203 00:C78D: 63 83 00      	LDA		RAM+3, X
   204 00:C790: 7F C2         	STA		BUF1+3
   205 00:C792: 63 84 00      	LDA		RAM+4, X
   206 00:C795: 7F C3         	STA		BUF1+4
   207 00:C797: 63 85 00      	LDA		RAM+5, X
   208 00:C79A: 7F C4         	STA		BUF1+5
   209 00:C79C: 63 86 00      	LDA		RAM+6, X
   210 00:C79F: 7F C5         	STA		BUF1+6
   211 00:C7A1: 63 87 00      	LDA		RAM+7, X
   212 00:C7A4: 7F C6         	STA		BUF1+7
   213 00:C7A6: 09            	RTS
   214                        ;=====================================
   215                        ;将内存存储到对应BUF2上
   216                        L_Copy_To_BUF2:
   217 00:C7A7: 63 80 00      	LDA		RAM, X
   218 00:C7AA: 7F C8         	STA		BUF2
   219 00:C7AC: 63 81 00      	LDA		RAM+1, X
   220 00:C7AF: 7F C9         	STA		BUF2+1
   221 00:C7B1: 63 82 00      	LDA		RAM+2, X
   222 00:C7B4: 7F CA         	STA		BUF2+2
   223 00:C7B6: 63 83 00      	LDA		RAM+3, X
   224 00:C7B9: 7F CB         	STA		BUF2+3
   225 00:C7BB: 63 84 00      	LDA		RAM+4, X
   226 00:C7BE: 7F CC         	STA		BUF2+4
   227 00:C7C0: 63 85 00      	LDA		RAM+5, X
   228 00:C7C3: 7F CD         	STA		BUF2+5
   229 00:C7C5: 63 86 00      	LDA		RAM+6, X
   230 00:C7C8: 7F CE         	STA		BUF2+6
   231 00:C7CA: 63 87 00      	LDA		RAM+7, X
   232 00:C7CD: 7F CF         	STA		BUF2+7
   233 00:C7CF: 09            	RTS
   234                        ;=====================================
   235                        ;将内存存储到对应BUF3上
   236                        L_Copy_To_BUF3:
   237 00:C7D0: 63 80 00      	LDA		RAM, X
   238 00:C7D3: 7F D1         	STA		BUF3
   239 00:C7D5: 63 81 00      	LDA		RAM+1, X
   240 00:C7D8: 7F D2         	STA		BUF3+1
   241 00:C7DA: 63 82 00      	LDA		RAM+2, X
   242 00:C7DD: 7F D3         	STA		BUF3+2
   243 00:C7DF: 63 83 00      	LDA		RAM+3, X
   244 00:C7E2: 7F D4         	STA		BUF3+3
   245 00:C7E4: 63 84 00      	LDA		RAM+4, X
   246 00:C7E7: 7F D5         	STA		BUF3+4
   247 00:C7E9: 63 85 00      	LDA		RAM+5, X
   248 00:C7EC: 7F D6         	STA		BUF3+5
   249 00:C7EE: 63 86 00      	LDA		RAM+6, X
   250 00:C7F1: 7F D7         	STA		BUF3+6
   251 00:C7F3: 63 87 00      	LDA		RAM+7, X
   252 00:C7F6: 7F D8         	STA		BUF3+7
   253 00:C7F8: 09            	RTS
   254                        ;=====================================
   255                        ;将内存存储到对应BUF4上
   256                        L_Copy_To_BUF4:
   257 00:C7F9: 63 80 00      	LDA		RAM, X
   258 00:C7FC: 7F D9         	STA		BUF4
   259 00:C7FE: 63 81 00      	LDA		RAM+1, X
   260 00:C801: 7F DA         	STA		BUF4+1
   261 00:C803: 63 82 00      	LDA		RAM+2, X
   262 00:C806: 7F DB         	STA		BUF4+2
   263 00:C808: 63 83 00      	LDA		RAM+3, X
   264 00:C80B: 7F DC         	STA		BUF4+3
   265 00:C80D: 63 84 00      	LDA		RAM+4, X
   266 00:C810: 7F DD         	STA		BUF4+4
   267 00:C812: 63 85 00      	LDA		RAM+5, X
   268 00:C815: 7F DE         	STA		BUF4+5
   269 00:C817: 63 86 00      	LDA		RAM+6, X
   270 00:C81A: 7F DF         	STA		BUF4+6
   271 00:C81C: 63 87 00      	LDA		RAM+7, X
   272 00:C81F: 7F E0         	STA		BUF4+7
   273 00:C821: 09            	RTS
   274                        ;=====================================
   275                        ;将内存存储到对应BUF1上
   276                        L_Copy_To_BUF5:
   277 00:C822: 63 80 00      	LDA		RAM, X
   278 00:C825: 7F E1         	STA		BUF5
   279 00:C827: 63 81 00      	LDA		RAM+1, X
   280 00:C82A: 7F E2         	STA		BUF5+1
   281 00:C82C: 63 82 00      	LDA		RAM+2, X
   282 00:C82F: 7F E3         	STA		BUF5+2
   283 00:C831: 63 83 00      	LDA		RAM+3, X
   284 00:C834: 7F E4         	STA		BUF5+3
   285 00:C836: 63 84 00      	LDA		RAM+4, X
   286 00:C839: 7F E5         	STA		BUF5+4
   287 00:C83B: 63 85 00      	LDA		RAM+5, X
   288 00:C83E: 7F E6         	STA		BUF5+5
   289 00:C840: 63 86 00      	LDA		RAM+6, X
   290 00:C843: 7F E7         	STA		BUF5+6
   291 00:C845: 63 87 00      	LDA		RAM+7, X
   292 00:C848: 7F E8         	STA		BUF5+7
   293 00:C84A: 09            	RTS
   294                        
   295                        ;=====================================
   296                        ;=====================================
   297                        ;=====================================
   298                        ;	最大十进制999999999999999999999999
   299                        ;	最大十六进制d3c21bcecceda0ffffff
   300                        ;	buf1.16 -> buf2.10 buf3,buf6
   301                        ;将BUF1的16进制数，转换为10进制数存储到BUF2中，BUF3存储每个1对应的权重
   302                        L_Hex_To_Dec_Prog:
   303 00:C84B: 5E 48         	LDX		#(BUF2-RAM)
   304 00:C84D: 15 EF C6      	JSR		L_Clear_BUF_Prog
   305 00:C850: 5E 3F         	LDX		#(BUF1-RAM)
   306 00:C852: 15 EF C6      	JSR		L_Clear_BUF_Prog
   307 00:C855: 53 01         	LDA		#1
   308 00:C857: 7F D1         	STA		BUF3;给权重计数器初始值
   309 00:C859: 02            	SED
   310 00:C85A: 53 21         	LDA		#(MAX_BYTE*8+1)
   311 00:C85C: 7F E9         	STA		BUF6;计算循环次数
   312                        
   313                        L_Hex_To_Dec_Prog_Loop:
   314 00:C85E: 79 E9         	DEC		BUF6
   315 00:C860: 13 13         	BEQ		L_Hex_To_Dec_Prog_RTS
   316 00:C862: 5E 3F         	LDX		#(BUF1-RAM)
   317 00:C864: 15 C8 C6      	JSR		L_Move_Right_One_Bit_Prog
   318 00:C867: 10 05         	BCC		L_Hex_To_Dec_Prog_Loop_1;右移出C标志位，如果为1则说明此时需要在BUF2中加上权重，
   319                        ;否则跳转改变权重
   320 00:C869: 5E 51         	LDX		#(BUF3-RAM)
   321 00:C86B: 15 0A C7      	JSR		L_BUFX_Add_BUF2_TO_BUF2_Prog
   322                        L_Hex_To_Dec_Prog_Loop_1:
   323 00:C86E: 5E 51         	LDX		#(BUF3-RAM)
   324 00:C870: 15 44 C7      	JSR		L_BUFX_Add_BUF3_TO_BUF3_Prog
   325 00:C873: 17 E9         	BRA		L_Hex_To_Dec_Prog_Loop
   326                        L_Hex_To_Dec_Prog_RTS:
   327 00:C875: 09            	RTS
   328                        
   329                        
   330                        ;=====================================
   331                        ;10进制转16进制
   332                        L_Dec_To_Hex_Prog:
   333 00:C876: 5E 48         	LDX		#(BUF2-RAM)
   334 00:C878: 15 EF C6      	JSR		L_Clear_BUF_Prog
   335 00:C87B: 5E 51         	LDX		#(BUF3-RAM)
   336 00:C87D: 15 EF C6      	JSR		L_Clear_BUF_Prog
   337 00:C880: 5E 59         	LDX		#(BUF4-RAM)
   338 00:C882: 15 EF C6      	JSR		L_Clear_BUF_Prog
   339 00:C885: 53 01         	LDA		#1
   340 00:C887: 7F D1         	STA		BUF3;给权重初始值
   341 00:C889: 06            	CLD
   342 00:C88A: 53 00         	LDA		#0
   343 00:C88C: 7F EA         	STA		BUF6+1
   344 00:C88E: 53 41         	LDA		#(MAX_DIG*8+1);循环次数
   345 00:C890: 7F E9         	STA		BUF6
   346                        L_Dec_To_Hex_Prog_Loop:
   347 00:C892: 79 E9         	DEC		BUF6
   348 00:C894: 13 35         	BEQ		L_Dec_To_Hex_Prog_RTS
   349 00:C896: 5E 3F         	LDX		#(BUF1-RAM)
   350 00:C898: 15 C8 C6      	JSR		L_Move_Right_One_Bit_Prog
   351 00:C89B: 10 05         	BCC		L_Dec_To_Hex_Prog_Loop_Add;右移BUF1，1个BIT判断
   352 00:C89D: 5E 51         	LDX		#(BUF3-RAM);当C标志位为1时，将当前权重加到BUF2上
   353 00:C89F: 15 0A C7      	JSR		L_BUFX_Add_BUF2_TO_BUF2_Prog
   354                        ;BUF6+1是指是制移位4次，每移位4次权重就要乘以10
   355                        ;第一次进入权重自身乘以2，第二次进入相将此时的权重存到BUF4后，在乘以二
   356                        ;第三次权重自身乘以二，第四次此时BUF4的数加到BUF3中
   357                        ;
   358                        L_Dec_To_Hex_Prog_Loop_Add:;
   359 00:C8A2: 78 EA         	INC		BUF6+1
   360 00:C8A4: 73 EA         	LDA		BUF6+1
   361 00:C8A6: 56 04         	CMP		#4
   362 00:C8A8: 12 04         	BNE		L_Dec_To_Hex_Prog_Loop_1
   363 00:C8AA: 53 00         	LDA		#0
   364 00:C8AC: 7F EA         	STA		BUF6+1
   365                        L_Dec_To_Hex_Prog_Loop_1:
   366 00:C8AE: 73 EA         	LDA		BUF6+1
   367 00:C8B0: 13 06         	BEQ		L_Dec_To_Hex_Prog_BUFX_Add_BUF4_To_BUF3
   368 00:C8B2: 56 02         	CMP		#2
   369 00:C8B4: 13 09         	BEQ		L_Dec_To_Hex_Prog_SAVE
   370 00:C8B6: 17 0C         	BRA		L_Dec_To_HEX_Prog_BUF3_To_BUF3_Prog
   371                        L_Dec_To_Hex_Prog_BUFX_Add_BUF4_To_BUF3:
   372 00:C8B8: 5E 59         	LDX		#(BUF4-RAM)
   373 00:C8BA: 15 44 C7      	JSR		L_BUFX_Add_BUF3_TO_BUF3_Prog
   374 00:C8BD: 17 D3         	BRA		L_Dec_To_Hex_Prog_Loop
   375                        L_Dec_To_Hex_Prog_SAVE:
   376 00:C8BF: 5E 51         	LDX		#(BUF3-RAM)
   377 00:C8C1: 15 F9 C7      	JSR		L_Copy_To_BUF4
   378                        L_Dec_To_HEX_Prog_BUF3_To_BUF3_Prog:
   379 00:C8C4: 5E 51         	LDX		#(BUF3-RAM)
   380 00:C8C6: 15 44 C7      	JSR		L_BUFX_Add_BUF3_TO_BUF3_Prog
   381 00:C8C9: 17 C7         	BRA		L_Dec_To_Hex_Prog_Loop
   382                        L_Dec_To_Hex_Prog_RTS:
   383 00:C8CB: 09            	RTS
   384                        
   385                        ;=====================================
   386                        L_Control_BUF1_Adjust_Result:
   387 00:C8CC: 53 47         	LDA		#(BUF1+FD-RAM)
   388 00:C8CE: 7F E9         	STA		BUF6
   389 00:C8D0: 53 69         	LDA		#(BUF6-RAM)
   390 00:C8D2: 7F EA         	STA		BUF6+1
   391 00:C8D4: 17 08         	BRA		L_Adjust_Result_Prog
   392                        L_Control_BUF2_Adjust_Result:
   393 00:C8D6: 53 50         	LDA		#(BUF2+FD-RAM)
   394 00:C8D8: 7F E9         	STA		BUF6
   395 00:C8DA: 53 69         	LDA		#(BUF6-RAM)
   396 00:C8DC: 7F EA         	STA		BUF6+1
   397                        L_Adjust_Result_Prog:
   398 00:C8DE: 7E E9         	LDX		BUF6
   399 00:C8E0: 15 52 C6      	JSR		L_Adjust_FD_INC_Prog
   400                        L_Adjust_Result_Prog_Loop:
   401 00:C8E3: 7E E9         	LDX		BUF6
   402 00:C8E5: 63 80 00      	LDA		RAM,X
   403 00:C8E8: 51 7F         	AND		#07FH
   404 00:C8EA: 06            	CLD
   405 00:C8EB: 00            	SEC
   406 00:C8EC: 55 09         	SBC		#MAX_DIG+1
   407 00:C8EE: 11 21         	BCS		L_Adjust_Result_Move_Right_Prog
   408 00:C8F0: 73 ED         	LDA		ERR
   409 00:C8F2: 12 EF         	BNE		L_Adjust_Result_Prog_Loop
   410 00:C8F4: 7E E9         	LDX		BUF6
   411 00:C8F6: 63 80 00      	LDA		RAM,X
   412 00:C8F9: 51 7F         	AND		#07FH
   413 00:C8FB: 56 01         	CMP		#1
   414 00:C8FD: 12 12         	BNE		L_Adjust_Result_Move_Right_Prog
   415                        L_Adjust_Result_Prog_Loop1:
   416 00:C8FF: 7E EA         	LDX		BUF6+1
   417 00:C901: 63 84 00      	LDA		RAM+4,X
   418 00:C904: 60 85 00      	ORA		RAM+5,X
   419 00:C907: 60 86 00      	ORA		RAM+6,X
   420 00:C90A: 60 87 00      	ORA		RAM+7,X
   421 00:C90D: 12 02         	BNE		L_Adjust_Result_Move_Right_Prog
   422 00:C90F: 17 32         	BRA		L_Adjust_Result_Prog_Zero
   423                        L_Adjust_Result_Move_Right_Prog:
   424 00:C911: 7E EA         	LDX		BUF6+1
   425 00:C913: 15 E2 C6      	JSR		L_Move_Right_One_DIG_Prog
   426 00:C916: 7E E9         	LDX		BUF6
   427 00:C918: 63 80 00      	LDA		RAM,X
   428 00:C91B: 51 7F         	AND		#07FH
   429 00:C91D: 56 01         	CMP		#1
   430 00:C91F: 13 10         	BEQ		L_Adjust_Result_Prog_Error
   431 00:C921: 5E E9         	LDX		#BUF6
   432 00:C923: 63 80 00      	LDA		RAM,X
   433 00:C926: 7F EB         	STA		BUF6+2
   434 00:C928: 79 EB         	DEC		BUF6+2
   435 00:C92A: 73 EB         	LDA		BUF6+2
   436 00:C92C: 6F 80 00      	STA		RAM,X
   437 00:C92F: 17 B2         	BRA		L_Adjust_Result_Prog_Loop
   438                        L_Adjust_Result_Prog_Error:
   439 00:C931: 7E E9         	LDX		BUF6
   440 00:C933: 63 80 00      	LDA		RAM,X
   441 00:C936: 51 80         	AND		#080H
   442 00:C938: 50 08         	ORA		#MAX_DIG
   443 00:C93A: 6F 80 00      	STA		RAM,X
   444 00:C93D: 53 00         	LDA		#Error_FUll
   445 00:C93F: 7F ED         	STA		ERR
   446 00:C941: 17 9B         	BRA		L_Adjust_Result_Prog
   447                        L_Adjust_Result_Prog_Zero:
   448 00:C943: 7E EA         	LDX		BUF6+1
   449 00:C945: 63 80 00      	LDA		RAM,X
   450 00:C948: 60 81 00      	ORA		RAM+1,X
   451 00:C94B: 60 82 00      	ORA		RAM+2,X
   452 00:C94E: 60 83 00      	ORA		RAM+3,X
   453 00:C951: 12 07         	BNE		L_Adjust_Result_Prog_Zero_RTS
   454 00:C953: 53 00         	LDA		#0
   455 00:C955: 7E E9         	LDX		BUF6
   456 00:C957: 6F 80 00      	STA		RAM,X
   457                        L_Adjust_Result_Prog_Zero_RTS
   458 00:C95A: 09            	RTS
   459                        ;=====================================
   460                        ;=====================================
   461                        ;=====================================
   462                        ;=====================================
   463                        ;=====================================
   464                        ;=====================================
   465                        ;=====================================
   466                        ;=====================================
   467                        ;=====================================
   468                        ;=====================================
   469                        ;=====================================
   470                        ;=====================================
   471                        ;=====================================
   472                        ;=====================================
   473                        ;=====================================
   474                        ;=====================================
   475                        ;=====================================
   476                        ;=====================================
   477                        ;=====================================
   478                        ;=====================================
   479                        ;=====================================
   480                        ;=====================================
   481                        ;=====================================
   482                        ;=====================================
   483                        ;=====================================
   484                        ;=====================================
   485                        ;=====================================
   486                        ;=====================================
   487                        ;=====================================
   488                        ;=====================================
   489                        ;=====================================
   490                        ;=====================================
   491                        ;=====================================
   492                        ;=====================================
   493                        ;=====================================
   494                        ;=====================================
   495                        ;=====================================
   496                        ;=====================================
   497                        ;=====================================
   498                        ;=====================================
   499                        ;=====================================
   500                        ;=====================================
   501                        ;=====================================
   502                        ;=====================================
   503                        ;=====================================
   504                        ;=====================================
   505                        ;=====================================
   506                        ;=====================================
   507                        ;=====================================
   508                        
   509                        
   509                        
   174                        .Include	Calculator\Calculator_Base_Math.asm
     1                        L_Control_Add_Prog:
     2                        
     3                        
     4                        
     5                        
     6                        
     7                        
     8                        
     9                        
    10                        
    11                        L_Mul_Prog:
    12 00:C95B: 06                CLD
    13 00:C95C: 5E 51             LDX     #(BUF3-RAM)
    14 00:C95E: 15 EF C6          JSR     L_Clear_BUF_Prog
    15 00:C961: 53 21             LDA     #(MAX_DIG*4+1)
    16 00:C963: 7F E9             STA     BUF6
    17                        L_Mul_Prog_Loop:
    18 00:C965: 79 E9             DEC     BUF6
    19 00:C967: 13 13             BEQ     L_Mul_Prog_RTS
    20 00:C969: 5E 3F             LDX     #(BUF1-RAM)
    21 00:C96B: 15 C8 C6          JSR     L_Move_Right_One_Bit_Prog
    22 00:C96E: 10 05             BCC     L_Mul_Prog_Loop_1
    23 00:C970: 5E 48             LDX     #(BUF2-RAM)
    24 00:C972: 15 44 C7          JSR     L_BUFX_Add_BUF3_TO_BUF3_Prog
    25                        L_Mul_Prog_Loop_1:
    26 00:C975: 5E 48             LDX     #(BUF2-RAM)
    27 00:C977: 15 64 C6          JSR     L_Move_Left_One_Bit_Prog
    28 00:C97A: 17 E9             BRA     L_Mul_Prog_Loop
    29                        
    30                        L_Mul_Prog_RTS:
    31 00:C97C: 09                RTS
    32                        
    33                        L_Control_Mul_Prog:;
    34 00:C97D: 5E 48             LDX     #(BUF2-RAM)
    35 00:C97F: 15 22 C8          JSR     L_Copy_To_BUF5
    36 00:C982: 15 76 C8          JSR     L_Dec_To_Hex_Prog
    37                        
    38 00:C985: 5E 61             LDX     #(BUF5-RAM)
    39 00:C987: 15 7E C7          JSR     L_Copy_To_BUF1
    40                        
    41 00:C98A: 5E 48             LDX     #(BUF2-RAM)
    42 00:C98C: 15 22 C8          JSR     L_Copy_To_BUF5
    43 00:C98F: 15 76 C8          JSR     L_Dec_To_Hex_Prog
    44                        
    45 00:C992: 5E 61             LDX     #(BUF5-RAM)
    46 00:C994: 15 7E C7          JSR     L_Copy_To_BUF1
    47                        
    48 00:C997: 15 5B C9          JSR     L_Mul_Prog
    49                        
    50 00:C99A: 5E 51             LDX     #(BUF3-RAM)
    51 00:C99C: 15 7E C7          JSR     L_Copy_To_BUF1
    52 00:C99F: 15 4B C8          JSR     L_Hex_To_Dec_Prog
    53                        
    54 00:C9A2: 5E 47             LDX     #(BUF1+FD-RAM)
    55 00:C9A4: 15 40 C6          JSR     L_Adjust_FD_DEC_Prog
    56                        
    57 00:C9A7: 5E 50             LDX     #(BUF2+FD-RAM)
    58 00:C9A9: 15 40 C6          JSR     L_Adjust_FD_DEC_Prog
    59                        
    60 00:C9AC: 06                CLD
    61 00:C9AD: 04                CLC
    62 00:C9AE: 73 C7             LDA     BUF1+FD
    63 00:C9B0: 74 D0             ADC     BUF2+FD
    64 00:C9B2: 7F D0             STA     BUF2+FD
    65 00:C9B4: 78 D0             INC     BUF2+FD
    66 00:C9B6: 16 D6 C8          JMP     L_Control_BUF2_Adjust_Result
    67                        
    67                        
   175                        
   176                        
   177                        ; .INCLUDE	Half_s\Half.asm
   178                        ; .INCLUDE	Half_s\Clock.asm
   179                        ; .INCLUDE	Half_s\Alarm_Clock.asm
   180                        ; .INCLUDE	Half_s\Timer.asm
   181                        ; .INCLUDE	Half_s\Common.asm
   182                        ; .INCLUDE	Half_s\Flash.asm
   183                        
   184                        .INCLUDE	Sound\Beep.asm
     1                        ;============================================================
     2                        L_control_Beep_prog:
     3 00:C9B9: 73 BE         	LDA		R_Voice_Unit;闹铃持续的次数时间
     4 00:C9BB: 13 08         	BEQ		L_control_Beep_prog_out
     5 00:C9BD: 78 BC         	INC		R_Alarm_Clock_Open_Beep_Time
     6 00:C9BF: 73 BC         	LDA		R_Alarm_Clock_Open_Beep_Time
     7 00:C9C1: 56 02         	CMP		#2
     8 00:C9C3: 11 01         	BCS		L_Open_Beep_Prog
     9                        L_control_Beep_prog_out:
    10 00:C9C5: 09            	RTS
    11                        
    12                        
    13                        ; ;---------------------------------------------------------------------
    14                        L_Open_Beep_Prog:
    15 00:C9C6: 53 00         	LDA		#0
    16 00:C9C8: 7F BC         	STA		R_Alarm_Clock_Open_Beep_Time
    17 00:C9CA: 37 16 0F      	BBR7	P_TMRCTRL,L_Open_Beep_Prog_1
    18 00:C9CD: 79 BE         	DEC		R_Voice_Unit
    19                        L_Close_Beep_Prog:
    20 00:C9CF: 53 00         	LDA		#$00
    21 00:C9D1: 7F 1F         	STA		P_AUD
    22 00:C9D3: 27 16         	RMB7	P_TMRCTRL	;关闭声音输出
    23 00:C9D5: 20 1D         	RMB0	P_SYSCLK ;Weak
    24                        	PB3_PB3_NOMS
+   24 00:C9D7: 21 0C          RMB1 PADF0
+   24 00:C9D9: 23 06          RMB3 PBTYPE
    25                        	; LDA		#0
    26                        	; STA		P_PB
    27 00:C9DB: 09            	RTS
    28                        ;--------------------------------------
    29                        L_Open_Beep_Prog_1:
    30                        	PB3_PWM
+   30 00:C9DC: 29 0C          SMB1 PADF0
+   30 00:C9DE: 2B 06          SMB3 PBTYPE
    31 00:C9E0: 53 80         	LDA		#$80
    32 00:C9E2: 7F 18         	STA		P_DIVC
    33 00:C9E4: 28 1D         	SMB0	P_SYSCLK ;STRONG
    34 00:C9E6: 53 FF         	LDA		#$FF
    35 00:C9E8: 7F 1F         	STA		P_AUD
    36 00:C9EA: 2F 16         	SMB7	P_TMRCTRL	;打开声音输出
    37 00:C9EC: 09            	RTS
    38                        ;==========================================
    39                        L_Scankey_Short_ST_SP_Press_Prog_Alarm:
    40                        ;====================================================
    41                        L_Scankey_Close_Alarm_Beep:
    42 00:C9ED: 73 A1         	LDA		Sys_Flag_C
    43 00:C9EF: 51 10         	AND		#10h
    44 00:C9F1: 13 18         	BEQ		L_Scankey_Close_Alarm_Beep_OUT
    45 00:C9F3: 15 CF C9      	JSR		L_Close_Beep_Prog
    46 00:C9F6: 53 00         	LDA		#0
    47 00:C9F8: 7F BE         	STA		R_Voice_Unit
    48 00:C9FA: 7F BD         	STA		R_Close_Beep_Time
    49 00:C9FC: 24 A1         	RMB4	Sys_Flag_C
    50 00:C9FE: 73 B9         	LDA		R_Snz_Frequency
    51 00:CA00: 12 06         	BNE		L_Scankey_Close_Alarm_Beep_2
    52 00:CA02: 53 00         	LDA		#0
    53 00:CA04: 7F B8         	STA		R_Snz_Time
    54 00:CA06: 27 A1         	RMB7	Sys_Flag_C
    55                        L_Scankey_Close_Alarm_Beep_2:
    56                        	; JSR		L_Display_Normal_Prog
    57 00:CA08: 3B 9F 00      	BBS3	Sys_Flag_A,L_Scankey_Close_Alarm_Beep_OUT
    58                        	; JSR		L_Display_Set_Mode_Prog
    59                        L_Scankey_Close_Alarm_Beep_OUT:
    60 00:CA0B: 09            	RTS
    61                        
    62                        
    63                        
    64                        
    65                        
    66                        
    67                        
    68                        
    69                        L_Control_Beep_prog_Auto_Exit:;多久自动退出响闹,如果没有则按每秒给值
    70 00:CA0C: 73 A1         	LDA		Sys_Flag_C
    71 00:CA0E: 51 10         	AND		#10H
    72 00:CA10: 13 F9         	BEQ		L_Scankey_Close_Alarm_Beep_OUT
    73 00:CA12: 79 BD         	DEC		R_Close_Beep_Time
    74 00:CA14: 73 BD         	LDA		R_Close_Beep_Time;定时器
    75 00:CA16: 13 D5         	BEQ		L_Scankey_Short_ST_SP_Press_Prog_Alarm
    76                        	EN_LCD_IRQ
+   76 00:CA18: 2E 0E          SMB6 IER
    77 00:CA1A: 53 02         	LDA		#2
    78 00:CA1C: 7F BE         	STA		R_Voice_Unit
    79 00:CA1E: 3C A2 EA      	BBS4	Sys_Flag_D,L_Scankey_Close_Alarm_Beep_OUT
    80 00:CA21: 09                RTS
    80                        
   185                        
   186                        .INCLUDE	Delay.asm
     1                        ;============================================================
     2                        L_ScanKey_Delay_Prog:    ;延时功能
     3 00:CA22: 53 E0         	LDA		#$E0
     4 00:CA24: 7F EE         	STA		P_Temp
     5                        L_Loop_ScanKey_Delay:
     6 00:CA26: 78 EE         	INC		P_Temp
     7 00:CA28: 73 EE         	LDA		P_Temp
     8 00:CA2A: 12 FA         	BNE		L_Loop_ScanKey_Delay
     9 00:CA2C: 09            	RTS
    10                        L_Beep_1s:    ;响一声
    11 00:CA2D: 53 01         	LDA		#1
    12 00:CA2F: 7F BE         	STA		R_Voice_Unit
    13                        	EN_LCD_IRQ
+   13 00:CA31: 2E 0E          SMB6 IER
    14 00:CA33: 09            	RTS
    15                        
    15                        
   187                        
   188                        ;--------------------------------------------------------
   189                        ;***********************************************************************
   190 00:CA34: FF FF FF FF   	.BLKB	$FFFF-$,$FF
   190 00:CA34: FF FF FF FF   
   190 00:CA34: FF FF FF FF   
   191                        
   192                        	.ORG	0FFF8H
   193                        
   194 00:FFF8: D5            	DB		11010101B	;
   195                        ; bit0 	=0
   196                        ; bit1	=0
   197                        ; bit2 	=0当PA7做复位时，只能写1低电平有效，高电平有效烧录会报错
   198                        ; bit3	=0PA口做输入下拉和输入上拉，1PA口做输入下拉和三态
   199                        ; bit4 	=0
   200                        ; bit5 	=0
   201                        ; bit6	=0VDD=1.5V,1 VDD=3V
   202                        ; bit7	=0做复位，1做PA7口
   203 00:FFF9: FF            	DB		11111111B	;
   204                        
   205                        ;***********************************************************************
   206                        	.ORG	0FFFCH
   207 00:FFFC: 00 C0         	DW		V_RESET
   208 00:FFFE: 82 C0         	DW		V_IRQ
   209                        
   210                        	.ENDS
   211                        	.END

 --------------------
      Warnings:0
      Errors  :0
