// Seed: 1008400341
module module_0;
  assign id_1 = 1;
  assign module_1.id_0 = 0;
  wire id_2, id_3 = id_2;
endmodule
module module_1 (
    output tri0 id_0
);
  assign id_0 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    input wand id_4,
    input wand id_5,
    input wire id_6,
    input wire id_7,
    input wor id_8,
    output wand id_9,
    input tri id_10,
    output uwire id_11,
    input wor id_12,
    output wand id_13,
    input uwire id_14,
    output wire id_15,
    output uwire id_16,
    input wor id_17,
    input supply1 id_18,
    output tri0 id_19,
    output tri0 id_20
);
  id_22(
      id_9 - 1, -1, 1'h0 && ~1, (1), id_17, 1'b0, 'b0, -1, id_13, ~^ -1
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
