library IEEE;
use IEEE.STD_LOGIC_1164.all; 
use IEEE.NUMERIC_STD.ALL;


-- left shift by 2 block 1
entity leftshift_1 is
	port( a: in STD_LOGIC_VECTOR (25 downto 0);
			b: out STD_LOGIC_VECTOR (27 downto 0));
end leftshift_1;

architecture leftshift_1_arch of leftshift_1 is
begin
b <= a sll X"2";
end leftshift_1_arch;