

================================================================
== Vitis HLS Report for 'mq_NTT'
================================================================
* Date:           Mon Mar  4 11:08:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  16.811 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_511_1     |        ?|        ?|         ?|          -|          -|        10|        no|
        | + VITIS_LOOP_515_2    |        ?|        ?|         ?|          -|          -|  0 ~ 1023|        no|
        |  ++ VITIS_LOOP_521_3  |        ?|        ?|        12|          -|          -|         ?|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 17 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 18 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln511 = store i11 1, i11 %m" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 19 'store' 'store_ln511' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln511 = store i11 1024, i11 %t" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 20 'store' 'store_ln511' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln511 = br void %for.cond" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 21 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%m_7 = load i11 %m" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 22 'load' 'm_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %m_7, i32 10" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %tmp, void %VITIS_LOOP_515_2, void %for.end26" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 25 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_load_2 = load i11 %t" [../FalconHLS/code_hls/vrfy.c:514]   --->   Operation 26 'load' 't_load_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../FalconHLS/code_hls/vrfy.c:514]   --->   Operation 27 'specloopname' 'specloopname_ln514' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ht = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %t_load_2, i32 1, i32 10" [../FalconHLS/code_hls/vrfy.c:514]   --->   Operation 28 'partselect' 'ht' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln514 = zext i10 %ht" [../FalconHLS/code_hls/vrfy.c:514]   --->   Operation 29 'zext' 'zext_ln514' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln512 = zext i10 %ht" [../FalconHLS/code_hls/vrfy.c:512]   --->   Operation 30 'zext' 'zext_ln512' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln515 = br void %VITIS_LOOP_521_3" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 31 'br' 'br_ln515' <Predicate = (!tmp)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln532 = ret" [../FalconHLS/code_hls/vrfy.c:532]   --->   Operation 32 'ret' 'ret_ln532' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv = phi i20 %add_ln515, void %for.inc20.loopexit, i20 %zext_ln512, void %VITIS_LOOP_515_2" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 33 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j1_4 = phi i20 %j1, void %for.inc20.loopexit, i20 0, void %VITIS_LOOP_515_2"   --->   Operation 34 'phi' 'j1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_04 = phi i10 %i, void %for.inc20.loopexit, i10 0, void %VITIS_LOOP_515_2"   --->   Operation 35 'phi' 'i_04' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i10 %i_04" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 36 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln515 = icmp_eq  i11 %zext_ln515, i11 %m_7" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 37 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1023, i64 0"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.73ns)   --->   "%i = add i10 %i_04, i10 1" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln515 = br i1 %icmp_ln515, void %VITIS_LOOP_521_3.split, void %for.inc24.loopexit" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 40 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln507 = trunc i11 %m_7" [../FalconHLS/code_hls/vrfy.c:507]   --->   Operation 41 'trunc' 'trunc_ln507' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln519 = add i10 %i_04, i10 %trunc_ln507" [../FalconHLS/code_hls/vrfy.c:519]   --->   Operation 42 'add' 'add_ln519' <Predicate = (!icmp_ln515)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i10 %add_ln519" [../FalconHLS/code_hls/vrfy.c:519]   --->   Operation 43 'zext' 'zext_ln519' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%GMb_addr = getelementptr i14 %GMb, i64 0, i64 %zext_ln519" [../FalconHLS/code_hls/vrfy.c:519]   --->   Operation 44 'getelementptr' 'GMb_addr' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%s = load i10 %GMb_addr" [../FalconHLS/code_hls/vrfy.c:519]   --->   Operation 45 'load' 's' <Predicate = (!icmp_ln515)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%m_8 = shl i11 %m_7, i11 1" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 46 'shl' 'm_8' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln511 = store i11 %m_8, i11 %m" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 47 'store' 'store_ln511' <Predicate = (icmp_ln515)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln511 = store i11 %zext_ln514, i11 %t" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 48 'store' 'store_ln511' <Predicate = (icmp_ln515)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln511 = br void %for.cond" [../FalconHLS/code_hls/vrfy.c:511]   --->   Operation 49 'br' 'br_ln511' <Predicate = (icmp_ln515)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln512 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [../FalconHLS/code_hls/vrfy.c:512]   --->   Operation 50 'specloopname' 'specloopname_ln512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%s = load i10 %GMb_addr" [../FalconHLS/code_hls/vrfy.c:519]   --->   Operation 51 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln517 = zext i14 %s" [../FalconHLS/code_hls/vrfy.c:517]   --->   Operation 52 'zext' 'zext_ln517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln521 = br void %for.inc" [../FalconHLS/code_hls/vrfy.c:521]   --->   Operation 53 'br' 'br_ln521' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.98>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%j_02 = phi i20 %j1_4, void %VITIS_LOOP_521_3.split, i20 %j_9, void %for.inc.split"   --->   Operation 54 'phi' 'j_02' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln521 = zext i20 %j_02" [../FalconHLS/code_hls/vrfy.c:521]   --->   Operation 55 'zext' 'zext_ln521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.44ns)   --->   "%icmp_ln521 = icmp_ult  i20 %j_02, i20 %indvars_iv" [../FalconHLS/code_hls/vrfy.c:521]   --->   Operation 56 'icmp' 'icmp_ln521' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln521 = br i1 %icmp_ln521, void %for.inc20.loopexit, void %for.inc.split" [../FalconHLS/code_hls/vrfy.c:521]   --->   Operation 57 'br' 'br_ln521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i16 %a, i64 0, i64 %zext_ln521" [../FalconHLS/code_hls/vrfy.c:524]   --->   Operation 58 'getelementptr' 'a_addr' <Predicate = (icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln521 = trunc i20 %j_02" [../FalconHLS/code_hls/vrfy.c:521]   --->   Operation 59 'trunc' 'trunc_ln521' <Predicate = (icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln525 = add i10 %trunc_ln521, i10 %ht" [../FalconHLS/code_hls/vrfy.c:525]   --->   Operation 60 'add' 'add_ln525' <Predicate = (icmp_ln521)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i10 %add_ln525" [../FalconHLS/code_hls/vrfy.c:525]   --->   Operation 61 'zext' 'zext_ln525' <Predicate = (icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i16 %a, i64 0, i64 %zext_ln525" [../FalconHLS/code_hls/vrfy.c:525]   --->   Operation 62 'getelementptr' 'a_addr_1' <Predicate = (icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%a_load = load i10 %a_addr_1" [../FalconHLS/code_hls/vrfy.c:525]   --->   Operation 63 'load' 'a_load' <Predicate = (icmp_ln521)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 64 [1/1] (2.19ns)   --->   "%j_9 = add i20 %j_02, i20 1" [../FalconHLS/code_hls/vrfy.c:521]   --->   Operation 64 'add' 'j_9' <Predicate = (icmp_ln521)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%t_load = load i11 %t" [../FalconHLS/code_hls/vrfy.c:507]   --->   Operation 65 'load' 't_load' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i11 %t_load" [../FalconHLS/code_hls/vrfy.c:507]   --->   Operation 66 'zext' 'zext_ln507' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.19ns)   --->   "%j1 = add i20 %zext_ln507, i20 %j1_4" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 67 'add' 'j1' <Predicate = (!icmp_ln521)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.19ns)   --->   "%add_ln515 = add i20 %zext_ln507, i20 %indvars_iv" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 68 'add' 'add_ln515' <Predicate = (!icmp_ln521)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln515 = br void %VITIS_LOOP_521_3" [../FalconHLS/code_hls/vrfy.c:515]   --->   Operation 69 'br' 'br_ln515' <Predicate = (!icmp_ln521)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.40>
ST_6 : Operation 70 [1/2] (3.25ns)   --->   "%a_load = load i10 %a_addr_1" [../FalconHLS/code_hls/vrfy.c:525]   --->   Operation 70 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i16 %a_load" [../FalconHLS/code_hls/vrfy.c:394]   --->   Operation 71 'zext' 'zext_ln394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [4/4] (2.15ns) (root node of the DSP)   --->   "%z = mul i30 %zext_ln394, i30 %zext_ln517" [../FalconHLS/code_hls/vrfy.c:405]   --->   Operation 72 'mul' 'z' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 73 [3/4] (2.15ns) (root node of the DSP)   --->   "%z = mul i30 %zext_ln394, i30 %zext_ln517" [../FalconHLS/code_hls/vrfy.c:405]   --->   Operation 73 'mul' 'z' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 74 [2/4] (2.15ns) (root node of the DSP)   --->   "%z = mul i30 %zext_ln394, i30 %zext_ln517" [../FalconHLS/code_hls/vrfy.c:405]   --->   Operation 74 'mul' 'z' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 75 [1/4] (0.00ns) (root node of the DSP)   --->   "%z = mul i30 %zext_ln394, i30 %zext_ln517" [../FalconHLS/code_hls/vrfy.c:405]   --->   Operation 75 'mul' 'z' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln406 = trunc i30 %z" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 76 'trunc' 'trunc_ln406' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln406 = mul i16 %trunc_ln406, i16 12287" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 77 'mul' 'mul_ln406' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 78 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln406 = mul i16 %trunc_ln406, i16 12287" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 78 'mul' 'mul_ln406' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 79 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln406 = mul i16 %trunc_ln406, i16 12287" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 79 'mul' 'mul_ln406' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.05>
ST_12 : Operation 80 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln406 = mul i16 %trunc_ln406, i16 12287" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 80 'mul' 'mul_ln406' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i16 %mul_ln406" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 81 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [3/3] (1.05ns) (grouped into DSP with root node add_ln414)   --->   "%w = mul i30 %zext_ln406, i30 12289" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 82 'mul' 'w' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.05>
ST_13 : Operation 83 [2/3] (1.05ns) (grouped into DSP with root node add_ln414)   --->   "%w = mul i30 %zext_ln406, i30 12289" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 83 'mul' 'w' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 84 [2/2] (3.25ns)   --->   "%u = load i10 %a_addr" [../FalconHLS/code_hls/vrfy.c:524]   --->   Operation 84 'load' 'u' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i30 %z" [../FalconHLS/code_hls/vrfy.c:396]   --->   Operation 85 'zext' 'zext_ln396' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln414)   --->   "%w = mul i30 %zext_ln406, i30 12289" [../FalconHLS/code_hls/vrfy.c:406]   --->   Operation 86 'mul' 'w' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 87 [1/1] (0.00ns) (grouped into DSP with root node add_ln414)   --->   "%zext_ln396_3 = zext i30 %w" [../FalconHLS/code_hls/vrfy.c:396]   --->   Operation 87 'zext' 'zext_ln396_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln414 = add i31 %zext_ln396_3, i31 %zext_ln396" [../FalconHLS/code_hls/vrfy.c:414]   --->   Operation 88 'add' 'add_ln414' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 16.8>
ST_15 : Operation 89 [1/2] (3.25ns)   --->   "%u = load i10 %a_addr" [../FalconHLS/code_hls/vrfy.c:524]   --->   Operation 89 'load' 'u' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i16 %u" [../FalconHLS/code_hls/vrfy.c:522]   --->   Operation 90 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln522_2 = zext i16 %u" [../FalconHLS/code_hls/vrfy.c:522]   --->   Operation 91 'zext' 'zext_ln522_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln414 = add i31 %zext_ln396_3, i31 %zext_ln396" [../FalconHLS/code_hls/vrfy.c:414]   --->   Operation 92 'add' 'add_ln414' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %add_ln414, i32 16, i32 30" [../FalconHLS/code_hls/vrfy.c:396]   --->   Operation 93 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln421 = zext i15 %trunc_ln" [../FalconHLS/code_hls/vrfy.c:421]   --->   Operation 94 'zext' 'zext_ln421' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (1.94ns)   --->   "%z_90 = add i15 %trunc_ln, i15 20479" [../FalconHLS/code_hls/vrfy.c:421]   --->   Operation 95 'add' 'z_90' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i15 %z_90" [../FalconHLS/code_hls/vrfy.c:396]   --->   Operation 96 'sext' 'sext_ln396' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %z_90, i32 14" [../FalconHLS/code_hls/vrfy.c:422]   --->   Operation 97 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.75ns)   --->   "%select_ln422 = select i1 %tmp_186, i16 12289, i16 0" [../FalconHLS/code_hls/vrfy.c:422]   --->   Operation 98 'select' 'select_ln422' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (1.94ns)   --->   "%z_92 = add i16 %select_ln422, i16 %sext_ln396" [../FalconHLS/code_hls/vrfy.c:422]   --->   Operation 99 'add' 'z_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln396_2 = sext i16 %z_92" [../FalconHLS/code_hls/vrfy.c:396]   --->   Operation 100 'sext' 'sext_ln396_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (2.07ns)   --->   "%add_ln356 = add i17 %zext_ln522_2, i17 118783" [../FalconHLS/code_hls/vrfy.c:356]   --->   Operation 101 'add' 'add_ln356' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i17 %add_ln356" [../FalconHLS/code_hls/vrfy.c:356]   --->   Operation 102 'sext' 'sext_ln356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (2.10ns)   --->   "%d = add i18 %sext_ln356, i18 %sext_ln396_2" [../FalconHLS/code_hls/vrfy.c:356]   --->   Operation 103 'add' 'd' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %d, i32 17" [../FalconHLS/code_hls/vrfy.c:357]   --->   Operation 104 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (1.94ns)   --->   "%add_ln526_3 = add i16 %zext_ln421, i16 %select_ln422" [../FalconHLS/code_hls/vrfy.c:526]   --->   Operation 105 'add' 'add_ln526_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln526_4 = add i16 %add_ln526_3, i16 %u" [../FalconHLS/code_hls/vrfy.c:526]   --->   Operation 106 'add' 'add_ln526_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 107 [1/1] (0.80ns)   --->   "%select_ln526 = select i1 %tmp_187, i16 53247, i16 40958" [../FalconHLS/code_hls/vrfy.c:526]   --->   Operation 107 'select' 'select_ln526' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln526 = add i16 %select_ln526, i16 %add_ln526_4" [../FalconHLS/code_hls/vrfy.c:526]   --->   Operation 108 'add' 'add_ln526' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln526 = store i16 %add_ln526, i10 %a_addr" [../FalconHLS/code_hls/vrfy.c:526]   --->   Operation 109 'store' 'store_ln526' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 110 [1/1] (2.07ns)   --->   "%d_5 = sub i18 %zext_ln522, i18 %sext_ln396_2" [../FalconHLS/code_hls/vrfy.c:373]   --->   Operation 110 'sub' 'd_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln527)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %d_5, i32 17" [../FalconHLS/code_hls/vrfy.c:374]   --->   Operation 111 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln527)   --->   "%trunc_ln374 = trunc i18 %d_5" [../FalconHLS/code_hls/vrfy.c:374]   --->   Operation 112 'trunc' 'trunc_ln374' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln527)   --->   "%select_ln527 = select i1 %tmp_188, i16 12289, i16 0" [../FalconHLS/code_hls/vrfy.c:527]   --->   Operation 113 'select' 'select_ln527' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln527 = add i16 %select_ln527, i16 %trunc_ln374" [../FalconHLS/code_hls/vrfy.c:527]   --->   Operation 114 'add' 'add_ln527' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../FalconHLS/code_hls/vrfy.c:516]   --->   Operation 115 'specloopname' 'specloopname_ln516' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln527 = store i16 %add_ln527, i10 %a_addr_1" [../FalconHLS/code_hls/vrfy.c:527]   --->   Operation 116 'store' 'store_ln527' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln521 = br void %for.inc" [../FalconHLS/code_hls/vrfy.c:521]   --->   Operation 117 'br' 'br_ln521' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ GMb]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                     (alloca           ) [ 01111111111111111]
m                     (alloca           ) [ 01111111111111111]
store_ln511           (store            ) [ 00000000000000000]
store_ln511           (store            ) [ 00000000000000000]
br_ln511              (br               ) [ 00000000000000000]
m_7                   (load             ) [ 00011111111111111]
tmp                   (bitselect        ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln511              (br               ) [ 00000000000000000]
t_load_2              (load             ) [ 00000000000000000]
specloopname_ln514    (specloopname     ) [ 00000000000000000]
ht                    (partselect       ) [ 00011111111111111]
zext_ln514            (zext             ) [ 00011111111111111]
zext_ln512            (zext             ) [ 00111111111111111]
br_ln515              (br               ) [ 00111111111111111]
ret_ln532             (ret              ) [ 00000000000000000]
indvars_iv            (phi              ) [ 00011111111111111]
j1_4                  (phi              ) [ 00011111111111111]
i_04                  (phi              ) [ 00010000000000000]
zext_ln515            (zext             ) [ 00000000000000000]
icmp_ln515            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
i                     (add              ) [ 00111111111111111]
br_ln515              (br               ) [ 00000000000000000]
trunc_ln507           (trunc            ) [ 00000000000000000]
add_ln519             (add              ) [ 00000000000000000]
zext_ln519            (zext             ) [ 00000000000000000]
GMb_addr              (getelementptr    ) [ 00001000000000000]
m_8                   (shl              ) [ 00000000000000000]
store_ln511           (store            ) [ 00000000000000000]
store_ln511           (store            ) [ 00000000000000000]
br_ln511              (br               ) [ 00000000000000000]
specloopname_ln512    (specloopname     ) [ 00000000000000000]
s                     (load             ) [ 00000000000000000]
zext_ln517            (zext             ) [ 00000111111111111]
br_ln521              (br               ) [ 00111111111111111]
j_02                  (phi              ) [ 00000100000000000]
zext_ln521            (zext             ) [ 00000000000000000]
icmp_ln521            (icmp             ) [ 00111111111111111]
br_ln521              (br               ) [ 00000000000000000]
a_addr                (getelementptr    ) [ 00000011111111110]
trunc_ln521           (trunc            ) [ 00000000000000000]
add_ln525             (add              ) [ 00000000000000000]
zext_ln525            (zext             ) [ 00000000000000000]
a_addr_1              (getelementptr    ) [ 00000011111111111]
j_9                   (add              ) [ 00111111111111111]
t_load                (load             ) [ 00000000000000000]
zext_ln507            (zext             ) [ 00000000000000000]
j1                    (add              ) [ 00111111111111111]
add_ln515             (add              ) [ 00111111111111111]
br_ln515              (br               ) [ 00111111111111111]
a_load                (load             ) [ 00000000000000000]
zext_ln394            (zext             ) [ 00000001110000000]
z                     (mul              ) [ 00000000001111100]
trunc_ln406           (trunc            ) [ 00000000001110000]
mul_ln406             (mul              ) [ 00000000000000000]
zext_ln406            (zext             ) [ 00000000000001100]
zext_ln396            (zext             ) [ 00000000000000010]
w                     (mul              ) [ 00000000000000000]
zext_ln396_3          (zext             ) [ 00000000000000010]
u                     (load             ) [ 00000000000000000]
zext_ln522            (zext             ) [ 00000000000000000]
zext_ln522_2          (zext             ) [ 00000000000000000]
add_ln414             (add              ) [ 00000000000000000]
trunc_ln              (partselect       ) [ 00000000000000000]
zext_ln421            (zext             ) [ 00000000000000000]
z_90                  (add              ) [ 00000000000000000]
sext_ln396            (sext             ) [ 00000000000000000]
tmp_186               (bitselect        ) [ 00000000000000000]
select_ln422          (select           ) [ 00000000000000000]
z_92                  (add              ) [ 00000000000000000]
sext_ln396_2          (sext             ) [ 00000000000000000]
add_ln356             (add              ) [ 00000000000000000]
sext_ln356            (sext             ) [ 00000000000000000]
d                     (add              ) [ 00000000000000000]
tmp_187               (bitselect        ) [ 00000000000000000]
add_ln526_3           (add              ) [ 00000000000000000]
add_ln526_4           (add              ) [ 00000000000000000]
select_ln526          (select           ) [ 00000000000000000]
add_ln526             (add              ) [ 00000000000000000]
store_ln526           (store            ) [ 00000000000000000]
d_5                   (sub              ) [ 00000000000000000]
tmp_188               (bitselect        ) [ 00000000000000000]
trunc_ln374           (trunc            ) [ 00000000000000000]
select_ln527          (select           ) [ 00000000000000000]
add_ln527             (add              ) [ 00000000000000001]
specloopname_ln516    (specloopname     ) [ 00000000000000000]
store_ln527           (store            ) [ 00000000000000000]
br_ln521              (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GMb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GMb"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="t_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="m_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="GMb_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="10" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GMb_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="a_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="20" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_load/5 u/14 store_ln526/15 store_ln527/16 "/>
</bind>
</comp>

<comp id="111" class="1005" name="indvars_iv_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="20" slack="2"/>
<pin id="113" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvars_iv_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="20" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="10" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j1_4_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="20" slack="1"/>
<pin id="123" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="j1_4 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j1_4_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="20" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_4/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_04_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="1"/>
<pin id="135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_04 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_04_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_04/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_02_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="146" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_02 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_02_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="20" slack="2"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="20" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_02/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="1"/>
<pin id="156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_2/2 t_load/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln511_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="11" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln511_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="m_7_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="1"/>
<pin id="169" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_7/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ht_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="5" slack="0"/>
<pin id="183" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ht/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln514_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln514/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln512_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln512/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln515_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln515_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln515/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln507_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="213" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln507/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln519_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln519/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln519_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="m_8_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m_8/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln511_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="2"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln511_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="0" index="1" bw="11" slack="2"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln517_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="0"/>
<pin id="241" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln517/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln521_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="20" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln521/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln521_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="20" slack="0"/>
<pin id="250" dir="0" index="1" bw="20" slack="2"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln521_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="20" slack="0"/>
<pin id="256" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln521/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln525_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="3"/>
<pin id="261" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln525_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln525/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="j_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="20" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln507_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln507/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="j1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="20" slack="2"/>
<pin id="281" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln515_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="20" slack="2"/>
<pin id="287" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln394_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln394/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln406_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="30" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln406/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln406_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln396_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="30" slack="5"/>
<pin id="302" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln396/14 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln522_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522/15 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln522_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522_2/15 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="0"/>
<pin id="313" dir="0" index="1" bw="31" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/15 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln421_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln421/15 "/>
</bind>
</comp>

<comp id="324" class="1004" name="z_90_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="0"/>
<pin id="326" dir="0" index="1" bw="15" slack="0"/>
<pin id="327" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_90/15 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln396_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="15" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln396/15 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_186_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="15" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_186/15 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln422_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="15" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln422/15 "/>
</bind>
</comp>

<comp id="350" class="1004" name="z_92_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="15" slack="0"/>
<pin id="352" dir="0" index="1" bw="15" slack="0"/>
<pin id="353" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_92/15 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln396_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln396_2/15 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln356_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="15" slack="0"/>
<pin id="363" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356/15 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln356_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln356/15 "/>
</bind>
</comp>

<comp id="370" class="1004" name="d_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="17" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/15 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_187_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="18" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_187/15 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln526_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="0"/>
<pin id="386" dir="0" index="1" bw="15" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln526_3/15 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln526_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln526_4/15 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln526_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="15" slack="0"/>
<pin id="399" dir="0" index="2" bw="16" slack="0"/>
<pin id="400" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln526/15 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln526_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln526/15 "/>
</bind>
</comp>

<comp id="411" class="1004" name="d_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d_5/15 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_188_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="18" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_188/15 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln374_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="0"/>
<pin id="427" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln374/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln527_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="15" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln527/15 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln527_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln527/15 "/>
</bind>
</comp>

<comp id="443" class="1007" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="14" slack="2"/>
<pin id="446" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="z/6 "/>
</bind>
</comp>

<comp id="449" class="1007" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="14" slack="0"/>
<pin id="452" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln406/9 "/>
</bind>
</comp>

<comp id="456" class="1007" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="14" slack="0"/>
<pin id="459" dir="0" index="2" bw="30" slack="0"/>
<pin id="460" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="w/12 zext_ln396_3/14 add_ln414/14 "/>
</bind>
</comp>

<comp id="465" class="1005" name="t_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="0"/>
<pin id="467" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="472" class="1005" name="m_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="485" class="1005" name="ht_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="3"/>
<pin id="487" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="ht "/>
</bind>
</comp>

<comp id="490" class="1005" name="zext_ln514_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="1"/>
<pin id="492" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln514 "/>
</bind>
</comp>

<comp id="495" class="1005" name="zext_ln512_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="20" slack="1"/>
<pin id="497" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln512 "/>
</bind>
</comp>

<comp id="503" class="1005" name="i_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="508" class="1005" name="GMb_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="1"/>
<pin id="510" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="GMb_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="zext_ln517_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="30" slack="2"/>
<pin id="515" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln517 "/>
</bind>
</comp>

<comp id="521" class="1005" name="a_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="9"/>
<pin id="523" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="a_addr_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="1"/>
<pin id="528" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="j_9_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="20" slack="0"/>
<pin id="533" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="536" class="1005" name="j1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="20" slack="1"/>
<pin id="538" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="add_ln515_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="20" slack="1"/>
<pin id="543" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln515 "/>
</bind>
</comp>

<comp id="546" class="1005" name="zext_ln394_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="30" slack="1"/>
<pin id="548" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln394 "/>
</bind>
</comp>

<comp id="551" class="1005" name="z_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="30" slack="5"/>
<pin id="553" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="556" class="1005" name="trunc_ln406_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln406 "/>
</bind>
</comp>

<comp id="561" class="1005" name="zext_ln406_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="30" slack="1"/>
<pin id="563" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln406 "/>
</bind>
</comp>

<comp id="566" class="1005" name="zext_ln396_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="31" slack="1"/>
<pin id="568" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln396 "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln527_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln527 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="114" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="153"><net_src comp="121" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="154" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="178" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="137" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="137" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="218"><net_src comp="137" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="85" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="147" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="252"><net_src comp="147" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="111" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="147" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="272"><net_src comp="147" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="154" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="121" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="274" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="111" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="105" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="306"><net_src comp="105" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="105" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="323"><net_src comp="311" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="311" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="324" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="330" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="307" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="356" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="320" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="342" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="105" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="376" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="390" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="415"><net_src comp="303" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="356" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="411" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="417" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="425" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="290" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="443" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="453"><net_src comp="294" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="449" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="461"><net_src comp="297" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="40" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="300" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="464"><net_src comp="456" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="468"><net_src comp="70" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="475"><net_src comp="74" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="488"><net_src comp="178" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="493"><net_src comp="188" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="498"><net_src comp="192" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="506"><net_src comp="205" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="511"><net_src comp="78" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="516"><net_src comp="239" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="524"><net_src comp="91" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="529"><net_src comp="98" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="534"><net_src comp="268" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="539"><net_src comp="278" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="544"><net_src comp="284" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="549"><net_src comp="290" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="554"><net_src comp="443" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="559"><net_src comp="294" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="564"><net_src comp="297" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="569"><net_src comp="300" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="574"><net_src comp="437" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {15 16 }
 - Input state : 
	Port: mq_NTT : a | {5 6 14 15 }
	Port: mq_NTT : GMb | {3 4 }
  - Chain level:
	State 1
		store_ln511 : 1
		store_ln511 : 1
	State 2
		tmp : 1
		br_ln511 : 2
		ht : 1
		zext_ln514 : 2
		zext_ln512 : 2
	State 3
		zext_ln515 : 1
		icmp_ln515 : 2
		i : 1
		br_ln515 : 3
		add_ln519 : 1
		zext_ln519 : 2
		GMb_addr : 3
		s : 4
	State 4
		zext_ln517 : 1
	State 5
		zext_ln521 : 1
		icmp_ln521 : 1
		br_ln521 : 2
		a_addr : 2
		trunc_ln521 : 1
		add_ln525 : 2
		zext_ln525 : 3
		a_addr_1 : 4
		a_load : 5
		j_9 : 1
		zext_ln507 : 1
		j1 : 2
		add_ln515 : 2
	State 6
		zext_ln394 : 1
		z : 2
	State 7
	State 8
	State 9
		trunc_ln406 : 1
		mul_ln406 : 2
	State 10
	State 11
	State 12
		zext_ln406 : 1
		w : 2
	State 13
	State 14
		zext_ln396_3 : 1
		add_ln414 : 2
	State 15
		zext_ln522 : 1
		zext_ln522_2 : 1
		trunc_ln : 1
		zext_ln421 : 2
		z_90 : 2
		sext_ln396 : 3
		tmp_186 : 3
		select_ln422 : 4
		z_92 : 5
		sext_ln396_2 : 6
		add_ln356 : 2
		sext_ln356 : 3
		d : 7
		tmp_187 : 8
		add_ln526_3 : 5
		add_ln526_4 : 6
		select_ln526 : 9
		add_ln526 : 10
		store_ln526 : 11
		d_5 : 7
		tmp_188 : 8
		trunc_ln374 : 8
		select_ln527 : 9
		add_ln527 : 10
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_205      |    0    |    0    |    13   |
|          |   add_ln519_fu_214  |    0    |    0    |    13   |
|          |   add_ln525_fu_258  |    0    |    0    |    13   |
|          |      j_9_fu_268     |    0    |    0    |    27   |
|          |      j1_fu_278      |    0    |    0    |    27   |
|          |   add_ln515_fu_284  |    0    |    0    |    27   |
|    add   |     z_90_fu_324     |    0    |    0    |    20   |
|          |     z_92_fu_350     |    0    |    0    |    20   |
|          |   add_ln356_fu_360  |    0    |    0    |    23   |
|          |       d_fu_370      |    0    |    0    |    24   |
|          |  add_ln526_3_fu_384 |    0    |    0    |    20   |
|          |  add_ln526_4_fu_390 |    0    |    0    |    16   |
|          |   add_ln526_fu_404  |    0    |    0    |    16   |
|          |   add_ln527_fu_437  |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|          | select_ln422_fu_342 |    0    |    0    |    15   |
|  select  | select_ln526_fu_396 |    0    |    0    |    16   |
|          | select_ln527_fu_429 |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln515_fu_200  |    0    |    0    |    11   |
|          |  icmp_ln521_fu_248  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    sub   |      d_5_fu_411     |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_443     |    1    |    0    |    0    |
|          |      grp_fu_449     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_456     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_170     |    0    |    0    |    0    |
| bitselect|    tmp_186_fu_334   |    0    |    0    |    0    |
|          |    tmp_187_fu_376   |    0    |    0    |    0    |
|          |    tmp_188_fu_417   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      ht_fu_178      |    0    |    0    |    0    |
|          |   trunc_ln_fu_311   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln514_fu_188  |    0    |    0    |    0    |
|          |  zext_ln512_fu_192  |    0    |    0    |    0    |
|          |  zext_ln515_fu_196  |    0    |    0    |    0    |
|          |  zext_ln519_fu_220  |    0    |    0    |    0    |
|          |  zext_ln517_fu_239  |    0    |    0    |    0    |
|          |  zext_ln521_fu_243  |    0    |    0    |    0    |
|   zext   |  zext_ln525_fu_263  |    0    |    0    |    0    |
|          |  zext_ln507_fu_274  |    0    |    0    |    0    |
|          |  zext_ln394_fu_290  |    0    |    0    |    0    |
|          |  zext_ln406_fu_297  |    0    |    0    |    0    |
|          |  zext_ln396_fu_300  |    0    |    0    |    0    |
|          |  zext_ln522_fu_303  |    0    |    0    |    0    |
|          | zext_ln522_2_fu_307 |    0    |    0    |    0    |
|          |  zext_ln421_fu_320  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln507_fu_211 |    0    |    0    |    0    |
|   trunc  |  trunc_ln521_fu_254 |    0    |    0    |    0    |
|          |  trunc_ln406_fu_294 |    0    |    0    |    0    |
|          |  trunc_ln374_fu_425 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |      m_8_fu_225     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  sext_ln396_fu_330  |    0    |    0    |    0    |
|   sext   | sext_ln396_2_fu_356 |    0    |    0    |    0    |
|          |  sext_ln356_fu_366  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |    0    |   376   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  GMb_addr_reg_508 |   10   |
|  a_addr_1_reg_526 |   10   |
|   a_addr_reg_521  |   10   |
| add_ln515_reg_541 |   20   |
| add_ln527_reg_571 |   16   |
|     ht_reg_485    |   10   |
|    i_04_reg_133   |   10   |
|     i_reg_503     |   10   |
| indvars_iv_reg_111|   20   |
|    j1_4_reg_121   |   20   |
|     j1_reg_536    |   20   |
|    j_02_reg_144   |   20   |
|    j_9_reg_531    |   20   |
|     m_reg_472     |   11   |
|     t_reg_465     |   11   |
|trunc_ln406_reg_556|   16   |
|     z_reg_551     |   30   |
| zext_ln394_reg_546|   30   |
| zext_ln396_reg_566|   31   |
| zext_ln406_reg_561|   30   |
| zext_ln512_reg_495|   20   |
| zext_ln514_reg_490|   11   |
| zext_ln517_reg_513|   30   |
+-------------------+--------+
|       Total       |   416  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_105 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_105 |  p1  |   2  |  16  |   32   ||    9    |
|    j1_4_reg_121   |  p0  |   2  |  20  |   40   ||    9    |
|     grp_fu_443    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_449    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_456    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_456    |  p1  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   246  || 12.8233 ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   77   |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |   416  |   453  |
+-----------+--------+--------+--------+--------+
