# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do testbench_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:32 on Apr 24,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v 
# -- Compiling module FPinvsqrt
# -- Compiling module FPmult
# -- Compiling module FPU
# -- Compiling module FPadd
# -- Compiling module fp2int
# -- Compiling module FPinv
# -- Compiling module fpadd
# 
# Top level modules:
# 	FPU
# 	fp2int
# 	FPinv
# 	fpadd
# End time: 22:04:32 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/testbench_FPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:32 on Apr 24,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/testbench_FPU.sv 
# -- Compiling module testbench_FPU
# 
# Top level modules:
# 	testbench_FPU
# End time: 22:04:32 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_FPU
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_FPU 
# Start time: 22:04:33 on Apr 24,2018
# Loading sv_std.std
# Loading work.testbench_FPU
# Loading work.FPU
# Loading work.FPinvsqrt
# Loading work.FPmult
# Loading work.FPadd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 00:27:31 on Apr 25,2018, Elapsed time: 2:22:58
# Errors: 0, Warnings: 0
