Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 19:25:59 2025
| Host         : Armando running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_levelModule_timing_summary_routed.rpt -pb TOP_levelModule_timing_summary_routed.pb -rpx TOP_levelModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_levelModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  171         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (171)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (411)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (171)
--------------------------
 There are 171 register/latch pins with no clock driven by root clock pin: clock_divider/q_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (411)
--------------------------------------------------
 There are 411 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.537        0.000                      0                    5        0.243        0.000                      0                    5        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.537        0.000                      0                    5        0.243        0.000                      0                    5        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.580ns (39.825%)  route 0.876ns (60.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.085    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock_divider/count_reg[0]/Q
                         net (fo=5, routed)           0.876     6.418    clock_divider/count[0]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.542 r  clock_divider/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.542    clock_divider/p_1_in[1]
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.785    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    15.079    clock_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.608ns (40.960%)  route 0.876ns (59.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.085    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock_divider/count_reg[0]/Q
                         net (fo=5, routed)           0.876     6.418    clock_divider/count[0]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.152     6.570 r  clock_divider/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.570    clock_divider/p_1_in[2]
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.785    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[2]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    15.125    clock_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 clock_divider/q_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/q_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.743ns (51.979%)  route 0.686ns (48.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.085    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  clock_divider/q_int_reg/Q
                         net (fo=2, routed)           0.686     6.191    clock_divider/clk_int
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.324     6.515 r  clock_divider/q_int_i_1/O
                         net (fo=1, routed)           0.000     6.515    clock_divider/q_int_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clock_divider/q_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.785    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/q_int_reg/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    15.125    clock_divider/q_int_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.109%)  route 0.678ns (53.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.085    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_divider/count_reg[0]/Q
                         net (fo=5, routed)           0.678     6.219    clock_divider/count[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.343 r  clock_divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.343    clock_divider/count[0]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.785    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    15.081    clock_divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.541%)  route 0.666ns (53.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.085    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock_divider/count_reg[3]/Q
                         net (fo=3, routed)           0.666     6.207    clock_divider/count[3]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.331 r  clock_divider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.331    clock_divider/p_1_in[3]
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.785    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[3]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    15.081    clock_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  8.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.445    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_divider/count_reg[1]/Q
                         net (fo=4, routed)           0.167     1.753    clock_divider/count[1]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.042     1.795 r  clock_divider/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    clock_divider/p_1_in[2]
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     1.958    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107     1.552    clock_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/q_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.445    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_divider/count_reg[1]/Q
                         net (fo=4, routed)           0.169     1.755    clock_divider/count[1]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.043     1.798 r  clock_divider/q_int_i_1/O
                         net (fo=1, routed)           0.000     1.798    clock_divider/q_int_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clock_divider/q_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     1.958    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/q_int_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107     1.552    clock_divider/q_int_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.445    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_divider/count_reg[1]/Q
                         net (fo=4, routed)           0.167     1.753    clock_divider/count[1]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  clock_divider/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    clock_divider/p_1_in[1]
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     1.958    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    clock_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.445    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_divider/count_reg[1]/Q
                         net (fo=4, routed)           0.169     1.755    clock_divider/count[1]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.800 r  clock_divider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    clock_divider/p_1_in[3]
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     1.958    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.537    clock_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.468%)  route 0.242ns (56.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.445    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clock_divider/count_reg[0]/Q
                         net (fo=5, routed)           0.242     1.828    clock_divider/count[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  clock_divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    clock_divider/count[0]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     1.958    clock_divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clock_divider/count_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.537    clock_divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clock_divider/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clock_divider/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clock_divider/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clock_divider/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clock_divider/q_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/q_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/q_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/q_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock_divider/q_int_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           419 Endpoints
Min Delay           419 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/led_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.471ns  (logic 4.206ns (31.221%)  route 9.265ns (68.779%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 r  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 f  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 r  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 r  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           1.413    13.016    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124    13.140 r  Encoder_LED_inst/led_i_1/O
                         net (fo=1, routed)           0.331    13.471    Encoder_LED_inst/led_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  Encoder_LED_inst/led_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/wait_timer_on_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.078ns  (logic 4.228ns (32.327%)  route 8.850ns (67.672%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=2 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 f  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 r  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 f  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 f  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           0.808    12.410    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.146    12.556 r  Encoder_LED_inst/wait_timer_on[19]_i_1/O
                         net (fo=1, routed)           0.522    13.078    Encoder_LED_inst/wait_timer_on[19]
    SLICE_X0Y9           FDRE                                         r  Encoder_LED_inst/wait_timer_on_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/wait_timer_off_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.040ns  (logic 4.205ns (32.246%)  route 8.835ns (67.754%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.846     7.339    Encoder_LED_inst/led_i_7_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.463 r  Encoder_LED_inst/wait_timer_off[3]_i_2/O
                         net (fo=1, routed)           0.000     7.463    Encoder_LED_inst/wait_timer_off[3]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  Encoder_LED_inst/wait_timer_off_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    Encoder_LED_inst/wait_timer_off_reg[3]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  Encoder_LED_inst/wait_timer_off_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.109    Encoder_LED_inst/wait_timer_off_reg[5]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  Encoder_LED_inst/wait_timer_off_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    Encoder_LED_inst/wait_timer_off_reg[11]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  Encoder_LED_inst/wait_timer_off_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    Encoder_LED_inst/wait_timer_off_reg[13]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.650 f  Encoder_LED_inst/wait_timer_off_reg[17]_i_1/O[3]
                         net (fo=2, routed)           0.875     9.525    Encoder_LED_inst/wait_timer_off_reg[17]_i_1_n_4
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.306     9.831 r  Encoder_LED_inst/wait_timer_off[21]_i_3/O
                         net (fo=3, routed)           0.817    10.649    Encoder_LED_inst/wait_timer_off[21]_i_3_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I0_O)        0.124    10.773 r  Encoder_LED_inst/wait_timer_off[10]_i_3/O
                         net (fo=3, routed)           0.658    11.430    Encoder_LED_inst/wait_timer_off[10]_i_3_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.554 f  Encoder_LED_inst/wait_timer_off[19]_i_2/O
                         net (fo=10, routed)          0.828    12.382    Encoder_LED_inst/wait_timer_off[19]_i_2_n_0
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.152    12.534 r  Encoder_LED_inst/wait_timer_off[6]_i_1/O
                         net (fo=1, routed)           0.506    13.040    Encoder_LED_inst/wait_timer_off[6]
    SLICE_X5Y6           FDRE                                         r  Encoder_LED_inst/wait_timer_off_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.805ns  (logic 4.232ns (33.048%)  route 8.573ns (66.952%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 r  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 f  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 r  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 r  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           1.052    12.655    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.150    12.805 r  Encoder_LED_inst/i[2]_i_1/O
                         net (fo=1, routed)           0.000    12.805    Encoder_LED_inst/i[2]_i_1_n_0
    SLICE_X3Y5           FDSE                                         r  Encoder_LED_inst/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/i_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.779ns  (logic 4.206ns (32.912%)  route 8.573ns (67.088%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 r  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 f  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 r  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 r  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           1.052    12.655    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.124    12.779 r  Encoder_LED_inst/i[1]_i_1/O
                         net (fo=1, routed)           0.000    12.779    Encoder_LED_inst/i[1]_i_1_n_0
    SLICE_X3Y5           FDSE                                         r  Encoder_LED_inst/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/wait_timer_on_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.752ns  (logic 4.234ns (33.201%)  route 8.518ns (66.799%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=2 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 f  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 r  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 f  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 f  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           0.997    12.600    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.152    12.752 r  Encoder_LED_inst/wait_timer_on[6]_i_1/O
                         net (fo=1, routed)           0.000    12.752    Encoder_LED_inst/wait_timer_on[6]
    SLICE_X0Y6           FDRE                                         r  Encoder_LED_inst/wait_timer_on_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.611ns  (logic 4.206ns (33.350%)  route 8.405ns (66.649%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 r  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 f  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 r  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 r  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           0.884    12.487    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124    12.611 r  Encoder_LED_inst/i[3]_i_1/O
                         net (fo=1, routed)           0.000    12.611    Encoder_LED_inst/i[3]_i_1_n_0
    SLICE_X3Y5           FDSE                                         r  Encoder_LED_inst/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.604ns  (logic 4.206ns (33.368%)  route 8.399ns (66.632%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 r  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 f  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 r  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 r  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           0.878    12.480    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.124    12.604 r  Encoder_LED_inst/i[0]_i_1/O
                         net (fo=1, routed)           0.000    12.604    Encoder_LED_inst/i[0]_i_1_n_0
    SLICE_X3Y6           FDSE                                         r  Encoder_LED_inst/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/wait_timer_on_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.594ns  (logic 4.234ns (33.617%)  route 8.361ns (66.383%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=2 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 f  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 r  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 f  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 f  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           0.840    12.442    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.152    12.594 r  Encoder_LED_inst/wait_timer_on[9]_i_1/O
                         net (fo=1, routed)           0.000    12.594    Encoder_LED_inst/wait_timer_on[9]
    SLICE_X0Y8           FDRE                                         r  Encoder_LED_inst/wait_timer_on_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            Encoder_LED_inst/wait_timer_on_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 4.206ns (33.469%)  route 8.361ns (66.531%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=2 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  swt_IBUF[2]_inst/O
                         net (fo=22, routed)          2.270     3.734    Encoder_LED_inst/swt_IBUF[2]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.148     3.882 r  Encoder_LED_inst/led_i_34/O
                         net (fo=2, routed)           0.825     4.707    Encoder_LED_inst/led_i_34_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.328     5.035 f  Encoder_LED_inst/led_i_29/O
                         net (fo=1, routed)           0.405     5.440    Encoder_LED_inst/led_i_29_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  Encoder_LED_inst/led_i_19/O
                         net (fo=1, routed)           0.804     6.369    Encoder_LED_inst/led_i_19_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  Encoder_LED_inst/led_i_7/O
                         net (fo=3, routed)           0.823     7.316    Encoder_LED_inst/led_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124     7.440 r  Encoder_LED_inst/wait_timer_on[3]_i_2/O
                         net (fo=1, routed)           0.000     7.440    Encoder_LED_inst/wait_timer_on[3]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.972 r  Encoder_LED_inst/wait_timer_on_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    Encoder_LED_inst/wait_timer_on_reg[3]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  Encoder_LED_inst/wait_timer_on_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    Encoder_LED_inst/wait_timer_on_reg[7]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  Encoder_LED_inst/wait_timer_on_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    Encoder_LED_inst/wait_timer_on_reg[10]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  Encoder_LED_inst/wait_timer_on_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    Encoder_LED_inst/wait_timer_on_reg[15]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  Encoder_LED_inst/wait_timer_on_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    Encoder_LED_inst/wait_timer_on_reg[17]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.663 f  Encoder_LED_inst/wait_timer_on_reg[21]_i_1/O[0]
                         net (fo=4, routed)           0.846     9.509    Encoder_LED_inst/sel0[20]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     9.808 r  Encoder_LED_inst/wait_timer_on[14]_i_6/O
                         net (fo=2, routed)           0.584    10.391    Encoder_LED_inst/wait_timer_on[14]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124    10.515 f  Encoder_LED_inst/wait_timer_on[14]_i_4/O
                         net (fo=3, routed)           0.963    11.479    Encoder_LED_inst/wait_timer_on[14]_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.603 f  Encoder_LED_inst/wait_timer_on[19]_i_2/O
                         net (fo=9, routed)           0.840    12.442    Encoder_LED_inst/wait_timer_on[19]_i_2_n_0
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124    12.566 r  Encoder_LED_inst/wait_timer_on[18]_i_1/O
                         net (fo=1, routed)           0.000    12.566    Encoder_LED_inst/wait_timer_on[18]
    SLICE_X0Y8           FDRE                                         r  Encoder_LED_inst/wait_timer_on_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Decoser_inst/morseCode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decoser_inst/mappedBinary_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.164%)  route 0.129ns (47.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE                         0.000     0.000 r  Decoser_inst/morseCode_reg[1]/C
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Decoser_inst/morseCode_reg[1]/Q
                         net (fo=2, routed)           0.129     0.270    Decoser_inst/morseCode[1]
    SLICE_X61Y34         FDRE                                         r  Decoser_inst/mappedBinary_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decoser_inst/morseCode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decoser_inst/mappedBinary_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE                         0.000     0.000 r  Decoser_inst/morseCode_reg[4]/C
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Decoser_inst/morseCode_reg[4]/Q
                         net (fo=2, routed)           0.131     0.272    Decoser_inst/morseCode[4]
    SLICE_X61Y35         FDRE                                         r  Decoser_inst/mappedBinary_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decoser_inst/start_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            Decoser_inst/pushTimerOFF_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDSE                         0.000     0.000 r  Decoser_inst/start_reg/C
    SLICE_X61Y31         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Decoser_inst/start_reg/Q
                         net (fo=39, routed)          0.134     0.275    Decoser_inst/start
    SLICE_X60Y30         FDRE                                         r  Decoser_inst/pushTimerOFF_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decoser_inst/start_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            Decoser_inst/pushTimerOFF_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDSE                         0.000     0.000 r  Decoser_inst/start_reg/C
    SLICE_X61Y31         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Decoser_inst/start_reg/Q
                         net (fo=39, routed)          0.134     0.275    Decoser_inst/start
    SLICE_X60Y30         FDRE                                         r  Decoser_inst/pushTimerOFF_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decoser_inst/start_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            Decoser_inst/pushTimerOFF_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDSE                         0.000     0.000 r  Decoser_inst/start_reg/C
    SLICE_X61Y31         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Decoser_inst/start_reg/Q
                         net (fo=39, routed)          0.134     0.275    Decoser_inst/start
    SLICE_X60Y30         FDRE                                         r  Decoser_inst/pushTimerOFF_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decoser_inst/start_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            Decoser_inst/pushTimerOFF_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDSE                         0.000     0.000 r  Decoser_inst/start_reg/C
    SLICE_X61Y31         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Decoser_inst/start_reg/Q
                         net (fo=39, routed)          0.134     0.275    Decoser_inst/start
    SLICE_X60Y30         FDRE                                         r  Decoser_inst/pushTimerOFF_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decoser_inst/morseCode_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decoser_inst/mappedBinary_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.486%)  route 0.169ns (54.514%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE                         0.000     0.000 r  Decoser_inst/morseCode_reg[13]/C
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Decoser_inst/morseCode_reg[13]/Q
                         net (fo=2, routed)           0.169     0.310    Decoser_inst/morseCode[13]
    SLICE_X64Y35         FDRE                                         r  Decoser_inst/mappedBinary_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decoser_inst/morseCode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decoser_inst/mappedBinary_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.087%)  route 0.179ns (55.913%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE                         0.000     0.000 r  Decoser_inst/morseCode_reg[2]/C
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Decoser_inst/morseCode_reg[2]/Q
                         net (fo=2, routed)           0.179     0.320    Decoser_inst/morseCode[2]
    SLICE_X61Y35         FDRE                                         r  Decoser_inst/mappedBinary_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decoser_inst/morseCode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decoser_inst/mappedBinary_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.925%)  route 0.180ns (56.075%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE                         0.000     0.000 r  Decoser_inst/morseCode_reg[5]/C
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Decoser_inst/morseCode_reg[5]/Q
                         net (fo=2, routed)           0.180     0.321    Decoser_inst/morseCode[5]
    SLICE_X61Y35         FDRE                                         r  Decoser_inst/mappedBinary_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DebounceControlModule_insy/btn_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decoser_inst/pushTimerOFF_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE                         0.000     0.000 r  DebounceControlModule_insy/btn_reg_reg/C
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DebounceControlModule_insy/btn_reg_reg/Q
                         net (fo=63, routed)          0.181     0.322    Decoser_inst/btn_out_int
    SLICE_X60Y27         FDRE                                         r  Decoser_inst/pushTimerOFF_reg[0]/R
  -------------------------------------------------------------------    -------------------





