Analysis & Synthesis report for Task-4
Wed Jan 15 16:53:36 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |task_4|state
 11. State Machine - |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|state
 12. State Machine - |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|state
 13. State Machine - |task_4|uart_rx:u_uart_rx|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: pwm_generator:right_pwm_generator|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: pwm_generator:left_pwm_generator|lpm_divide:Div0
 23. Port Connectivity Checks: "pwm_generator:right_pwm_generator"
 24. Port Connectivity Checks: "pwm_generator:left_pwm_generator"
 25. Port Connectivity Checks: "UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx"
 26. Port Connectivity Checks: "UART_Tx_Wrapper:u_UART_Tx_Wrapper"
 27. Port Connectivity Checks: "uart_rx:u_uart_rx"
 28. Signal Tap Logic Analyzer Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 15 16:53:35 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Task-4                                      ;
; Top-level Entity Name              ; task_4                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,515                                       ;
;     Total combinational functions  ; 1,217                                       ;
;     Dedicated logic registers      ; 897                                         ;
; Total registers                    ; 897                                         ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 9,216                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; task_4             ; Task-4             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; uart_rx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v                                                          ;             ;
; uart_tx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v                                                          ;             ;
; UART_Tx_Wrapper.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v                                                  ;             ;
; pwm_generator.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v                                                    ;             ;
; Black_Line.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/Black_Line.v                                                       ;             ;
; ADC_Controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/ADC_Controller.v                                                   ;             ;
; color_Sensor.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v                                                     ;             ;
; task_4.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                          ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; db/altsyncram_k724.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/altsyncram_k724.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                        ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                             ;             ;
; db/cntr_1fi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_1fi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sld7924f78a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                      ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                     ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                 ;             ;
; db/lpm_divide_ihm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/lpm_divide_ihm.tdf                                              ;             ;
; db/sign_div_unsign_akh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/sign_div_unsign_akh.tdf                                         ;             ;
; db/alt_u_div_84f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/alt_u_div_84f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,515       ;
;                                             ;             ;
; Total combinational functions               ; 1217        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 503         ;
;     -- 3 input functions                    ; 261         ;
;     -- <=2 input functions                  ; 453         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 944         ;
;     -- arithmetic mode                      ; 273         ;
;                                             ;             ;
; Total registers                             ; 897         ;
;     -- Dedicated logic registers            ; 897         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 30          ;
; Total memory bits                           ; 9216        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_3125KHz ;
; Maximum fan-out                             ; 359         ;
; Total fan-out                               ; 6740        ;
; Average fan-out                             ; 3.07        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |task_4                                                                                                                                 ; 1217 (298)          ; 897 (147)                 ; 9216        ; 0            ; 0       ; 0         ; 30   ; 0            ; |task_4                                                                                                                                                                                                                                                                                                                                            ; task_4                            ; work         ;
;    |ADC_Controller:u_ADC_Controller|                                                                                                    ; 27 (27)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|ADC_Controller:u_ADC_Controller                                                                                                                                                                                                                                                                                                            ; ADC_Controller                    ; work         ;
;    |Black_Line:u_Black_Line|                                                                                                            ; 46 (46)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|Black_Line:u_Black_Line                                                                                                                                                                                                                                                                                                                    ; Black_Line                        ; work         ;
;    |UART_Tx_Wrapper:u_UART_Tx_Wrapper|                                                                                                  ; 112 (49)            ; 51 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper                                                                                                                                                                                                                                                                                                          ; UART_Tx_Wrapper                   ; work         ;
;       |uart_tx:u_uart_tx|                                                                                                               ; 63 (63)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx                                                                                                                                                                                                                                                                                        ; uart_tx                           ; work         ;
;    |color_Sensor:u_color_Sensor|                                                                                                        ; 97 (97)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|color_Sensor:u_color_Sensor                                                                                                                                                                                                                                                                                                                ; color_Sensor                      ; work         ;
;    |pwm_generator:left_pwm_generator|                                                                                                   ; 61 (28)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:left_pwm_generator                                                                                                                                                                                                                                                                                                           ; pwm_generator                     ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:left_pwm_generator|lpm_divide:Div0                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_ihm:auto_generated|                                                                                                ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:left_pwm_generator|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                                                                                                                                                                                                             ; lpm_divide_ihm                    ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:left_pwm_generator|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                 ; sign_div_unsign_akh               ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:left_pwm_generator|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                           ; alt_u_div_84f                     ; work         ;
;    |pwm_generator:right_pwm_generator|                                                                                                  ; 41 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:right_pwm_generator                                                                                                                                                                                                                                                                                                          ; pwm_generator                     ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:right_pwm_generator|lpm_divide:Div0                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;          |lpm_divide_ihm:auto_generated|                                                                                                ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:right_pwm_generator|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_ihm                    ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:right_pwm_generator|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                ; sign_div_unsign_akh               ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|pwm_generator:right_pwm_generator|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                          ; alt_u_div_84f                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 364 (2)             ; 437 (18)                  ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 362 (0)             ; 419 (0)                   ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 362 (88)            ; 419 (116)                 ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_k724:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k724:auto_generated                                                                                                                                                 ; altsyncram_k724                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 23 (1)              ; 61 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 18 (0)              ; 45 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 87 (10)             ; 71 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1fi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1fi:auto_generated                                                             ; cntr_1fi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_rx:u_uart_rx|                                                                                                                  ; 42 (42)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task_4|uart_rx:u_uart_rx                                                                                                                                                                                                                                                                                                                          ; uart_rx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k724:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 9            ; 1024         ; 9            ; 9216 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |task_4|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+----------+------------------------------+----------------------+-------------+-----------------------+------------------------------+-----------------------+------------------------------+-----------------------+-------------+----------+-------------+---------+----------------------+-------------+-------------+-------------+----------------------+------------+------------------------------+----------------------+------------------------------+----------------------+-------------+----------------------+------------------------------+----------------------+-------------+-------------+-----------------+
; Name                         ; state.x4 ; state.Expected_color_patch2G ; state.Expected_node9 ; state.wait7 ; state.Expected_node10 ; state.Expected_color_patch2R ; state.Expected_node11 ; state.Expected_color_patch2B ; state.Expected_node12 ; state.wait8 ; state.x2 ; state.wait9 ; state.x ; state.Expected_node5 ; state.wait4 ; state.wait5 ; state.wait6 ; state.Expected_node7 ; state.done ; state.Expected_color_patch1B ; state.Expected_node4 ; state.Expected_color_patch1R ; state.Expected_node3 ; state.wait3 ; state.Expected_node2 ; state.Expected_color_patch1G ; state.Expected_node1 ; state.wait1 ; state.Start ; state.Recieve_S ;
+------------------------------+----------+------------------------------+----------------------+-------------+-----------------------+------------------------------+-----------------------+------------------------------+-----------------------+-------------+----------+-------------+---------+----------------------+-------------+-------------+-------------+----------------------+------------+------------------------------+----------------------+------------------------------+----------------------+-------------+----------------------+------------------------------+----------------------+-------------+-------------+-----------------+
; state.Recieve_S              ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 0               ;
; state.Start                  ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 1           ; 1               ;
; state.wait1                  ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 1           ; 0           ; 1               ;
; state.Expected_node1         ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 1                    ; 0           ; 0           ; 1               ;
; state.Expected_color_patch1G ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 1                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node2         ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 1                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.wait3                  ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 1           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node3         ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 1                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_color_patch1R ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 1                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node4         ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 1                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_color_patch1B ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 1                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.done                   ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 1          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node7         ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 1                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.wait6                  ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 1           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.wait5                  ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 1           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.wait4                  ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 1           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node5         ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 1                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.x                      ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 1       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.wait9                  ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 1           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.x2                     ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 1        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.wait8                  ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 1           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node12        ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 1                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_color_patch2B ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 1                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node11        ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 1                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_color_patch2R ; 0        ; 0                            ; 0                    ; 0           ; 0                     ; 1                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node10        ; 0        ; 0                            ; 0                    ; 0           ; 1                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.wait7                  ; 0        ; 0                            ; 0                    ; 1           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_node9         ; 0        ; 0                            ; 1                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.Expected_color_patch2G ; 0        ; 1                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
; state.x4                     ; 1        ; 0                            ; 0                    ; 0           ; 0                     ; 0                            ; 0                     ; 0                            ; 0                     ; 0           ; 0        ; 0           ; 0       ; 0                    ; 0           ; 0           ; 0           ; 0                    ; 0          ; 0                            ; 0                    ; 0                            ; 0                    ; 0           ; 0                    ; 0                            ; 0                    ; 0           ; 0           ; 1               ;
+------------------------------+----------+------------------------------+----------------------+-------------+-----------------------+------------------------------+-----------------------+------------------------------+-----------------------+-------------+----------+-------------+---------+----------------------+-------------+-------------+-------------+----------------------+------------+------------------------------+----------------------+------------------------------+----------------------+-------------+----------------------+------------------------------+----------------------+-------------+-------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|state ;
+----------+----------+----------+----------+---------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00            ;
+----------+----------+----------+----------+---------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                   ;
; state.01 ; 0        ; 0        ; 1        ; 1                   ;
; state.10 ; 0        ; 1        ; 0        ; 1                   ;
; state.11 ; 1        ; 0        ; 0        ; 1                   ;
+----------+----------+----------+----------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|state            ;
+------------------+------------------+----------------+-------------+------------+------------+
; Name             ; state.PARTIY_BIT ; state.SENT_BIT ; state.START ; state.IDLE ; state.STOP ;
+------------------+------------------+----------------+-------------+------------+------------+
; state.IDLE       ; 0                ; 0              ; 0           ; 0          ; 0          ;
; state.START      ; 0                ; 0              ; 1           ; 1          ; 0          ;
; state.SENT_BIT   ; 0                ; 1              ; 0           ; 1          ; 0          ;
; state.PARTIY_BIT ; 1                ; 0              ; 0           ; 1          ; 0          ;
; state.STOP       ; 0                ; 0              ; 0           ; 1          ; 1          ;
+------------------+------------------+----------------+-------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |task_4|uart_rx:u_uart_rx|state                                              ;
+------------------+------------------+----------------+-------------+------------+------------+
; Name             ; state.PARTIY_BIT ; state.READ_BIT ; state.START ; state.IDLE ; state.STOP ;
+------------------+------------------+----------------+-------------+------------+------------+
; state.IDLE       ; 0                ; 0              ; 0           ; 0          ; 0          ;
; state.START      ; 0                ; 0              ; 1           ; 1          ; 0          ;
; state.READ_BIT   ; 0                ; 1              ; 0           ; 1          ; 0          ;
; state.PARTIY_BIT ; 1                ; 0              ; 0           ; 1          ; 0          ;
; state.STOP       ; 0                ; 0              ; 0           ; 1          ; 1          ;
+------------------+------------------+----------------+-------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                           ;
+-------------------------------------------------------------+--------------------------------------------------------------+
; ADC_Controller:u_ADC_Controller|mem1[1][2]                  ; Merged with ADC_Controller:u_ADC_Controller|mem1[2][0]       ;
; ADC_Controller:u_ADC_Controller|mem1[2][1]                  ; Merged with ADC_Controller:u_ADC_Controller|mem1[2][0]       ;
; ADC_Controller:u_ADC_Controller|mem1[0][0]                  ; Merged with ADC_Controller:u_ADC_Controller|mem1[2][0]       ;
; ADC_Controller:u_ADC_Controller|mem1[1][0]                  ; Merged with ADC_Controller:u_ADC_Controller|mem1[2][2]       ;
; ADC_Controller:u_ADC_Controller|mem1[0][2]                  ; Merged with ADC_Controller:u_ADC_Controller|mem1[2][2]       ;
; ADC_Controller:u_ADC_Controller|mem1[1][1]                  ; Merged with ADC_Controller:u_ADC_Controller|mem1[2][2]       ;
; ADC_Controller:u_ADC_Controller|mem1[0][1]                  ; Merged with ADC_Controller:u_ADC_Controller|mem1[2][2]       ;
; EI2_R~reg0                                                  ; Merged with EI1_R~reg0                                       ;
; EI3_R~reg0                                                  ; Merged with EI1_R~reg0                                       ;
; MI_R~reg0                                                   ; Merged with EI1_R~reg0                                       ;
; EI2_G~reg0                                                  ; Merged with EI1_G~reg0                                       ;
; EI3_G~reg0                                                  ; Merged with EI1_G~reg0                                       ;
; MI_G~reg0                                                   ; Merged with EI1_G~reg0                                       ;
; EI2_B~reg0                                                  ; Merged with EI1_B~reg0                                       ;
; EI3_B~reg0                                                  ; Merged with EI1_B~reg0                                       ;
; MI_B~reg0                                                   ; Merged with EI1_B~reg0                                       ;
; pwm_generator:right_pwm_generator|pwm_counter[12]           ; Merged with pwm_generator:left_pwm_generator|pwm_counter[12] ;
; pwm_generator:right_pwm_generator|pwm_counter[11]           ; Merged with pwm_generator:left_pwm_generator|pwm_counter[11] ;
; pwm_generator:right_pwm_generator|pwm_counter[10]           ; Merged with pwm_generator:left_pwm_generator|pwm_counter[10] ;
; pwm_generator:right_pwm_generator|pwm_counter[9]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[9]  ;
; pwm_generator:right_pwm_generator|pwm_counter[8]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[8]  ;
; pwm_generator:right_pwm_generator|pwm_counter[7]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[7]  ;
; pwm_generator:right_pwm_generator|pwm_counter[6]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[6]  ;
; pwm_generator:right_pwm_generator|pwm_counter[5]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[5]  ;
; pwm_generator:right_pwm_generator|pwm_counter[4]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[4]  ;
; pwm_generator:right_pwm_generator|pwm_counter[3]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[3]  ;
; pwm_generator:right_pwm_generator|pwm_counter[2]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[2]  ;
; pwm_generator:right_pwm_generator|pwm_counter[1]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[1]  ;
; pwm_generator:right_pwm_generator|pwm_counter[0]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[0]  ;
; data0[7]                                                    ; Merged with data0[3]                                         ;
; data2[7]                                                    ; Merged with data0[3]                                         ;
; data4[1,5]                                                  ; Merged with data0[3]                                         ;
; data0[5]                                                    ; Merged with data0[4]                                         ;
; data1[6,7]                                                  ; Merged with data0[4]                                         ;
; data2[5]                                                    ; Merged with data1[4]                                         ;
; data3[5,7]                                                  ; Merged with data1[4]                                         ;
; data5[3]                                                    ; Merged with data1[4]                                         ;
; data0[2]                                                    ; Merged with data0[0]                                         ;
; data10[0]                                                   ; Merged with data0[0]                                         ;
; data11[0,1,3,6]                                             ; Merged with data0[0]                                         ;
; data12[0,1,3..5]                                            ; Merged with data0[0]                                         ;
; data13[0..3,5,7]                                            ; Merged with data0[0]                                         ;
; data1[0]                                                    ; Merged with data0[0]                                         ;
; data2[0,3,6]                                                ; Merged with data0[0]                                         ;
; data3[0]                                                    ; Merged with data0[0]                                         ;
; data4[0,4,7]                                                ; Merged with data0[0]                                         ;
; data5[0]                                                    ; Merged with data0[0]                                         ;
; data6[0,4]                                                  ; Merged with data0[0]                                         ;
; data7[0,1,4,5]                                              ; Merged with data0[0]                                         ;
; data8[0,1,3,6]                                              ; Merged with data0[0]                                         ;
; data9[0,3,5,6]                                              ; Merged with data0[0]                                         ;
; data10[6]                                                   ; Merged with data10[3]                                        ;
; data7[7]                                                    ; Merged with data10[3]                                        ;
; data10[7]                                                   ; Merged with data10[1]                                        ;
; data11[4,5,7]                                               ; Merged with data10[1]                                        ;
; data12[6,7]                                                 ; Merged with data10[1]                                        ;
; data2[4]                                                    ; Merged with data10[1]                                        ;
; data3[4]                                                    ; Merged with data10[1]                                        ;
; data4[6]                                                    ; Merged with data10[1]                                        ;
; data5[1]                                                    ; Merged with data10[1]                                        ;
; data6[1,5]                                                  ; Merged with data10[1]                                        ;
; data7[3]                                                    ; Merged with data10[1]                                        ;
; data8[4,5,7]                                                ; Merged with data10[1]                                        ;
; data9[1,7]                                                  ; Merged with data10[1]                                        ;
; data0[6]                                                    ; Merged with data0[1]                                         ;
; data11[2]                                                   ; Merged with data0[1]                                         ;
; data12[2]                                                   ; Merged with data0[1]                                         ;
; data13[4,6]                                                 ; Merged with data0[1]                                         ;
; data1[1,5]                                                  ; Merged with data0[1]                                         ;
; data2[1]                                                    ; Merged with data0[1]                                         ;
; data3[2]                                                    ; Merged with data0[1]                                         ;
; data7[2]                                                    ; Merged with data0[1]                                         ;
; data8[2]                                                    ; Merged with data0[1]                                         ;
; data1[2]                                                    ; Merged with data10[2]                                        ;
; data2[2]                                                    ; Merged with data10[2]                                        ;
; data3[1]                                                    ; Merged with data10[2]                                        ;
; data4[2]                                                    ; Merged with data10[2]                                        ;
; data5[2]                                                    ; Merged with data10[2]                                        ;
; data6[2]                                                    ; Merged with data10[2]                                        ;
; data9[2]                                                    ; Merged with data10[2]                                        ;
; data3[3,6]                                                  ; Merged with data1[3]                                         ;
; data4[3]                                                    ; Merged with data1[3]                                         ;
; data9[4]                                                    ; Merged with data7[6]                                         ;
; data10[5]                                                   ; Merged with data10[4]                                        ;
; ADC_Controller:u_ADC_Controller|mem1[2][0]                  ; Stuck at VCC due to stuck port data_in                       ;
; ADC_Controller:u_ADC_Controller|mem1[2][2]                  ; Stuck at GND due to stuck port data_in                       ;
; color_Sensor:u_color_Sensor|blue_reg[0]                     ; Lost fanout                                                  ;
; data0[0]                                                    ; Stuck at GND due to stuck port data_in                       ;
; data0[1]                                                    ; Stuck at VCC due to stuck port data_in                       ;
; ADC_Controller:u_ADC_Controller|channel_select[2]           ; Stuck at GND due to stuck port data_in                       ;
; Black_Line:u_Black_Line|IN3                                 ; Stuck at GND due to stuck port data_in                       ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|data_send[0]              ; Stuck at GND due to stuck port data_in                       ;
; pwm_generator:left_pwm_generator|pwm_counter[9]             ; Merged with pwm_generator:left_pwm_generator|pwm_counter[10] ;
; pwm_generator:left_pwm_generator|pwm_counter[10]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[11] ;
; pwm_generator:left_pwm_generator|pwm_counter[11]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[12] ;
; ADC_Controller:u_ADC_Controller|data_counter[0]             ; Merged with ADC_Controller:u_ADC_Controller|din_counter[0]   ;
; data0[4]                                                    ; Merged with data0[3]                                         ;
; data1[3]                                                    ; Merged with data1[4]                                         ;
; data10[2]                                                   ; Merged with data10[1]                                        ;
; state~32                                                    ; Lost fanout                                                  ;
; state~33                                                    ; Lost fanout                                                  ;
; state~34                                                    ; Lost fanout                                                  ;
; state~35                                                    ; Lost fanout                                                  ;
; state~36                                                    ; Lost fanout                                                  ;
; state~37                                                    ; Lost fanout                                                  ;
; state~38                                                    ; Lost fanout                                                  ;
; state~39                                                    ; Lost fanout                                                  ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|state~6                   ; Lost fanout                                                  ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|state~7                   ; Lost fanout                                                  ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|state~7 ; Lost fanout                                                  ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|state~8 ; Lost fanout                                                  ;
; uart_rx:u_uart_rx|state~7                                   ; Lost fanout                                                  ;
; uart_rx:u_uart_rx|state~8                                   ; Lost fanout                                                  ;
; ADC_Controller:u_ADC_Controller|data_counter[1]             ; Merged with ADC_Controller:u_ADC_Controller|din_counter[1]   ;
; ADC_Controller:u_ADC_Controller|data_counter[2]             ; Merged with ADC_Controller:u_ADC_Controller|din_counter[2]   ;
; ADC_Controller:u_ADC_Controller|data_counter[3]             ; Merged with ADC_Controller:u_ADC_Controller|din_counter[3]   ;
; pwm_generator:left_pwm_generator|pwm_counter[4]             ; Merged with pwm_generator:left_pwm_generator|pwm_counter[5]  ;
; pwm_generator:left_pwm_generator|pwm_counter[5]             ; Merged with pwm_generator:left_pwm_generator|pwm_counter[6]  ;
; pwm_generator:left_pwm_generator|pwm_counter[6]             ; Merged with pwm_generator:left_pwm_generator|pwm_counter[12] ;
; pwm_generator:left_pwm_generator|pwm_counter[12]            ; Merged with pwm_generator:left_pwm_generator|pwm_counter[8]  ;
; pwm_generator:left_pwm_generator|pwm_counter[8]             ; Merged with pwm_generator:left_pwm_generator|pwm_counter[7]  ;
; Total Number of Removed Registers = 160                     ;                                                              ;
+-------------------------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                ;
+---------------+---------------------------+------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register         ;
+---------------+---------------------------+------------------------------------------------+
; data0[0]      ; Stuck at GND              ; UART_Tx_Wrapper:u_UART_Tx_Wrapper|data_send[0] ;
;               ; due to stuck port data_in ;                                                ;
+---------------+---------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 897   ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 200   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 603   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|tx                                                                                                                                                                                                                                                                          ; 2       ;
; Black_Line:u_Black_Line|IN2                                                                                                                                                                                                                                                                                                     ; 1       ;
; Black_Line:u_Black_Line|IN4                                                                                                                                                                                                                                                                                                     ; 1       ;
; pwm_generator:left_pwm_generator|pwm_counter[7]                                                                                                                                                                                                                                                                                 ; 15      ;
; pwm_generator:left_pwm_generator|pwm_counter[3]                                                                                                                                                                                                                                                                                 ; 3       ;
; Black_Line:u_Black_Line|pulse_widht_r[3]                                                                                                                                                                                                                                                                                        ; 2       ;
; Black_Line:u_Black_Line|pulse_widht_r[1]                                                                                                                                                                                                                                                                                        ; 3       ;
; pwm_generator:left_pwm_generator|pwm_counter[2]                                                                                                                                                                                                                                                                                 ; 3       ;
; pwm_generator:left_pwm_generator|pwm_counter[1]                                                                                                                                                                                                                                                                                 ; 3       ;
; pwm_generator:left_pwm_generator|pwm_counter[0]                                                                                                                                                                                                                                                                                 ; 3       ;
; Black_Line:u_Black_Line|pulse_widht_l[3]                                                                                                                                                                                                                                                                                        ; 2       ;
; Black_Line:u_Black_Line|pulse_widht_l[1]                                                                                                                                                                                                                                                                                        ; 3       ;
; ADC_Controller:u_ADC_Controller|adc_cs                                                                                                                                                                                                                                                                                          ; 2       ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|counter[0]                                                                                                                                                                                                                                                                  ; 3       ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|data_bit_sent[1]                                                                                                                                                                                                                                                            ; 6       ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|data_bit_sent[0]                                                                                                                                                                                                                                                            ; 7       ;
; UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|data_bit_sent[2]                                                                                                                                                                                                                                                            ; 2       ;
; node_what_to_do[0]                                                                                                                                                                                                                                                                                                              ; 7       ;
; Black_Line:u_Black_Line|centre                                                                                                                                                                                                                                                                                                  ; 7       ;
; Black_Line:u_Black_Line|left                                                                                                                                                                                                                                                                                                    ; 7       ;
; Black_Line:u_Black_Line|ext_left                                                                                                                                                                                                                                                                                                ; 7       ;
; Black_Line:u_Black_Line|ext_centre                                                                                                                                                                                                                                                                                              ; 6       ;
; node_what_to_do[1]                                                                                                                                                                                                                                                                                                              ; 8       ;
; Black_Line:u_Black_Line|right                                                                                                                                                                                                                                                                                                   ; 2       ;
; Black_Line:u_Black_Line|ext_right                                                                                                                                                                                                                                                                                               ; 2       ;
; color_Sensor:u_color_Sensor|counter[12]                                                                                                                                                                                                                                                                                         ; 4       ;
; color_Sensor:u_color_Sensor|counter[10]                                                                                                                                                                                                                                                                                         ; 3       ;
; color_Sensor:u_color_Sensor|counter[11]                                                                                                                                                                                                                                                                                         ; 3       ;
; color_Sensor:u_color_Sensor|counter[3]                                                                                                                                                                                                                                                                                          ; 2       ;
; color_Sensor:u_color_Sensor|counter[4]                                                                                                                                                                                                                                                                                          ; 2       ;
; color_Sensor:u_color_Sensor|counter[5]                                                                                                                                                                                                                                                                                          ; 2       ;
; color_Sensor:u_color_Sensor|counter[6]                                                                                                                                                                                                                                                                                          ; 2       ;
; color_Sensor:u_color_Sensor|counter[7]                                                                                                                                                                                                                                                                                          ; 3       ;
; color_Sensor:u_color_Sensor|counter[8]                                                                                                                                                                                                                                                                                          ; 3       ;
; color_Sensor:u_color_Sensor|counter[9]                                                                                                                                                                                                                                                                                          ; 3       ;
; color_Sensor:u_color_Sensor|counter[0]                                                                                                                                                                                                                                                                                          ; 3       ;
; color_Sensor:u_color_Sensor|counter[1]                                                                                                                                                                                                                                                                                          ; 3       ;
; color_Sensor:u_color_Sensor|counter[2]                                                                                                                                                                                                                                                                                          ; 3       ;
; uart_rx:u_uart_rx|counter[5]                                                                                                                                                                                                                                                                                                    ; 3       ;
; uart_rx:u_uart_rx|counter[3]                                                                                                                                                                                                                                                                                                    ; 3       ;
; uart_rx:u_uart_rx|counter[1]                                                                                                                                                                                                                                                                                                    ; 3       ;
; uart_rx:u_uart_rx|counter[4]                                                                                                                                                                                                                                                                                                    ; 4       ;
; uart_rx:u_uart_rx|counter[0]                                                                                                                                                                                                                                                                                                    ; 5       ;
; uart_rx:u_uart_rx|counter[2]                                                                                                                                                                                                                                                                                                    ; 6       ;
; color_Sensor:u_color_Sensor|reset                                                                                                                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 58                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|counter[5] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |task_4|color_Sensor:u_color_Sensor|S_2                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |task_4|ADC_Controller:u_ADC_Controller|channel_select[2]              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |task_4|color_Sensor:u_color_Sensor|red_reg[7]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |task_4|color_Sensor:u_color_Sensor|blue_reg[1]                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |task_4|color_Sensor:u_color_Sensor|green_reg[8]                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |task_4|counter_extra[28]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |task_4|color_Sensor:u_color_Sensor|color[0]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|index[0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |task_4|uart_rx:u_uart_rx|r_rx_msg[3]                                  ;
; 18:1               ; 5 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |task_4|Black_Line:u_Black_Line|pulse_widht_l[0]                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |task_4|EI1_R~reg0                                                     ;
; 11:1               ; 31 bits   ; 217 LEs       ; 31 LEs               ; 186 LEs                ; Yes        ; |task_4|counter[19]                                                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |task_4|data10[4]                                                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |task_4|data1[3]                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |task_4|color_Sensor:u_color_Sensor|counter[12]                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |task_4|uart_rx:u_uart_rx|counter[4]                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |task_4|Black_Line:u_Black_Line|pulse_widht_r[3]                       ;
; 18:1               ; 4 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |task_4|Black_Line:u_Black_Line|pulse_widht_r[1]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |task_4|ADC_Controller:u_ADC_Controller|channel                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|Selector3                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx|Selector1  ;
; 17:1               ; 3 bits    ; 33 LEs        ; 6 LEs                ; 27 LEs                 ; No         ; |task_4|Selector0                                                      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |task_4|Selector27                                                     ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |task_4|Selector9                                                      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |task_4|Selector21                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 9                                                   ; Untyped        ;
; sld_trigger_bits                                ; 9                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 1024                                                ; Untyped        ;
; sld_segment_size                                ; 1024                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 51                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 9                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pwm_generator:right_pwm_generator|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pwm_generator:left_pwm_generator|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator:right_pwm_generator"                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_195KHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator:left_pwm_generator"                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_195KHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx" ;
+-------------+-------+----------+------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                        ;
+-------------+-------+----------+------------------------------------------------+
; parity_type ; Input ; Info     ; Stuck at GND                                   ;
+-------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Wrapper:u_UART_Tx_Wrapper"                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_rx:u_uart_rx"                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rx_parity   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rx_complete ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; tx          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 9                   ; 9                ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 370                         ;
;     CLR               ; 1                           ;
;     ENA               ; 195                         ;
;     ENA CLR           ; 8                           ;
;     ENA SCLR          ; 67                          ;
;     ENA SLD           ; 1                           ;
;     plain             ; 98                          ;
; cycloneiii_lcell_comb ; 729                         ;
;     arith             ; 187                         ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 29                          ;
;     normal            ; 542                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 307                         ;
;                       ;                             ;
; Max LUT depth         ; 10.80                       ;
; Average LUT depth     ; 4.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                               ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_50M              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50M                             ; N/A                                                                                                                                                            ;
; rx_msg[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_msg[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; state                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; state                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jan 15 16:52:49 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Task-4 -c Task-4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file frequency_scaling.v
    Info (12023): Found entity 1: Frequency_Scaling File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/Frequency_Scaling.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_wrapper.v
    Info (12023): Found entity 1: UART_Tx_Wrapper File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_wrapperr.v
    Info (12023): Found entity 1: UART_Tx_Wrapperr File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapperr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pwm_generator.v
    Info (12023): Found entity 1: pwm_generator File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file black_line.v
    Info (12023): Found entity 1: Black_Line File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/Black_Line.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file adc_controller.v
    Info (12023): Found entity 1: ADC_Controller File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/ADC_Controller.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file color_sensor.v
    Info (12023): Found entity 1: color_Sensor File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file task_4.v
    Info (12023): Found entity 1: task_4 File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 2
Info (12127): Elaborating entity "task_4" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at task_4.v(117): object "repeat_counter" assigned a value but never read File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 117
Warning (10230): Verilog HDL assignment warning at task_4.v(161): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 161
Warning (10230): Verilog HDL assignment warning at task_4.v(220): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 220
Warning (10230): Verilog HDL assignment warning at task_4.v(299): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 299
Warning (10230): Verilog HDL assignment warning at task_4.v(312): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 312
Warning (10230): Verilog HDL assignment warning at task_4.v(341): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 341
Warning (10230): Verilog HDL assignment warning at task_4.v(365): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 365
Warning (10230): Verilog HDL assignment warning at task_4.v(460): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 460
Warning (10230): Verilog HDL assignment warning at task_4.v(539): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 539
Warning (10230): Verilog HDL assignment warning at task_4.v(551): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 551
Warning (10230): Verilog HDL assignment warning at task_4.v(568): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 568
Warning (10230): Verilog HDL assignment warning at task_4.v(603): truncated value with size 32 to match size of target (31) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 603
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:u_uart_rx" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 36
Warning (10230): Verilog HDL assignment warning at uart_rx.v(87): truncated value with size 32 to match size of target (6) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v Line: 87
Warning (10230): Verilog HDL assignment warning at uart_rx.v(101): truncated value with size 32 to match size of target (3) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v Line: 101
Warning (10230): Verilog HDL assignment warning at uart_rx.v(107): truncated value with size 32 to match size of target (6) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_rx.v(128): truncated value with size 32 to match size of target (6) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v Line: 128
Warning (10230): Verilog HDL assignment warning at uart_rx.v(141): truncated value with size 32 to match size of target (6) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v Line: 141
Info (12128): Elaborating entity "UART_Tx_Wrapper" for hierarchy "UART_Tx_Wrapper:u_UART_Tx_Wrapper" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 57
Warning (10036): Verilog HDL or VHDL warning at UART_Tx_Wrapper.v(37): object "counter" assigned a value but never read File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v Line: 37
Warning (10230): Verilog HDL assignment warning at UART_Tx_Wrapper.v(134): truncated value with size 32 to match size of target (4) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v Line: 134
Warning (10034): Output port "done" at UART_Tx_Wrapper.v(21) has no driver File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v Line: 21
Info (12128): Elaborating entity "uart_tx" for hierarchy "UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_tx.v(78): truncated value with size 32 to match size of target (25) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v Line: 78
Warning (10230): Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (3) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v Line: 95
Warning (10230): Verilog HDL assignment warning at uart_tx.v(100): truncated value with size 32 to match size of target (25) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v Line: 100
Warning (10230): Verilog HDL assignment warning at uart_tx.v(110): truncated value with size 32 to match size of target (25) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v Line: 110
Warning (10230): Verilog HDL assignment warning at uart_tx.v(122): truncated value with size 32 to match size of target (25) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v Line: 122
Info (12128): Elaborating entity "color_Sensor" for hierarchy "color_Sensor:u_color_Sensor" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 67
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(46): truncated value with size 32 to match size of target (13) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 46
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(55): truncated value with size 32 to match size of target (13) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 55
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(60): truncated value with size 32 to match size of target (2) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 60
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(67): truncated value with size 32 to match size of target (13) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 67
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(72): truncated value with size 32 to match size of target (2) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 72
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(79): truncated value with size 32 to match size of target (13) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 79
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(84): truncated value with size 32 to match size of target (2) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 84
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(99): truncated value with size 32 to match size of target (2) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 99
Warning (10230): Verilog HDL assignment warning at color_Sensor.v(109): truncated value with size 32 to match size of target (9) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v Line: 109
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Controller:u_ADC_Controller" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 77
Info (12128): Elaborating entity "Black_Line" for hierarchy "Black_Line:u_Black_Line" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 94
Info (12128): Elaborating entity "pwm_generator" for hierarchy "pwm_generator:left_pwm_generator" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 100
Warning (10230): Verilog HDL assignment warning at pwm_generator.v(32): truncated value with size 32 to match size of target (13) File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k724.tdf
    Info (12023): Found entity 1: altsyncram_k724 File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/altsyncram_k724.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf
    Info (12023): Found entity 1: cntr_1fi File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_1fi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.01.15.16:53:16 Progress: Loading sld7924f78a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pwm_generator:right_pwm_generator|Div0" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pwm_generator:left_pwm_generator|Div0" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v Line: 42
Info (12130): Elaborated megafunction instantiation "pwm_generator:right_pwm_generator|lpm_divide:Div0" File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v Line: 42
Info (12133): Instantiated megafunction "pwm_generator:right_pwm_generator|lpm_divide:Div0" with the following parameter: File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v Line: 42
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/alt_u_div_84f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/add_sub_8pc.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_0" is stuck at VCC File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 8
    Warning (13410): Pin "S_1" is stuck at GND File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 8
    Warning (13410): Pin "IN3" is stuck at GND File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/output_files/Task-4.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 18 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1595 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 1551 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Wed Jan 15 16:53:36 2025
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/output_files/Task-4.map.smsg.


