# test_status
Task

Behaviour of the circuit to be designed is as follows;

You are going to design a circuit using verilog behavioural modelling that tells if an applicant passed, failed or qualified for a scholarship in a college entrance test. There are 4 sections in the test.

The student fails if they score less than 100 marks after adding score from all 4 sections.
The student passes if they score greater than or equal to 100 marks after adding score from all 4 sections.
The student gets scholarship if they score greater than or equal to 200 marks after adding score from all 4 sections.
So, the design should take 4 inputs of 8 bits each and have 3 output;
