#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 31 10:06:10 2024
# Process ID: 19784
# Current directory: C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1
# Command line: vivado.exe -log proc_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source proc_top.tcl
# Log file: C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/proc_top.vds
# Journal file: C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source proc_top.tcl -notrace
Command: synth_design -top proc_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'proc_top' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/proc_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/clk_div.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/clk_div.v:22]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (2#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/aludec.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/aludec.v:39]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (3#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/aludec.v:24]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/regfile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/regfile.v:24]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/alu.v:25]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/alu.v:25]
WARNING: [Synth 8-7071] port 'C' of module 'alu' is unconnected for instance 'ALU' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/datapath.v:114]
WARNING: [Synth 8-7071] port 'N' of module 'alu' is unconnected for instance 'ALU' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/datapath.v:114]
WARNING: [Synth 8-7023] instance 'ALU' of module 'alu' has 8 connections declared, but only 6 given [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/datapath.v:114]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/flopr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (8#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (10#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (10#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (11#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (12#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (13#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/.Xil/Vivado-19784-fortune/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (14#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/.Xil/Vivado-19784-fortune/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/.Xil/Vivado-19784-fortune/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (15#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/.Xil/Vivado-19784-fortune/realtime/data_ram_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (5) of module 'data_ram' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/top.v:90]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_monitor' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/sys_monitor.v:24]
	Parameter monitor_len bound to: 11 - type: integer 
	Parameter RX_byte bound to: 1 - type: integer 
	Parameter TX_byte bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debug_core' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/debug_core.v:24]
	Parameter s_idle bound to: 9'b000000001 
	Parameter s_bp bound to: 9'b000000010 
	Parameter s_reg_wr bound to: 9'b000000100 
	Parameter s_reg_wdata bound to: 9'b000001000 
	Parameter s_uart_reg_wdata bound to: 9'b000010000 
	Parameter s_reg_rdall bound to: 9'b000100000 
	Parameter s_mem_addr bound to: 9'b001000000 
	Parameter s_mem_wdata bound to: 9'b010000000 
	Parameter s_fin bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'debug_core' (17#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/debug_core.v:24]
INFO: [Synth 8-6157] synthesizing module 'r2u_data_fifo' [C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/.Xil/Vivado-19784-fortune/realtime/r2u_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'r2u_data_fifo' (18#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/.Xil/Vivado-19784-fortune/realtime/r2u_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'u2r_cmd_fifo' [C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/.Xil/Vivado-19784-fortune/realtime/u2r_cmd_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'u2r_cmd_fifo' (19#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/.Xil/Vivado-19784-fortune/realtime/u2r_cmd_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/uart_top.v:13]
	Parameter baudrate bound to: 115200 - type: integer 
	Parameter tx_bytelen bound to: 4 - type: integer 
	Parameter rx_bytelen bound to: 1 - type: integer 
	Parameter baud_div bound to: 434 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/uart_rx.v:13]
	Parameter IDLE bound to: 3'b000 
	Parameter START_BIT bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter SAVE_DATA bound to: 3'b011 
	Parameter PARITY bound to: 3'b100 
	Parameter STOP_BIT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (20#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/uart_rx.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/uart_tx.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter START_BIT bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter PARITY bound to: 3'b011 
	Parameter STOP_BIT_FIRST bound to: 3'b100 
	Parameter STOP_BIT_LAST bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (21#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (22#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/uart_top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'sys_monitor' (23#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/sys_monitor.v:24]
INFO: [Synth 8-6155] done synthesizing module 'proc_top' (24#1) [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/proc_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1140.250 ; gain = 26.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1140.250 ; gain = 26.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1140.250 ; gain = 26.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1140.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'u_top/u_inst_rom'
Finished Parsing XDC File [c:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'u_top/u_inst_rom'
Parsing XDC File [c:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'u_top/u_data_ram'
Finished Parsing XDC File [c:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'u_top/u_data_ram'
Parsing XDC File [c:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/ip/r2u_data_fifo/r2u_data_fifo/r2u_data_fifo_in_context.xdc] for cell 'u_sys_monitor/u_run_2_uart_clock'
Finished Parsing XDC File [c:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/ip/r2u_data_fifo/r2u_data_fifo/r2u_data_fifo_in_context.xdc] for cell 'u_sys_monitor/u_run_2_uart_clock'
Parsing XDC File [c:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/ip/u2r_cmd_fifo/u2r_cmd_fifo/u2r_cmd_fifo_in_context.xdc] for cell 'u_sys_monitor/u_u2r_cmd_convert'
Finished Parsing XDC File [c:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/ip/u2r_cmd_fifo/u2r_cmd_fifo/u2r_cmd_fifo_in_context.xdc] for cell 'u_sys_monitor/u_u2r_cmd_convert'
Parsing XDC File [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/proc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/proc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1264.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1264.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.461 ; gain = 150.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.461 ; gain = 150.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_top/u_inst_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_top/u_data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_sys_monitor/u_run_2_uart_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_sys_monitor/u_u2r_cmd_convert. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.461 ; gain = 150.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'memtoreg_o_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memwrite_o_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'branch_o_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'alusrc_o_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'regdst_o_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'regwrite_o_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'jump_o_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'aluop_o_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'alucontrol_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/aludec.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/86157/Desktop/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/alu.v:42]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
               SAVE_DATA |                              011 |                              011
                  PARITY |                              100 |                              100
                STOP_BIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
                  PARITY |                              011 |                              011
          STOP_BIT_FIRST |                              100 |                              100
           STOP_BIT_LAST |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1264.461 ; gain = 150.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   5 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	  10 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	  32 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 17    
	   9 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1264.461 ; gain = 150.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                               | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------------------------+-----------+----------------------+--------------+
|proc_top    | u_top/u_mips/u_datapath/registers/rf_reg | Implied   | 32 x 32              | RAM32M x 18	 | 
+------------+------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1264.461 ; gain = 150.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1264.461 ; gain = 150.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                               | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------------------------+-----------+----------------------+--------------+
|proc_top    | u_top/u_mips/u_datapath/registers/rf_reg | Implied   | 32 x 32              | RAM32M x 18	 | 
+------------+------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1268.637 ; gain = 155.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1274.090 ; gain = 160.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1274.090 ; gain = 160.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1274.090 ; gain = 160.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1274.090 ; gain = 160.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1274.090 ; gain = 160.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1274.090 ; gain = 160.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |r2u_data_fifo |         1|
|2     |u2r_cmd_fifo  |         1|
|3     |inst_rom      |         1|
|4     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |data_ram      |     1|
|2     |inst_rom      |     1|
|3     |r2u_data_fifo |     1|
|4     |u2r_cmd_fifo  |     1|
|5     |BUFG          |     2|
|6     |CARRY4        |    47|
|7     |LUT1          |    10|
|8     |LUT2          |    30|
|9     |LUT3          |    73|
|10    |LUT4          |   146|
|11    |LUT5          |   156|
|12    |LUT6          |   542|
|13    |RAM32M        |    18|
|14    |FDCE          |   329|
|15    |FDPE          |    20|
|16    |FDRE          |     8|
|17    |LDC           |     4|
|18    |LDCP          |     5|
|19    |LDP           |     2|
|20    |IBUF          |     3|
|21    |OBUF          |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1274.090 ; gain = 160.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1274.090 ; gain = 36.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1274.090 ; gain = 160.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1286.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1286.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  LDC => LDCE: 4 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 5 instances
  LDP => LDPE: 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 1286.297 ; gain = 172.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/86157/Desktop/lab10_final/lab10_final.runs/synth_1/proc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file proc_top_utilization_synth.rpt -pb proc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 10:07:30 2024...
