

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Tue Sep 17 20:00:58 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  25.00 ns|  17.337 ns|     6.75 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                    |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                      Instance                                      |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67   |dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73       |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109  |dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145       |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165  |dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|  4694|        0|   133247|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     2851|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|  4694|     2851|   133287|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|   205|       ~0|       33|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    68|       ~0|       11|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+------+---+-------+-----+
    |                                      Instance                                      |                               Module                              | BRAM_18K|  DSP | FF|  LUT  | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+------+---+-------+-----+
    |call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109  |dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s  |        0|  1018|  0|  27903|    0|
    |call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165  |dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s  |        0|    94|  0|   2633|    0|
    |call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67   |dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s  |        0|  3582|  0|  99351|    0|
    |call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73       |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s      |        0|     0|  0|   2240|    0|
    |call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145       |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s      |        0|     0|  0|   1120|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+------+---+-------+-----+
    |Total                                                                               |                                                                   |        0|  4694|  0| 133247|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+------+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+------+-----------+
    |         Name         | LUT| Input Size| Bits | Total Bits|
    +----------------------+----+-----------+------+-----------+
    |inputs_ap_vld_in_sig  |   9|          2|     1|          2|
    |inputs_ap_vld_preg    |   9|          2|     1|          2|
    |inputs_blk_n          |   9|          2|     1|          2|
    |inputs_in_sig         |   9|          2|  1824|       3648|
    +----------------------+----+-----------+------+-----------+
    |Total                 |  36|          8|  1827|       3654|
    +----------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |ap_CS_fsm                |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |inputs_ap_vld_preg       |     1|   0|     1|          0|
    |inputs_preg              |  1824|   0|  1824|          0|
    |layer4_out_10_reg_698    |    32|   0|    32|          0|
    |layer4_out_11_reg_703    |    32|   0|    32|          0|
    |layer4_out_12_reg_708    |    32|   0|    32|          0|
    |layer4_out_13_reg_713    |    32|   0|    32|          0|
    |layer4_out_14_reg_718    |    32|   0|    32|          0|
    |layer4_out_15_reg_723    |    32|   0|    32|          0|
    |layer4_out_16_reg_728    |    32|   0|    32|          0|
    |layer4_out_17_reg_733    |    32|   0|    32|          0|
    |layer4_out_18_reg_738    |    32|   0|    32|          0|
    |layer4_out_19_reg_743    |    32|   0|    32|          0|
    |layer4_out_1_reg_653     |    32|   0|    32|          0|
    |layer4_out_20_reg_748    |    32|   0|    32|          0|
    |layer4_out_21_reg_753    |    32|   0|    32|          0|
    |layer4_out_22_reg_758    |    32|   0|    32|          0|
    |layer4_out_23_reg_763    |    32|   0|    32|          0|
    |layer4_out_24_reg_768    |    32|   0|    32|          0|
    |layer4_out_25_reg_773    |    32|   0|    32|          0|
    |layer4_out_26_reg_778    |    32|   0|    32|          0|
    |layer4_out_27_reg_783    |    32|   0|    32|          0|
    |layer4_out_28_reg_788    |    32|   0|    32|          0|
    |layer4_out_29_reg_793    |    32|   0|    32|          0|
    |layer4_out_2_reg_658     |    32|   0|    32|          0|
    |layer4_out_30_reg_798    |    32|   0|    32|          0|
    |layer4_out_31_reg_803    |    32|   0|    32|          0|
    |layer4_out_3_reg_663     |    32|   0|    32|          0|
    |layer4_out_4_reg_668     |    32|   0|    32|          0|
    |layer4_out_5_reg_673     |    32|   0|    32|          0|
    |layer4_out_6_reg_678     |    32|   0|    32|          0|
    |layer4_out_7_reg_683     |    32|   0|    32|          0|
    |layer4_out_8_reg_688     |    32|   0|    32|          0|
    |layer4_out_9_reg_693     |    32|   0|    32|          0|
    |layer4_out_reg_648       |    32|   0|    32|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    |  2851|   0|  2851|          0|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+------+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits |  Protocol  | Source Object|    C Type    |
+---------------------+-----+------+------------+--------------+--------------+
|ap_clk               |   in|     1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst               |   in|     1|  ap_ctrl_hs|     myproject|  return value|
|ap_start             |   in|     1|  ap_ctrl_hs|     myproject|  return value|
|ap_done              |  out|     1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle              |  out|     1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready             |  out|     1|  ap_ctrl_hs|     myproject|  return value|
|inputs_ap_vld        |   in|     1|      ap_vld|        inputs|       pointer|
|inputs               |   in|  1824|      ap_vld|        inputs|       pointer|
|layer8_out_0         |  out|    32|      ap_vld|  layer8_out_0|       pointer|
|layer8_out_0_ap_vld  |  out|     1|      ap_vld|  layer8_out_0|       pointer|
|layer8_out_1         |  out|    32|      ap_vld|  layer8_out_1|       pointer|
|layer8_out_1_ap_vld  |  out|     1|      ap_vld|  layer8_out_1|       pointer|
|layer8_out_2         |  out|    32|      ap_vld|  layer8_out_2|       pointer|
|layer8_out_2_ap_vld  |  out|     1|      ap_vld|  layer8_out_2|       pointer|
+---------------------+-----+------+------------+--------------+--------------+

