<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1733857546">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1733857546"/>
            <Task name="IBIS" build_result="0" update_result="2" update_time="1731923021"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="2" update_time="1731923021"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1733857528">
            <Task name="Map" build_result="2" update_result="0" update_time="1733857528"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1733208144"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1733857537">
            <Task name="PAR" build_result="2" update_result="0" update_time="1733857537"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1733857538"/>
            <Task name="IOTiming" build_result="0" update_result="2" update_time="1731923021"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1733857523">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1733857523"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1733857538"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1733104318"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1733104318"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="3" update_time="0"/>
            <Task name="BKM" build_result="0" update_result="3" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="3" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="3" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Report name="FPGA_Design_impl_1.bgn" last_build_time="1733857546" last_build_size="1190"/>
        <Report name="FPGA_Design_impl_1.bin" last_build_time="1733857546" last_build_size="104156"/>
        <Report name="FPGA_Design_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Design_impl_1.twr.html" last_build_time="1733857538" last_build_size="384805"/>
        <Report name="FPGA_Design_impl_1.udb" last_build_time="1733857537" last_build_size="15519"/>
        <Report name="FPGA_Design_impl_1_map.udb" last_build_time="1733857528" last_build_size="10344"/>
        <Report name="FPGA_Design_impl_1_rtl.udb" last_build_time="1733857522" last_build_size="7548"/>
        <Report name="FPGA_Design_impl_1_syn.udb" last_build_time="1733857523" last_build_size="6520"/>
    </Strategy>
</BuildStatus>
     