
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -56 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/pa.fromNetlist.tcl}
# create_project -name uart -dir "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/planAhead_run_3" -part xc3s100ecp132-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/uart.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart} {ipcore_dir} }
# add_files [list {ipcore_dir/fifo_rx.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo_tx.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "Basys2.ucf" [current_fileset -constrset]
Adding file 'C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/Basys2.ucf' to fileset 'constrs_1'
# add_files [list {Basys2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-5
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design uart.ngc ...
WARNING:NetListWriters:298 - No output is written to uart.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file uart.edif ...
ngc2edif: Total memory usage is 79460 kilobytes

Parsing EDIF File [./planAhead_run_3/uart.data/cache/uart_ngc_zx.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Oct 27 17:56:16 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
