INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sources_1/new/BasicLEDController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BasicLEDController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
