<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1513' type='void llvm::MachineInstr::substituteRegister(llvm::Register FromReg, llvm::Register ToReg, unsigned int SubIdx, const llvm::TargetRegisterInfo &amp; RegInfo)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1511'>/// Replace all occurrences of FromReg with ToReg:SubIdx,
  /// properly composing subreg indices where necessary.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='371' u='c' c='_ZN4llvm13LiveRangeEdit16eliminateDeadDefEPNS_12MachineInstrERNS_9SetVectorIPNS_12LiveIntervalENS_11SmallVectorIS5_Lj8EEENS_11SmallPtrSetIS5_Lj8EEEEEPNS_9AAResultsE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1202' ll='1220' type='void llvm::MachineInstr::substituteRegister(llvm::Register FromReg, llvm::Register ToReg, unsigned int SubIdx, const llvm::TargetRegisterInfo &amp; RegInfo)'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='816' u='c' c='_ZN4llvm22ModuloScheduleExpander14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='824' u='c' c='_ZN4llvm22ModuloScheduleExpander14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1614' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander18filterInstructionsEPNS_17MachineBasicBlockEi'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1861' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander23CreateLCSSAExitingBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1928' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander13rewriteUsesOfEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='715' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='425' u='c' c='_ZNK4llvm15TargetInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_121SIOptimizeExecMasking20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1787' u='c' c='_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1153' u='c' c='_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE'/>
