// Seed: 213927790
module module_0;
  genvar id_1;
  reg id_2, id_3;
  wire id_4;
  always
    if (id_3) id_1 = id_3;
    else @* #1 id_2 <= id_3;
  supply0 id_5;
  assign id_2 = 1;
  id_6(
      id_5 - 1, id_3
  );
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wand id_8
);
  assign id_8 = id_2;
  module_0();
endmodule
