{
	"finish__design__instance__count__class:antenna_cell": 9,
	"finish__design__instance__area__class:antenna_cell": 50.8032,
	"finish__design__instance__count__class:buffer": 97,
	"finish__design__instance__area__class:buffer": 4640.03,
	"finish__design__instance__count__class:clock_buffer": 25,
	"finish__design__instance__area__class:clock_buffer": 2816.76,
	"finish__design__instance__count__class:timing_repair_buffer": 307,
	"finish__design__instance__area__class:timing_repair_buffer": 13115.7,
	"finish__design__instance__count__class:inverter": 107,
	"finish__design__instance__area__class:inverter": 1840.2,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 79.0272,
	"finish__design__instance__count__class:sequential_cell": 264,
	"finish__design__instance__area__class:sequential_cell": 25333.9,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1278,
	"finish__design__instance__area__class:multi_input_combinational_cell": 49231.1,
	"finish__design__instance__count": 2090,
	"finish__design__instance__area": 97107.5,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.84631,
	"finish__clock__skew__setup": 0.0173774,
	"finish__clock__skew__hold": 0.0173774,
	"finish__timing__drv__max_slew_limit": 0.451443,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.815894,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0422612,
	"finish__power__switching__total": 0.0140303,
	"finish__power__leakage__total": 7.7587e-07,
	"finish__power__total": 0.0562922,
	"finish__design__io": 308,
	"finish__design__die__area": 194366,
	"finish__design__core__area": 190055,
	"finish__design__instance__count": 2438,
	"finish__design__instance__area": 99071.9,
	"finish__design__instance__count__stdcell": 2438,
	"finish__design__instance__area__stdcell": 99071.9,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.521281,
	"finish__design__instance__utilization__stdcell": 0.521281,
	"finish__design__rows": 86,
	"finish__design__rows:GF018hv5v_green_sc9": 86,
	"finish__design__sites": 67338,
	"finish__design__sites:GF018hv5v_green_sc9": 67338,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}