#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23db110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23db2a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x23e4ce0 .functor NOT 1, L_0x240ea60, C4<0>, C4<0>, C4<0>;
L_0x240e7f0 .functor XOR 1, L_0x240e690, L_0x240e750, C4<0>, C4<0>;
L_0x240e950 .functor XOR 1, L_0x240e7f0, L_0x240e8b0, C4<0>, C4<0>;
v0x240b4c0_0 .net *"_ivl_10", 0 0, L_0x240e8b0;  1 drivers
v0x240b5c0_0 .net *"_ivl_12", 0 0, L_0x240e950;  1 drivers
v0x240b6a0_0 .net *"_ivl_2", 0 0, L_0x240e260;  1 drivers
v0x240b760_0 .net *"_ivl_4", 0 0, L_0x240e690;  1 drivers
v0x240b840_0 .net *"_ivl_6", 0 0, L_0x240e750;  1 drivers
v0x240b970_0 .net *"_ivl_8", 0 0, L_0x240e7f0;  1 drivers
v0x240ba50_0 .net "a", 0 0, v0x2409250_0;  1 drivers
v0x240baf0_0 .net "b", 0 0, v0x24092f0_0;  1 drivers
v0x240bb90_0 .net "c", 0 0, v0x2409390_0;  1 drivers
v0x240bc30_0 .var "clk", 0 0;
v0x240bcd0_0 .net "d", 0 0, v0x2409500_0;  1 drivers
v0x240bd70_0 .net "out_dut", 0 0, L_0x240e530;  1 drivers
v0x240be10_0 .net "out_ref", 0 0, L_0x240cde0;  1 drivers
v0x240beb0_0 .var/2u "stats1", 159 0;
v0x240bf50_0 .var/2u "strobe", 0 0;
v0x240bff0_0 .net "tb_match", 0 0, L_0x240ea60;  1 drivers
v0x240c0b0_0 .net "tb_mismatch", 0 0, L_0x23e4ce0;  1 drivers
v0x240c280_0 .net "wavedrom_enable", 0 0, v0x24095f0_0;  1 drivers
v0x240c320_0 .net "wavedrom_title", 511 0, v0x2409690_0;  1 drivers
L_0x240e260 .concat [ 1 0 0 0], L_0x240cde0;
L_0x240e690 .concat [ 1 0 0 0], L_0x240cde0;
L_0x240e750 .concat [ 1 0 0 0], L_0x240e530;
L_0x240e8b0 .concat [ 1 0 0 0], L_0x240cde0;
L_0x240ea60 .cmp/eeq 1, L_0x240e260, L_0x240e950;
S_0x23db430 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23db2a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23dbbb0 .functor NOT 1, v0x2409390_0, C4<0>, C4<0>, C4<0>;
L_0x23e55a0 .functor NOT 1, v0x24092f0_0, C4<0>, C4<0>, C4<0>;
L_0x240c530 .functor AND 1, L_0x23dbbb0, L_0x23e55a0, C4<1>, C4<1>;
L_0x240c5d0 .functor NOT 1, v0x2409500_0, C4<0>, C4<0>, C4<0>;
L_0x240c700 .functor NOT 1, v0x2409250_0, C4<0>, C4<0>, C4<0>;
L_0x240c800 .functor AND 1, L_0x240c5d0, L_0x240c700, C4<1>, C4<1>;
L_0x240c8e0 .functor OR 1, L_0x240c530, L_0x240c800, C4<0>, C4<0>;
L_0x240c9a0 .functor AND 1, v0x2409250_0, v0x2409390_0, C4<1>, C4<1>;
L_0x240ca60 .functor AND 1, L_0x240c9a0, v0x2409500_0, C4<1>, C4<1>;
L_0x240cb20 .functor OR 1, L_0x240c8e0, L_0x240ca60, C4<0>, C4<0>;
L_0x240cc90 .functor AND 1, v0x24092f0_0, v0x2409390_0, C4<1>, C4<1>;
L_0x240cd00 .functor AND 1, L_0x240cc90, v0x2409500_0, C4<1>, C4<1>;
L_0x240cde0 .functor OR 1, L_0x240cb20, L_0x240cd00, C4<0>, C4<0>;
v0x23e4f50_0 .net *"_ivl_0", 0 0, L_0x23dbbb0;  1 drivers
v0x23e4ff0_0 .net *"_ivl_10", 0 0, L_0x240c800;  1 drivers
v0x2407a40_0 .net *"_ivl_12", 0 0, L_0x240c8e0;  1 drivers
v0x2407b00_0 .net *"_ivl_14", 0 0, L_0x240c9a0;  1 drivers
v0x2407be0_0 .net *"_ivl_16", 0 0, L_0x240ca60;  1 drivers
v0x2407d10_0 .net *"_ivl_18", 0 0, L_0x240cb20;  1 drivers
v0x2407df0_0 .net *"_ivl_2", 0 0, L_0x23e55a0;  1 drivers
v0x2407ed0_0 .net *"_ivl_20", 0 0, L_0x240cc90;  1 drivers
v0x2407fb0_0 .net *"_ivl_22", 0 0, L_0x240cd00;  1 drivers
v0x2408090_0 .net *"_ivl_4", 0 0, L_0x240c530;  1 drivers
v0x2408170_0 .net *"_ivl_6", 0 0, L_0x240c5d0;  1 drivers
v0x2408250_0 .net *"_ivl_8", 0 0, L_0x240c700;  1 drivers
v0x2408330_0 .net "a", 0 0, v0x2409250_0;  alias, 1 drivers
v0x24083f0_0 .net "b", 0 0, v0x24092f0_0;  alias, 1 drivers
v0x24084b0_0 .net "c", 0 0, v0x2409390_0;  alias, 1 drivers
v0x2408570_0 .net "d", 0 0, v0x2409500_0;  alias, 1 drivers
v0x2408630_0 .net "out", 0 0, L_0x240cde0;  alias, 1 drivers
S_0x2408790 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23db2a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2409250_0 .var "a", 0 0;
v0x24092f0_0 .var "b", 0 0;
v0x2409390_0 .var "c", 0 0;
v0x2409460_0 .net "clk", 0 0, v0x240bc30_0;  1 drivers
v0x2409500_0 .var "d", 0 0;
v0x24095f0_0 .var "wavedrom_enable", 0 0;
v0x2409690_0 .var "wavedrom_title", 511 0;
S_0x2408a30 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2408790;
 .timescale -12 -12;
v0x2408c90_0 .var/2s "count", 31 0;
E_0x23d5ff0/0 .event negedge, v0x2409460_0;
E_0x23d5ff0/1 .event posedge, v0x2409460_0;
E_0x23d5ff0 .event/or E_0x23d5ff0/0, E_0x23d5ff0/1;
E_0x23d6240 .event negedge, v0x2409460_0;
E_0x23c09f0 .event posedge, v0x2409460_0;
S_0x2408d90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2408790;
 .timescale -12 -12;
v0x2408f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2409070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2408790;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24097f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23db2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x240cf40 .functor NOT 1, v0x2409250_0, C4<0>, C4<0>, C4<0>;
L_0x240cfb0 .functor NOT 1, v0x24092f0_0, C4<0>, C4<0>, C4<0>;
L_0x240d040 .functor AND 1, L_0x240cf40, L_0x240cfb0, C4<1>, C4<1>;
L_0x240d150 .functor AND 1, L_0x240d040, v0x2409390_0, C4<1>, C4<1>;
L_0x240d240 .functor AND 1, L_0x240d150, v0x2409500_0, C4<1>, C4<1>;
L_0x240d300 .functor NOT 1, v0x2409250_0, C4<0>, C4<0>, C4<0>;
L_0x240d3b0 .functor AND 1, L_0x240d300, v0x24092f0_0, C4<1>, C4<1>;
L_0x240d470 .functor NOT 1, v0x2409390_0, C4<0>, C4<0>, C4<0>;
L_0x240d640 .functor AND 1, L_0x240d3b0, L_0x240d470, C4<1>, C4<1>;
L_0x240d750 .functor AND 1, L_0x240d640, v0x2409500_0, C4<1>, C4<1>;
L_0x240d980 .functor OR 1, L_0x240d240, L_0x240d750, C4<0>, C4<0>;
L_0x240da40 .functor NOT 1, v0x24092f0_0, C4<0>, C4<0>, C4<0>;
L_0x240dc30 .functor AND 1, v0x2409250_0, L_0x240da40, C4<1>, C4<1>;
L_0x240de00 .functor AND 1, L_0x240dc30, v0x2409390_0, C4<1>, C4<1>;
L_0x240dbc0 .functor NOT 1, v0x2409500_0, C4<0>, C4<0>, C4<0>;
L_0x240df40 .functor AND 1, L_0x240de00, L_0x240dbc0, C4<1>, C4<1>;
L_0x240e0e0 .functor OR 1, L_0x240d980, L_0x240df40, C4<0>, C4<0>;
L_0x240e1f0 .functor AND 1, v0x2409250_0, v0x24092f0_0, C4<1>, C4<1>;
L_0x240e300 .functor AND 1, L_0x240e1f0, v0x2409390_0, C4<1>, C4<1>;
L_0x240e3c0 .functor AND 1, L_0x240e300, v0x2409500_0, C4<1>, C4<1>;
L_0x240e530 .functor OR 1, L_0x240e0e0, L_0x240e3c0, C4<0>, C4<0>;
v0x2409ae0_0 .net *"_ivl_0", 0 0, L_0x240cf40;  1 drivers
v0x2409bc0_0 .net *"_ivl_10", 0 0, L_0x240d300;  1 drivers
v0x2409ca0_0 .net *"_ivl_12", 0 0, L_0x240d3b0;  1 drivers
v0x2409d90_0 .net *"_ivl_14", 0 0, L_0x240d470;  1 drivers
v0x2409e70_0 .net *"_ivl_16", 0 0, L_0x240d640;  1 drivers
v0x2409fa0_0 .net *"_ivl_18", 0 0, L_0x240d750;  1 drivers
v0x240a080_0 .net *"_ivl_2", 0 0, L_0x240cfb0;  1 drivers
v0x240a160_0 .net *"_ivl_20", 0 0, L_0x240d980;  1 drivers
v0x240a240_0 .net *"_ivl_22", 0 0, L_0x240da40;  1 drivers
v0x240a320_0 .net *"_ivl_24", 0 0, L_0x240dc30;  1 drivers
v0x240a400_0 .net *"_ivl_26", 0 0, L_0x240de00;  1 drivers
v0x240a4e0_0 .net *"_ivl_28", 0 0, L_0x240dbc0;  1 drivers
v0x240a5c0_0 .net *"_ivl_30", 0 0, L_0x240df40;  1 drivers
v0x240a6a0_0 .net *"_ivl_32", 0 0, L_0x240e0e0;  1 drivers
v0x240a780_0 .net *"_ivl_34", 0 0, L_0x240e1f0;  1 drivers
v0x240a860_0 .net *"_ivl_36", 0 0, L_0x240e300;  1 drivers
v0x240a940_0 .net *"_ivl_38", 0 0, L_0x240e3c0;  1 drivers
v0x240ab30_0 .net *"_ivl_4", 0 0, L_0x240d040;  1 drivers
v0x240ac10_0 .net *"_ivl_6", 0 0, L_0x240d150;  1 drivers
v0x240acf0_0 .net *"_ivl_8", 0 0, L_0x240d240;  1 drivers
v0x240add0_0 .net "a", 0 0, v0x2409250_0;  alias, 1 drivers
v0x240ae70_0 .net "b", 0 0, v0x24092f0_0;  alias, 1 drivers
v0x240af60_0 .net "c", 0 0, v0x2409390_0;  alias, 1 drivers
v0x240b050_0 .net "d", 0 0, v0x2409500_0;  alias, 1 drivers
v0x240b140_0 .net "out", 0 0, L_0x240e530;  alias, 1 drivers
S_0x240b2a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23db2a0;
 .timescale -12 -12;
E_0x23d5d90 .event anyedge, v0x240bf50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x240bf50_0;
    %nor/r;
    %assign/vec4 v0x240bf50_0, 0;
    %wait E_0x23d5d90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2408790;
T_3 ;
    %fork t_1, S_0x2408a30;
    %jmp t_0;
    .scope S_0x2408a30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2408c90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2409500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2409390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24092f0_0, 0;
    %assign/vec4 v0x2409250_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c09f0;
    %load/vec4 v0x2408c90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2408c90_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2409500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2409390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24092f0_0, 0;
    %assign/vec4 v0x2409250_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23d6240;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2409070;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d5ff0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2409250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24092f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2409390_0, 0;
    %assign/vec4 v0x2409500_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2408790;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23db2a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240bf50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23db2a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x240bc30_0;
    %inv;
    %store/vec4 v0x240bc30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23db2a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2409460_0, v0x240c0b0_0, v0x240ba50_0, v0x240baf0_0, v0x240bb90_0, v0x240bcd0_0, v0x240be10_0, v0x240bd70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23db2a0;
T_7 ;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23db2a0;
T_8 ;
    %wait E_0x23d5ff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240beb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240beb0_0, 4, 32;
    %load/vec4 v0x240bff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240beb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240beb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240beb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x240be10_0;
    %load/vec4 v0x240be10_0;
    %load/vec4 v0x240bd70_0;
    %xor;
    %load/vec4 v0x240be10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240beb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x240beb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240beb0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/kmap2/iter9/response3/top_module.sv";
