$date
	Thu Aug 21 19:13:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX2to1_tb $end
$var wire 1 ! f $end
$var reg 1 " s0 $end
$var reg 2 # w [0:1] $end
$scope module MUX2to1_instance $end
$var wire 1 " s0 $end
$var wire 2 $ w [0:1] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 $
b11 #
0"
1!
$end
#10
1"
#20
0"
b10 #
b10 $
#30
0!
1"
#40
