

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1'
================================================================
* Date:           Thu Dec 29 15:56:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_190  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MONTMUL_LOOP1  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_38 = alloca i32 1"   --->   Operation 7 'alloca' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_5 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_5 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p1_5 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast"   --->   Operation 12 'read' 'addr2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 13 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%idxprom_i462_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idxprom_i462"   --->   Operation 14 'read' 'idxprom_i462_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read36 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 15 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read25 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 16 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_12 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 17 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read"   --->   Operation 18 'zext' 'addr2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%idxprom_i462_cast = zext i8 %idxprom_i462_read"   --->   Operation 19 'zext' 'idxprom_i462_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_12, i8192 %this_p1_5"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read25, i8192 %this_p3_5"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read36, i8192 %this_p4_5"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_38"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i544"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i3 %i_38" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i462_cast"   --->   Operation 27 'getelementptr' 'this_pMem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.56ns)   --->   "%icmp_ln181 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 29 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.71ns)   --->   "%i_55 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 31 'add' 'i_55' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.body.i544.split, void %for.body.i587.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 32 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 33 'load' 'this_pMem_load' <Predicate = (!icmp_ln181)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:184]   --->   Operation 34 'zext' 'zext_ln184' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%add_ln184 = add i7 %zext_ln184, i7 %addr2_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:184]   --->   Operation 35 'add' 'add_ln184' <Predicate = (!icmp_ln181)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%idxprom_i495 = zext i7 %add_ln184" [HLS_Final_vitis_src/dpu.cpp:184]   --->   Operation 36 'zext' 'idxprom_i495' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%this_pMem_addr_11 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i495" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 37 'getelementptr' 'this_pMem_addr_11' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%this_pMem_load_4 = load i8 %this_pMem_addr_11" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 38 'load' 'this_pMem_load_4' <Predicate = (!icmp_ln181)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln181 = store i3 %i_55, i3 %i_38" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 39 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%this_p4_5_load_1 = load i8192 %this_p4_5" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 40 'load' 'this_p4_5_load_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%this_p3_5_load_1 = load i8192 %this_p3_5" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 41 'load' 'this_p3_5_load_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 42 'load' 'this_pMem_load' <Predicate = (!icmp_ln181)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 43 [1/2] (1.29ns)   --->   "%this_pMem_load_4 = load i8 %this_pMem_addr_11" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 43 'load' 'this_pMem_load_4' <Predicate = (!icmp_ln181)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 44 [2/2] (5.82ns)   --->   "%call_ret1 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_4, i8192 %this_p3_5_load_1, i8192 %this_p4_5_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 44 'call' 'call_ret1' <Predicate = (!icmp_ln181)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln181 = store i8192 %this_pMem_load, i8192 %this_p1_5" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 45 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.46>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%this_p4_5_load = load i8192 %this_p4_5"   --->   Operation 61 'load' 'this_p4_5_load' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%this_p3_5_load = load i8192 %this_p3_5"   --->   Operation 62 'load' 'this_p3_5_load' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%this_p1_5_load = load i8192 %this_p1_5"   --->   Operation 63 'load' 'this_p1_5_load' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_5_out, i8192 %this_p1_5_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_5_out, i8192 %this_p3_5_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_5_out, i8192 %this_p4_5_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 46 [1/2] (6.91ns)   --->   "%call_ret1 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_4, i8192 %this_p3_5_load_1, i8192 %this_p4_5_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 46 'call' 'call_ret1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%this_p3_ret6 = extractvalue i16384 %call_ret1" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 47 'extractvalue' 'this_p3_ret6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%this_p4_ret5 = extractvalue i16384 %call_ret1" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 48 'extractvalue' 'this_p4_ret5' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 49 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln186 = add i7 %zext_ln184, i7 76" [HLS_Final_vitis_src/dpu.cpp:186]   --->   Operation 50 'add' 'add_ln186' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%idxprom2_i530 = zext i7 %add_ln186" [HLS_Final_vitis_src/dpu.cpp:186]   --->   Operation 51 'zext' 'idxprom2_i530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%this_pMem_addr_12 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i530" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 52 'getelementptr' 'this_pMem_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_12, i8192 %this_p3_ret6, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 53 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln187 = add i7 %zext_ln184, i7 82" [HLS_Final_vitis_src/dpu.cpp:187]   --->   Operation 54 'add' 'add_ln187' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%idxprom2_i541 = zext i7 %add_ln187" [HLS_Final_vitis_src/dpu.cpp:187]   --->   Operation 55 'zext' 'idxprom2_i541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%this_pMem_addr_13 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i541" [HLS_Final_vitis_src/dpu.cpp:90]   --->   Operation 56 'getelementptr' 'this_pMem_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln90 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_13, i8192 %this_p4_ret5, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:90]   --->   Operation 57 'store' 'store_ln90' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln181 = store i8192 %this_p3_ret6, i8192 %this_p3_5" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 58 'store' 'store_ln181' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln181 = store i8192 %this_p4_ret5, i8192 %this_p4_5" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 59 'store' 'store_ln181' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.body.i544" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 60 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ idxprom_i462]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr2_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_38                       (alloca                ) [ 01000]
this_p4_5                  (alloca                ) [ 01111]
this_p3_5                  (alloca                ) [ 01111]
this_p1_5                  (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
addr2_cast_cast_read       (read                  ) [ 00000]
itr_cast_read              (read                  ) [ 00000]
idxprom_i462_read          (read                  ) [ 00000]
p_read36                   (read                  ) [ 00000]
p_read25                   (read                  ) [ 00000]
p_read_12                  (read                  ) [ 00000]
addr2_cast_cast_cast       (zext                  ) [ 00000]
idxprom_i462_cast          (zext                  ) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i                          (load                  ) [ 00000]
this_pMem_addr             (getelementptr         ) [ 00100]
specpipeline_ln0           (specpipeline          ) [ 00000]
icmp_ln181                 (icmp                  ) [ 01100]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_55                       (add                   ) [ 00000]
br_ln181                   (br                    ) [ 00000]
zext_ln184                 (zext                  ) [ 01111]
add_ln184                  (add                   ) [ 00000]
idxprom_i495               (zext                  ) [ 00000]
this_pMem_addr_11          (getelementptr         ) [ 00100]
store_ln181                (store                 ) [ 00000]
this_p4_5_load_1           (load                  ) [ 00000]
this_p3_5_load_1           (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
this_pMem_load_4           (load                  ) [ 00000]
store_ln181                (store                 ) [ 00000]
call_ret1                  (call                  ) [ 00000]
this_p3_ret6               (extractvalue          ) [ 00101]
this_p4_ret5               (extractvalue          ) [ 00101]
specloopname_ln181         (specloopname          ) [ 00000]
add_ln186                  (add                   ) [ 00000]
idxprom2_i530              (zext                  ) [ 00000]
this_pMem_addr_12          (getelementptr         ) [ 00000]
store_ln82                 (store                 ) [ 00000]
add_ln187                  (add                   ) [ 00000]
idxprom2_i541              (zext                  ) [ 00000]
this_pMem_addr_13          (getelementptr         ) [ 00000]
store_ln90                 (store                 ) [ 00000]
store_ln181                (store                 ) [ 00000]
store_ln181                (store                 ) [ 00000]
br_ln181                   (br                    ) [ 00000]
this_p4_5_load             (load                  ) [ 00000]
this_p3_5_load             (load                  ) [ 00000]
this_p1_5_load             (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_pMem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="idxprom_i462">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom_i462"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="itr_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="addr2_cast_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr2_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_p1_5_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_5_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p3_5_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_5_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p4_5_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_5_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_38_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_38/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_p4_5_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_5/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_p3_5_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_p1_5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="addr2_cast_cast_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr2_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="itr_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="idxprom_i462_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom_i462_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read36_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8192" slack="0"/>
<pin id="114" dir="0" index="1" bw="8192" slack="0"/>
<pin id="115" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read36/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read25_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="0" index="1" bw="8192" slack="0"/>
<pin id="121" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_12_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8192" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8192" slack="0"/>
<pin id="133" dir="0" index="2" bw="8192" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="8192" slack="0"/>
<pin id="140" dir="0" index="2" bw="8192" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8192" slack="0"/>
<pin id="147" dir="0" index="2" bw="8192" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="this_pMem_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8192" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8192" slack="1"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="8192" slack="1"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="8192" slack="0"/>
<pin id="166" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 this_pMem_load_4/1 store_ln82/4 store_ln90/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="this_pMem_addr_11_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8192" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_11/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="this_pMem_addr_12_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8192" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_12/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="this_pMem_addr_13_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8192" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_13/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_dpu_unit_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16384" slack="0"/>
<pin id="192" dir="0" index="1" bw="8192" slack="0"/>
<pin id="193" dir="0" index="2" bw="8192" slack="0"/>
<pin id="194" dir="0" index="3" bw="8192" slack="0"/>
<pin id="195" dir="0" index="4" bw="8192" slack="0"/>
<pin id="196" dir="0" index="5" bw="3" slack="0"/>
<pin id="197" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="addr2_cast_cast_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr2_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="idxprom_i462_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i462_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln0_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8192" slack="0"/>
<pin id="213" dir="0" index="1" bw="8192" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln0_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8192" slack="0"/>
<pin id="218" dir="0" index="1" bw="8192" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8192" slack="0"/>
<pin id="223" dir="0" index="1" bw="8192" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln181_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_55_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_55/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln184_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln184_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="idxprom_i495_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i495/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln181_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="this_p4_5_load_1_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8192" slack="1"/>
<pin id="268" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_5_load_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="this_p3_5_load_1_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8192" slack="1"/>
<pin id="272" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_5_load_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln181_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8192" slack="0"/>
<pin id="276" dir="0" index="1" bw="8192" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="this_p3_ret6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16384" slack="0"/>
<pin id="281" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret6/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="this_p4_ret5_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16384" slack="0"/>
<pin id="285" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret5/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln186_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="3"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="idxprom2_i530_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i530/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln187_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="3"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="idxprom2_i541_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i541/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln181_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8192" slack="1"/>
<pin id="309" dir="0" index="1" bw="8192" slack="3"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln181_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8192" slack="1"/>
<pin id="313" dir="0" index="1" bw="8192" slack="3"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="this_p4_5_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8192" slack="1"/>
<pin id="317" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_5_load/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="this_p3_5_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8192" slack="1"/>
<pin id="321" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_5_load/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="this_p1_5_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8192" slack="1"/>
<pin id="325" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_5_load/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_38_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="334" class="1005" name="this_p4_5_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8192" slack="0"/>
<pin id="336" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_5 "/>
</bind>
</comp>

<comp id="342" class="1005" name="this_p3_5_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8192" slack="0"/>
<pin id="344" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_5 "/>
</bind>
</comp>

<comp id="350" class="1005" name="this_p1_5_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8192" slack="0"/>
<pin id="352" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_5 "/>
</bind>
</comp>

<comp id="357" class="1005" name="this_pMem_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln181_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="366" class="1005" name="zext_ln184_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="3"/>
<pin id="368" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln184 "/>
</bind>
</comp>

<comp id="372" class="1005" name="this_pMem_addr_11_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_11 "/>
</bind>
</comp>

<comp id="377" class="1005" name="this_p3_ret6_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8192" slack="1"/>
<pin id="379" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret6 "/>
</bind>
</comp>

<comp id="383" class="1005" name="this_p4_ret5_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8192" slack="1"/>
<pin id="385" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="158" pin="7"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="158" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="62" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="205"><net_src comp="94" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="106" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="215"><net_src comp="124" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="118" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="112" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="100" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="231" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="231" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="202" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="265"><net_src comp="240" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="278"><net_src comp="158" pin="7"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="190" pin="6"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="190" pin="6"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="330"><net_src comp="78" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="337"><net_src comp="82" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="345"><net_src comp="86" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="353"><net_src comp="90" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="360"><net_src comp="151" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="365"><net_src comp="234" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="246" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="375"><net_src comp="168" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="380"><net_src comp="279" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="386"><net_src comp="283" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="311" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_5_out | {2 }
	Port: this_p3_5_out | {2 }
	Port: this_p4_5_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : p_read | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : p_read2 | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : p_read3 | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : idxprom_i462 | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : addr2_cast_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		this_pMem_addr : 1
		icmp_ln181 : 2
		i_55 : 2
		br_ln181 : 3
		this_pMem_load : 2
		zext_ln184 : 2
		add_ln184 : 3
		idxprom_i495 : 4
		this_pMem_addr_11 : 5
		this_pMem_load_4 : 6
		store_ln181 : 3
	State 2
		call_ret1 : 1
		store_ln181 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret6 : 1
		this_p4_ret5 : 1
	State 4
		idxprom2_i530 : 1
		this_pMem_addr_12 : 2
		store_ln82 : 3
		idxprom2_i541 : 1
		this_pMem_addr_13 : 2
		store_ln90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |       grp_dpu_unit_fu_190       |   768   |  57349  |  116350 |
|----------|---------------------------------|---------|---------|---------|
|          |           i_55_fu_240           |    0    |    0    |    10   |
|    add   |         add_ln184_fu_250        |    0    |    0    |    13   |
|          |         add_ln186_fu_287        |    0    |    0    |    14   |
|          |         add_ln187_fu_297        |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln181_fu_234        |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          | addr2_cast_cast_read_read_fu_94 |    0    |    0    |    0    |
|          |    itr_cast_read_read_fu_100    |    0    |    0    |    0    |
|   read   |  idxprom_i462_read_read_fu_106  |    0    |    0    |    0    |
|          |       p_read36_read_fu_112      |    0    |    0    |    0    |
|          |       p_read25_read_fu_118      |    0    |    0    |    0    |
|          |      p_read_12_read_fu_124      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_130     |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_137     |    0    |    0    |    0    |
|          |      write_ln0_write_fu_144     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |   addr2_cast_cast_cast_fu_202   |    0    |    0    |    0    |
|          |     idxprom_i462_cast_fu_206    |    0    |    0    |    0    |
|   zext   |        zext_ln184_fu_246        |    0    |    0    |    0    |
|          |       idxprom_i495_fu_256       |    0    |    0    |    0    |
|          |       idxprom2_i530_fu_292      |    0    |    0    |    0    |
|          |       idxprom2_i541_fu_302      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|extractvalue|       this_p3_ret6_fu_279       |    0    |    0    |    0    |
|          |       this_p4_ret5_fu_283       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |   768   |  57349  |  116409 |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_38_reg_327      |    3   |
|    icmp_ln181_reg_362   |    1   |
|    this_p1_5_reg_350    |  8192  |
|    this_p3_5_reg_342    |  8192  |
|   this_p3_ret6_reg_377  |  8192  |
|    this_p4_5_reg_334    |  8192  |
|   this_p4_ret5_reg_383  |  8192  |
|this_pMem_addr_11_reg_372|    8   |
|  this_pMem_addr_reg_357 |    8   |
|    zext_ln184_reg_366   |    7   |
+-------------------------+--------+
|          Total          |  40987 |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_158 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 116409 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  40987 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   |  98336 | 116427 |
+-----------+--------+--------+--------+--------+
