Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Feb 20 14:26:37 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.170        0.000                      0                  261        0.225        0.000                      0                  261        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.170        0.000                      0                  261        0.225        0.000                      0                  261        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_ms_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_ms_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.182ns (25.326%)  route 3.485ns (74.674%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.614     5.135    u_min_sec_control_tower/CLK
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.591 f  u_min_sec_control_tower/r_ms_counter_reg[2]/Q
                         net (fo=2, routed)           1.251     6.841    u_min_sec_control_tower/r_ms_counter[2]
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.152     6.993 r  u_min_sec_control_tower/r_sw_sec[5]_i_6/O
                         net (fo=1, routed)           0.439     7.432    u_min_sec_control_tower/r_sw_sec[5]_i_6_n_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.326     7.758 r  u_min_sec_control_tower/r_sw_sec[5]_i_3/O
                         net (fo=3, routed)           0.341     8.099    u_min_sec_control_tower/r_sw_sec[5]_i_3_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  u_min_sec_control_tower/r_ms_counter[19]_i_3/O
                         net (fo=20, routed)          0.958     9.181    u_min_sec_control_tower/r_ms_counter[19]_i_3_n_0
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.305 r  u_min_sec_control_tower/r_ms_counter[0]_i_1/O
                         net (fo=1, routed)           0.497     9.802    u_min_sec_control_tower/r_ms_counter_1[0]
    SLICE_X62Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.498    14.839    u_min_sec_control_tower/CLK
    SLICE_X62Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[0]/C
                         clock pessimism              0.274    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y69         FDCE (Setup_fdce_C_D)       -0.105    14.973    u_min_sec_control_tower/r_ms_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.945ns (21.727%)  route 3.404ns (78.273%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.614     5.135    u_min_sec_control_tower/CLK
    SLICE_X58Y68         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.591 f  u_min_sec_control_tower/r_counter_reg[2]/Q
                         net (fo=2, routed)           1.224     6.815    u_min_sec_control_tower/r_counter[2]
    SLICE_X55Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.939 r  u_min_sec_control_tower/r_sec[5]_i_7/O
                         net (fo=3, routed)           0.554     7.493    u_min_sec_control_tower/r_sec[5]_i_7_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.617 r  u_min_sec_control_tower/r_counter[26]_i_4/O
                         net (fo=1, routed)           0.417     8.034    u_min_sec_control_tower/r_counter[26]_i_4_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.158 r  u_min_sec_control_tower/r_counter[26]_i_3/O
                         net (fo=27, routed)          0.713     8.871    u_min_sec_control_tower/r_counter[26]_i_3_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.117     8.988 r  u_min_sec_control_tower/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.496     9.484    u_min_sec_control_tower/r_counter_2[0]
    SLICE_X57Y70         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.432    14.773    u_min_sec_control_tower/CLK
    SLICE_X57Y70         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[0]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X57Y70         FDCE (Setup_fdce_C_D)       -0.310    14.686    u_min_sec_control_tower/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.952ns (21.598%)  route 3.456ns (78.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.614     5.135    u_min_sec_control_tower/CLK
    SLICE_X58Y68         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.591 f  u_min_sec_control_tower/r_counter_reg[2]/Q
                         net (fo=2, routed)           1.224     6.815    u_min_sec_control_tower/r_counter[2]
    SLICE_X55Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.939 r  u_min_sec_control_tower/r_sec[5]_i_7/O
                         net (fo=3, routed)           0.554     7.493    u_min_sec_control_tower/r_sec[5]_i_7_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.617 r  u_min_sec_control_tower/r_counter[26]_i_4/O
                         net (fo=1, routed)           0.417     8.034    u_min_sec_control_tower/r_counter[26]_i_4_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.158 r  u_min_sec_control_tower/r_counter[26]_i_3/O
                         net (fo=27, routed)          1.261     9.419    u_min_sec_control_tower/r_counter[26]_i_3_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.124     9.543 r  u_min_sec_control_tower/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.543    u_min_sec_control_tower/r_counter_2[25]
    SLICE_X56Y73         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.428    14.769    u_min_sec_control_tower/CLK
    SLICE_X56Y73         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[25]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X56Y73         FDCE (Setup_fdce_C_D)        0.079    15.071    u_min_sec_control_tower/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.981ns (22.110%)  route 3.456ns (77.890%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.614     5.135    u_min_sec_control_tower/CLK
    SLICE_X58Y68         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.591 f  u_min_sec_control_tower/r_counter_reg[2]/Q
                         net (fo=2, routed)           1.224     6.815    u_min_sec_control_tower/r_counter[2]
    SLICE_X55Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.939 r  u_min_sec_control_tower/r_sec[5]_i_7/O
                         net (fo=3, routed)           0.554     7.493    u_min_sec_control_tower/r_sec[5]_i_7_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.617 r  u_min_sec_control_tower/r_counter[26]_i_4/O
                         net (fo=1, routed)           0.417     8.034    u_min_sec_control_tower/r_counter[26]_i_4_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.158 r  u_min_sec_control_tower/r_counter[26]_i_3/O
                         net (fo=27, routed)          1.261     9.419    u_min_sec_control_tower/r_counter[26]_i_3_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.153     9.572 r  u_min_sec_control_tower/r_counter[26]_i_2/O
                         net (fo=1, routed)           0.000     9.572    u_min_sec_control_tower/r_counter_2[26]
    SLICE_X56Y73         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.428    14.769    u_min_sec_control_tower/CLK
    SLICE_X56Y73         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[26]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X56Y73         FDCE (Setup_fdce_C_D)        0.118    15.110    u_min_sec_control_tower/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_ms_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_ms_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.182ns (26.785%)  route 3.231ns (73.215%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.614     5.135    u_min_sec_control_tower/CLK
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.591 f  u_min_sec_control_tower/r_ms_counter_reg[2]/Q
                         net (fo=2, routed)           1.251     6.841    u_min_sec_control_tower/r_ms_counter[2]
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.152     6.993 r  u_min_sec_control_tower/r_sw_sec[5]_i_6/O
                         net (fo=1, routed)           0.439     7.432    u_min_sec_control_tower/r_sw_sec[5]_i_6_n_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.326     7.758 r  u_min_sec_control_tower/r_sw_sec[5]_i_3/O
                         net (fo=3, routed)           0.341     8.099    u_min_sec_control_tower/r_sw_sec[5]_i_3_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  u_min_sec_control_tower/r_ms_counter[19]_i_3/O
                         net (fo=20, routed)          1.201     9.424    u_min_sec_control_tower/r_ms_counter[19]_i_3_n_0
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.548 r  u_min_sec_control_tower/r_ms_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.548    u_min_sec_control_tower/r_ms_counter_1[2]
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.498    14.839    u_min_sec_control_tower/CLK
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[2]/C
                         clock pessimism              0.296    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y69         FDCE (Setup_fdce_C_D)        0.031    15.131    u_min_sec_control_tower/r_ms_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_ms_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_ms_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.210ns (27.247%)  route 3.231ns (72.753%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.614     5.135    u_min_sec_control_tower/CLK
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.591 f  u_min_sec_control_tower/r_ms_counter_reg[2]/Q
                         net (fo=2, routed)           1.251     6.841    u_min_sec_control_tower/r_ms_counter[2]
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.152     6.993 r  u_min_sec_control_tower/r_sw_sec[5]_i_6/O
                         net (fo=1, routed)           0.439     7.432    u_min_sec_control_tower/r_sw_sec[5]_i_6_n_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.326     7.758 r  u_min_sec_control_tower/r_sw_sec[5]_i_3/O
                         net (fo=3, routed)           0.341     8.099    u_min_sec_control_tower/r_sw_sec[5]_i_3_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  u_min_sec_control_tower/r_ms_counter[19]_i_3/O
                         net (fo=20, routed)          1.201     9.424    u_min_sec_control_tower/r_ms_counter[19]_i_3_n_0
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.152     9.576 r  u_min_sec_control_tower/r_ms_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.576    u_min_sec_control_tower/r_ms_counter_1[3]
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.498    14.839    u_min_sec_control_tower/CLK
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[3]/C
                         clock pessimism              0.296    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y69         FDCE (Setup_fdce_C_D)        0.075    15.175    u_min_sec_control_tower/r_ms_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_ms_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_sw_min_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.058ns (26.027%)  route 3.007ns (73.973%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.614     5.135    u_min_sec_control_tower/CLK
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  u_min_sec_control_tower/r_ms_counter_reg[2]/Q
                         net (fo=2, routed)           1.251     6.841    u_min_sec_control_tower/r_ms_counter[2]
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.152     6.993 f  u_min_sec_control_tower/r_sw_sec[5]_i_6/O
                         net (fo=1, routed)           0.439     7.432    u_min_sec_control_tower/r_sw_sec[5]_i_6_n_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.326     7.758 f  u_min_sec_control_tower/r_sw_sec[5]_i_3/O
                         net (fo=3, routed)           0.665     8.423    u_min_sec_control_tower/r_sw_sec[5]_i_3_n_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.124     8.547 r  u_min_sec_control_tower/r_sw_min[5]_i_1/O
                         net (fo=6, routed)           0.653     9.200    u_min_sec_control_tower/r_sw_min[5]_i_1_n_0
    SLICE_X63Y76         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.494    14.835    u_min_sec_control_tower/CLK
    SLICE_X63Y76         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[0]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X63Y76         FDCE (Setup_fdce_C_CE)      -0.205    14.853    u_min_sec_control_tower/r_sw_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_ms_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_sw_min_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.058ns (26.027%)  route 3.007ns (73.973%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.614     5.135    u_min_sec_control_tower/CLK
    SLICE_X63Y69         FDCE                                         r  u_min_sec_control_tower/r_ms_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  u_min_sec_control_tower/r_ms_counter_reg[2]/Q
                         net (fo=2, routed)           1.251     6.841    u_min_sec_control_tower/r_ms_counter[2]
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.152     6.993 f  u_min_sec_control_tower/r_sw_sec[5]_i_6/O
                         net (fo=1, routed)           0.439     7.432    u_min_sec_control_tower/r_sw_sec[5]_i_6_n_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.326     7.758 f  u_min_sec_control_tower/r_sw_sec[5]_i_3/O
                         net (fo=3, routed)           0.665     8.423    u_min_sec_control_tower/r_sw_sec[5]_i_3_n_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.124     8.547 r  u_min_sec_control_tower/r_sw_min[5]_i_1/O
                         net (fo=6, routed)           0.653     9.200    u_min_sec_control_tower/r_sw_min[5]_i_1_n_0
    SLICE_X63Y76         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.494    14.835    u_min_sec_control_tower/CLK
    SLICE_X63Y76         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[5]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X63Y76         FDCE (Setup_fdce_C_CE)      -0.205    14.853    u_min_sec_control_tower/r_sw_min_reg[5]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_min_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.966ns (23.970%)  route 3.064ns (76.030%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.613     5.134    u_min_sec_control_tower/CLK
    SLICE_X58Y69         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDCE (Prop_fdce_C_Q)         0.419     5.553 r  u_min_sec_control_tower/r_counter_reg[7]/Q
                         net (fo=3, routed)           0.914     6.467    u_min_sec_control_tower/r_counter[7]
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.299     6.766 f  u_min_sec_control_tower/r_counter[26]_i_5/O
                         net (fo=3, routed)           1.096     7.862    u_min_sec_control_tower/r_counter[26]_i_5_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.986 r  u_min_sec_control_tower/r_min[5]_i_4/O
                         net (fo=1, routed)           0.540     8.527    u_min_sec_control_tower/r_min[5]_i_4_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I2_O)        0.124     8.651 r  u_min_sec_control_tower/r_min[5]_i_1/O
                         net (fo=6, routed)           0.513     9.164    u_min_sec_control_tower/sel
    SLICE_X56Y75         FDCE                                         r  u_min_sec_control_tower/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.426    14.767    u_min_sec_control_tower/CLK
    SLICE_X56Y75         FDCE                                         r  u_min_sec_control_tower/r_min_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X56Y75         FDCE (Setup_fdce_C_CE)      -0.169    14.821    u_min_sec_control_tower/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 u_min_sec_control_tower/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_min_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.966ns (23.970%)  route 3.064ns (76.030%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.613     5.134    u_min_sec_control_tower/CLK
    SLICE_X58Y69         FDCE                                         r  u_min_sec_control_tower/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDCE (Prop_fdce_C_Q)         0.419     5.553 r  u_min_sec_control_tower/r_counter_reg[7]/Q
                         net (fo=3, routed)           0.914     6.467    u_min_sec_control_tower/r_counter[7]
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.299     6.766 f  u_min_sec_control_tower/r_counter[26]_i_5/O
                         net (fo=3, routed)           1.096     7.862    u_min_sec_control_tower/r_counter[26]_i_5_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.986 r  u_min_sec_control_tower/r_min[5]_i_4/O
                         net (fo=1, routed)           0.540     8.527    u_min_sec_control_tower/r_min[5]_i_4_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I2_O)        0.124     8.651 r  u_min_sec_control_tower/r_min[5]_i_1/O
                         net (fo=6, routed)           0.513     9.164    u_min_sec_control_tower/sel
    SLICE_X56Y75         FDCE                                         r  u_min_sec_control_tower/r_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.426    14.767    u_min_sec_control_tower/CLK
    SLICE_X56Y75         FDCE                                         r  u_min_sec_control_tower/r_min_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X56Y75         FDCE (Setup_fdce_C_CE)      -0.169    14.821    u_min_sec_control_tower/r_min_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_sw_min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_sw_min_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.484%)  route 0.143ns (43.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.581     1.464    u_min_sec_control_tower/CLK
    SLICE_X63Y76         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u_min_sec_control_tower/r_sw_min_reg[0]/Q
                         net (fo=16, routed)          0.143     1.749    u_min_sec_control_tower/r_sw_min_reg[0]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  u_min_sec_control_tower/r_sw_min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    u_min_sec_control_tower/p_0_in__1[4]
    SLICE_X65Y75         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.847     1.975    u_min_sec_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[4]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X65Y75         FDCE (Hold_fdce_C_D)         0.092     1.568    u_min_sec_control_tower/r_sw_min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_min_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.553     1.436    u_min_sec_control_tower/CLK
    SLICE_X56Y75         FDCE                                         r  u_min_sec_control_tower/r_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  u_min_sec_control_tower/r_min_reg[1]/Q
                         net (fo=12, routed)          0.139     1.739    u_min_sec_control_tower/r_min_reg[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  u_min_sec_control_tower/r_min[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    u_min_sec_control_tower/p_0_in__3[1]
    SLICE_X56Y75         FDCE                                         r  u_min_sec_control_tower/r_min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.818     1.946    u_min_sec_control_tower/CLK
    SLICE_X56Y75         FDCE                                         r  u_min_sec_control_tower/r_min_reg[1]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X56Y75         FDCE (Hold_fdce_C_D)         0.121     1.557    u_min_sec_control_tower/r_min_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_sw_min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_sw_min_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.974%)  route 0.146ns (44.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.581     1.464    u_min_sec_control_tower/CLK
    SLICE_X63Y76         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u_min_sec_control_tower/r_sw_min_reg[0]/Q
                         net (fo=16, routed)          0.146     1.752    u_min_sec_control_tower/r_sw_min_reg[0]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  u_min_sec_control_tower/r_sw_min[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    u_min_sec_control_tower/p_0_in__1[1]
    SLICE_X65Y75         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.847     1.975    u_min_sec_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_min_sec_control_tower/r_sw_min_reg[1]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X65Y75         FDCE (Hold_fdce_C_D)         0.092     1.568    u_min_sec_control_tower/r_sw_min_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_sw_sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_sw_sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.581     1.464    u_min_sec_control_tower/CLK
    SLICE_X63Y73         FDCE                                         r  u_min_sec_control_tower/r_sw_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDCE (Prop_fdce_C_Q)         0.128     1.592 r  u_min_sec_control_tower/r_sw_sec_reg[3]/Q
                         net (fo=5, routed)           0.098     1.690    u_min_sec_control_tower/r_sw_sec_reg[3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.099     1.789 r  u_min_sec_control_tower/r_sw_sec[5]_i_2/O
                         net (fo=1, routed)           0.000     1.789    u_min_sec_control_tower/p_0_in__0[5]
    SLICE_X63Y73         FDCE                                         r  u_min_sec_control_tower/r_sw_sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.848     1.976    u_min_sec_control_tower/CLK
    SLICE_X63Y73         FDCE                                         r  u_min_sec_control_tower/r_sw_sec_reg[5]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X63Y73         FDCE (Hold_fdce_C_D)         0.092     1.556    u_min_sec_control_tower/r_sw_sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_min_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.463%)  route 0.143ns (43.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.552     1.435    u_min_sec_control_tower/CLK
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  u_min_sec_control_tower/r_min_reg[2]/Q
                         net (fo=15, routed)          0.143     1.720    u_min_sec_control_tower/r_min_reg[2]
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  u_min_sec_control_tower/r_min[3]_i_1/O
                         net (fo=1, routed)           0.000     1.765    u_min_sec_control_tower/p_0_in__3[3]
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.819     1.947    u_min_sec_control_tower/CLK
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[3]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.092     1.527    u_min_sec_control_tower/r_min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_sec_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_sec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.553     1.436    u_min_sec_control_tower/CLK
    SLICE_X56Y74         FDCE                                         r  u_min_sec_control_tower/r_sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  u_min_sec_control_tower/r_sec_reg[4]/Q
                         net (fo=4, routed)           0.149     1.750    u_min_sec_control_tower/r_sec_reg[4]
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  u_min_sec_control_tower/r_sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    u_min_sec_control_tower/p_0_in__2[4]
    SLICE_X56Y74         FDCE                                         r  u_min_sec_control_tower/r_sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.818     1.946    u_min_sec_control_tower/CLK
    SLICE_X56Y74         FDCE                                         r  u_min_sec_control_tower/r_sec_reg[4]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X56Y74         FDCE (Hold_fdce_C_D)         0.121     1.557    u_min_sec_control_tower/r_sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_min_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.552     1.435    u_min_sec_control_tower/CLK
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDCE (Prop_fdce_C_Q)         0.141     1.576 f  u_min_sec_control_tower/r_min_reg[5]/Q
                         net (fo=15, routed)          0.144     1.721    u_min_sec_control_tower/r_min_reg[5]
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  u_min_sec_control_tower/r_min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    u_min_sec_control_tower/p_0_in__3[4]
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.819     1.947    u_min_sec_control_tower/CLK
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[4]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.092     1.527    u_min_sec_control_tower/r_min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_digit_select/sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.559     1.442    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X56Y81         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  u_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/Q
                         net (fo=2, routed)           0.163     1.769    u_fnd_controller/u_fnd_digit_select/r_tick_prev
    SLICE_X56Y81         LUT4 (Prop_lut4_I1_O)        0.043     1.812 r  u_fnd_controller/u_fnd_digit_select/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    u_fnd_controller/u_fnd_digit_select/sel[1]_i_1_n_0
    SLICE_X56Y81         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.825     1.953    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X56Y81         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[1]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y81         FDCE (Hold_fdce_C_D)         0.131     1.573    u_fnd_controller/u_fnd_digit_select/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.552     1.435    u_min_sec_control_tower/CLK
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  u_min_sec_control_tower/r_min_reg[2]/Q
                         net (fo=15, routed)          0.144     1.721    u_min_sec_control_tower/r_min_reg[2]
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  u_min_sec_control_tower/r_min[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    u_min_sec_control_tower/p_0_in__3[2]
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.819     1.947    u_min_sec_control_tower/CLK
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[2]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.091     1.526    u_min_sec_control_tower/r_min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_min_sec_control_tower/r_min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_min_sec_control_tower/r_min_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.786%)  route 0.147ns (44.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.552     1.435    u_min_sec_control_tower/CLK
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  u_min_sec_control_tower/r_min_reg[5]/Q
                         net (fo=15, routed)          0.147     1.724    u_min_sec_control_tower/r_min_reg[5]
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  u_min_sec_control_tower/r_min[5]_i_2/O
                         net (fo=1, routed)           0.000     1.769    u_min_sec_control_tower/p_0_in__3[5]
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.819     1.947    u_min_sec_control_tower/CLK
    SLICE_X55Y73         FDCE                                         r  u_min_sec_control_tower/r_min_reg[5]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.092     1.527    u_min_sec_control_tower/r_min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y80   r_1ms_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82   r_1ms_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82   r_1ms_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82   r_1ms_counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y65   u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y66   u_btn_debouncer/U_debouncer_btnL/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y66   u_btn_debouncer/U_debouncer_btnL/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80   r_1ms_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   u_btn_debouncer/U_debouncer_btnL/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   u_btn_debouncer/U_debouncer_btnL/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   u_btn_debouncer/U_debouncer_btnL/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   u_btn_debouncer/U_debouncer_btnL/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   u_min_sec_control_tower/r_ani_step_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   u_min_sec_control_tower/r_ani_step_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   u_min_sec_control_tower/r_ani_step_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   u_min_sec_control_tower/r_ani_step_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80   r_1ms_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   u_btn_debouncer/U_debouncer_btnL/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_min_sec_control_tower/r_counter_reg[2]/C



