/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_arcss_ess_hostif_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 6:33p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_vice2_arcss_ess_hostif_0_0.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 6:33p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_H__
#define BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_H__

/***************************************************************************
 *VICE2_ARCSS_ESS_HOSTIF_0_0 - VICE2 ARCSS_ESS Interrupts Host IF CORE AND AUX Registers 0 0
 ***************************************************************************/

/***************************************************************************
 *HOSTIF%i - ARC core and aux registers
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_HOSTIFi_ARRAY_BASE         0x00712000
#define BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_HOSTIFi_ARRAY_START        0
#define BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_HOSTIFi_ARRAY_END          1279
#define BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_HOSTIFi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *HOSTIF%i - ARC core and aux registers
 ***************************************************************************/
/* VICE2_ARCSS_ESS_HOSTIF_0_0 :: HOSTIFi :: DATA [31:00] */
#define BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_HOSTIFi_DATA_MASK          0xffffffff
#define BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_HOSTIFi_DATA_SHIFT         0


#endif /* #ifndef BCHP_VICE2_ARCSS_ESS_HOSTIF_0_0_H__ */

/* End of File */
