+incdir+"../rtl/"+"../sim/"


../rtl/operation3.sv


../sim/testbench_operation3.sv

+access+rw