{"vcs1":{"timestamp_begin":1699719427.860917589, "rt":1.59, "ut":0.46, "st":0.25}}
{"vcselab":{"timestamp_begin":1699719429.535247751, "rt":1.20, "ut":0.26, "st":0.16}}
{"link":{"timestamp_begin":1699719430.800354706, "rt":0.35, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699719427.163360427}
{"VCS_COMP_START_TIME": 1699719427.163360427}
{"VCS_COMP_END_TIME": 1699719436.014690267}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331408}}
{"stitch_vcselab": {"peak_mem": 223480}}
