    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Right_Encoder_Cnt16_CounterUDB
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__MASK EQU 0x40
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__POS EQU 6
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x6F
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; Left_Encoder_Cnt16_CounterUDB
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__MASK EQU 0x40
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__POS EQU 6
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x6F
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

; IMU_RXInternalInterrupt
IMU_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IMU_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IMU_RXInternalInterrupt__INTC_MASK EQU 0x40000000
IMU_RXInternalInterrupt__INTC_NUMBER EQU 30
IMU_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
IMU_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_30
IMU_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IMU_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; IMU_TXInternalInterrupt
IMU_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IMU_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IMU_TXInternalInterrupt__INTC_MASK EQU 0x2000
IMU_TXInternalInterrupt__INTC_NUMBER EQU 13
IMU_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
IMU_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
IMU_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IMU_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Right_Encoder_Interrupt
Right_Encoder_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Right_Encoder_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Right_Encoder_Interrupt__INTC_MASK EQU 0x8000
Right_Encoder_Interrupt__INTC_NUMBER EQU 15
Right_Encoder_Interrupt__INTC_PRIOR_NUM EQU 7
Right_Encoder_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
Right_Encoder_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Right_Encoder_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Left_Encoder_Interrupt
Left_Encoder_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Left_Encoder_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Left_Encoder_Interrupt__INTC_MASK EQU 0x01
Left_Encoder_Interrupt__INTC_NUMBER EQU 0
Left_Encoder_Interrupt__INTC_PRIOR_NUM EQU 7
Left_Encoder_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Left_Encoder_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Left_Encoder_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Right_Encoder_bQuadDec
Right_Encoder_bQuadDec_Stsreg__0__MASK EQU 0x01
Right_Encoder_bQuadDec_Stsreg__0__POS EQU 0
Right_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Right_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Right_Encoder_bQuadDec_Stsreg__1__MASK EQU 0x02
Right_Encoder_bQuadDec_Stsreg__1__POS EQU 1
Right_Encoder_bQuadDec_Stsreg__2__MASK EQU 0x04
Right_Encoder_bQuadDec_Stsreg__2__POS EQU 2
Right_Encoder_bQuadDec_Stsreg__3__MASK EQU 0x08
Right_Encoder_bQuadDec_Stsreg__3__POS EQU 3
Right_Encoder_bQuadDec_Stsreg__MASK EQU 0x0F
Right_Encoder_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Right_Encoder_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Right_Encoder_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Right_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Right_Encoder_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
Right_Encoder_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
Right_Encoder_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

; Left_Encoder_bQuadDec
Left_Encoder_bQuadDec_Stsreg__0__MASK EQU 0x01
Left_Encoder_bQuadDec_Stsreg__0__POS EQU 0
Left_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Left_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Left_Encoder_bQuadDec_Stsreg__1__MASK EQU 0x02
Left_Encoder_bQuadDec_Stsreg__1__POS EQU 1
Left_Encoder_bQuadDec_Stsreg__2__MASK EQU 0x04
Left_Encoder_bQuadDec_Stsreg__2__POS EQU 2
Left_Encoder_bQuadDec_Stsreg__3__MASK EQU 0x08
Left_Encoder_bQuadDec_Stsreg__3__POS EQU 3
Left_Encoder_bQuadDec_Stsreg__MASK EQU 0x0F
Left_Encoder_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
Left_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Left_Encoder_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST

; Right_Encoder_Pins
Right_Encoder_Pins__0__MASK EQU 0x40
Right_Encoder_Pins__0__PC EQU CYREG_PRT5_PC6
Right_Encoder_Pins__0__PORT EQU 5
Right_Encoder_Pins__0__SHIFT EQU 6
Right_Encoder_Pins__1__MASK EQU 0x80
Right_Encoder_Pins__1__PC EQU CYREG_PRT5_PC7
Right_Encoder_Pins__1__PORT EQU 5
Right_Encoder_Pins__1__SHIFT EQU 7
Right_Encoder_Pins__AG EQU CYREG_PRT5_AG
Right_Encoder_Pins__AMUX EQU CYREG_PRT5_AMUX
Right_Encoder_Pins__BIE EQU CYREG_PRT5_BIE
Right_Encoder_Pins__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Right_Encoder_Pins__BYP EQU CYREG_PRT5_BYP
Right_Encoder_Pins__CTL EQU CYREG_PRT5_CTL
Right_Encoder_Pins__DM0 EQU CYREG_PRT5_DM0
Right_Encoder_Pins__DM1 EQU CYREG_PRT5_DM1
Right_Encoder_Pins__DM2 EQU CYREG_PRT5_DM2
Right_Encoder_Pins__DR EQU CYREG_PRT5_DR
Right_Encoder_Pins__INP_DIS EQU CYREG_PRT5_INP_DIS
Right_Encoder_Pins__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Right_Encoder_Pins__LCD_EN EQU CYREG_PRT5_LCD_EN
Right_Encoder_Pins__MASK EQU 0xC0
Right_Encoder_Pins__PORT EQU 5
Right_Encoder_Pins__PRT EQU CYREG_PRT5_PRT
Right_Encoder_Pins__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Right_Encoder_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Right_Encoder_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Right_Encoder_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Right_Encoder_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Right_Encoder_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Right_Encoder_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Right_Encoder_Pins__PS EQU CYREG_PRT5_PS
Right_Encoder_Pins__SHIFT EQU 6
Right_Encoder_Pins__SLW EQU CYREG_PRT5_SLW

; Left_Encoder_Pins
Left_Encoder_Pins__0__MASK EQU 0x10
Left_Encoder_Pins__0__PC EQU CYREG_PRT5_PC4
Left_Encoder_Pins__0__PORT EQU 5
Left_Encoder_Pins__0__SHIFT EQU 4
Left_Encoder_Pins__1__MASK EQU 0x20
Left_Encoder_Pins__1__PC EQU CYREG_PRT5_PC5
Left_Encoder_Pins__1__PORT EQU 5
Left_Encoder_Pins__1__SHIFT EQU 5
Left_Encoder_Pins__AG EQU CYREG_PRT5_AG
Left_Encoder_Pins__AMUX EQU CYREG_PRT5_AMUX
Left_Encoder_Pins__BIE EQU CYREG_PRT5_BIE
Left_Encoder_Pins__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Left_Encoder_Pins__BYP EQU CYREG_PRT5_BYP
Left_Encoder_Pins__CTL EQU CYREG_PRT5_CTL
Left_Encoder_Pins__DM0 EQU CYREG_PRT5_DM0
Left_Encoder_Pins__DM1 EQU CYREG_PRT5_DM1
Left_Encoder_Pins__DM2 EQU CYREG_PRT5_DM2
Left_Encoder_Pins__DR EQU CYREG_PRT5_DR
Left_Encoder_Pins__INP_DIS EQU CYREG_PRT5_INP_DIS
Left_Encoder_Pins__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Left_Encoder_Pins__LCD_EN EQU CYREG_PRT5_LCD_EN
Left_Encoder_Pins__MASK EQU 0x30
Left_Encoder_Pins__PORT EQU 5
Left_Encoder_Pins__PRT EQU CYREG_PRT5_PRT
Left_Encoder_Pins__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Left_Encoder_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Left_Encoder_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Left_Encoder_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Left_Encoder_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Left_Encoder_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Left_Encoder_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Left_Encoder_Pins__PS EQU CYREG_PRT5_PS
Left_Encoder_Pins__SHIFT EQU 4
Left_Encoder_Pins__SLW EQU CYREG_PRT5_SLW

; MainTimer_TimerHW
MainTimer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
MainTimer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
MainTimer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
MainTimer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
MainTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
MainTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
MainTimer_TimerHW__PER0 EQU CYREG_TMR0_PER0
MainTimer_TimerHW__PER1 EQU CYREG_TMR0_PER1
MainTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
MainTimer_TimerHW__PM_ACT_MSK EQU 0x01
MainTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
MainTimer_TimerHW__PM_STBY_MSK EQU 0x01
MainTimer_TimerHW__RT0 EQU CYREG_TMR0_RT0
MainTimer_TimerHW__RT1 EQU CYREG_TMR0_RT1
MainTimer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Right_Encoder_isr
Right_Encoder_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Right_Encoder_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Right_Encoder_isr__INTC_MASK EQU 0x4000
Right_Encoder_isr__INTC_NUMBER EQU 14
Right_Encoder_isr__INTC_PRIOR_NUM EQU 7
Right_Encoder_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_14
Right_Encoder_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Right_Encoder_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x4000000
USBUART_bus_reset__INTC_NUMBER EQU 26
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_26
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Left_Encoder_isr
Left_Encoder_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Left_Encoder_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Left_Encoder_isr__INTC_MASK EQU 0x200000
Left_Encoder_isr__INTC_NUMBER EQU 21
Left_Encoder_isr__INTC_PRIOR_NUM EQU 7
Left_Encoder_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
Left_Encoder_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Left_Encoder_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x80000
USBUART_sof_int__INTC_NUMBER EQU 19
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Servo_0_PWMUDB
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Servo_0_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Servo_0_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
Servo_0_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
Servo_0_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Servo_0_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
Servo_0_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
Servo_0_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Servo_0_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Servo_0_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
Servo_0_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Servo_0_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Servo_0_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB08_A0
Servo_0_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB08_A1
Servo_0_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Servo_0_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB08_D0
Servo_0_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB08_D1
Servo_0_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Servo_0_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Servo_0_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB08_F0
Servo_0_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB08_F1
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; Servo_1_PWMUDB
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Servo_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Servo_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Servo_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Servo_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Servo_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Servo_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Servo_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Servo_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Servo_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Servo_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Servo_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Servo_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Servo_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Servo_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Servo_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Servo_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Servo_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Servo_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Servo_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Servo_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_1_ADC_SAR
ADC_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_1_ADC_SAR__CSR7 EQU CYREG_SAR1_CSR7
ADC_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_1_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR1_TR0
ADC_1_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR1_TR1
ADC_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_1_theACLK
ADC_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_1_theACLK__PM_STBY_MSK EQU 0x01

; IMU_Interrupt
IMU_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IMU_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IMU_Interrupt__INTC_MASK EQU 0x10000000
IMU_Interrupt__INTC_NUMBER EQU 28
IMU_Interrupt__INTC_PRIOR_NUM EQU 7
IMU_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_28
IMU_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IMU_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_1_Bypass
ADC_1_Bypass__0__MASK EQU 0x04
ADC_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_1_Bypass__0__PORT EQU 0
ADC_1_Bypass__0__SHIFT EQU 2
ADC_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_1_Bypass__MASK EQU 0x04
ADC_1_Bypass__PORT EQU 0
ADC_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_1_Bypass__SHIFT EQU 2
ADC_1_Bypass__SLW EQU CYREG_PRT0_SLW

; I2C_bI2C_UDB
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__POS EQU 1
I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__POS EQU 5
I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__POS EQU 6
I2C_bI2C_UDB_AsyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_bI2C_UDB_AsyncCtl_CtrlReg__7__POS EQU 7
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK EQU 0xF6
I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB15_A0
I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB15_A1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB15_D0
I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB15_D1
I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB15_F0
I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB15_F1
I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_bI2C_UDB_StsReg__2__POS EQU 2
I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_bI2C_UDB_StsReg__3__POS EQU 3
I2C_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_bI2C_UDB_StsReg__4__POS EQU 4
I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_bI2C_UDB_StsReg__5__POS EQU 5
I2C_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB01_ST

; I2C_IntClock
I2C_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
I2C_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
I2C_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
I2C_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_IntClock__PM_ACT_MSK EQU 0x08
I2C_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_IntClock__PM_STBY_MSK EQU 0x08

; IMU_IntClock
IMU_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
IMU_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
IMU_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
IMU_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
IMU_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
IMU_IntClock__PM_ACT_MSK EQU 0x10
IMU_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
IMU_IntClock__PM_STBY_MSK EQU 0x10

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x8000000
USBUART_ep_0__INTC_NUMBER EQU 27
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_27
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x20000000
USBUART_ep_1__INTC_NUMBER EQU 29
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x2000000
USBUART_ep_2__INTC_NUMBER EQU 25
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x80000000
USBUART_ep_3__INTC_NUMBER EQU 31
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_31
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x10
I2C_I2C_IRQ__INTC_NUMBER EQU 4
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MainTimeISR
MainTimeISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MainTimeISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MainTimeISR__INTC_MASK EQU 0x10000
MainTimeISR__INTC_NUMBER EQU 16
MainTimeISR__INTC_PRIOR_NUM EQU 7
MainTimeISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
MainTimeISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MainTimeISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Right_Motor
Right_Motor__0__MASK EQU 0x02
Right_Motor__0__PC EQU CYREG_PRT5_PC1
Right_Motor__0__PORT EQU 5
Right_Motor__0__SHIFT EQU 1
Right_Motor__AG EQU CYREG_PRT5_AG
Right_Motor__AMUX EQU CYREG_PRT5_AMUX
Right_Motor__BIE EQU CYREG_PRT5_BIE
Right_Motor__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Right_Motor__BYP EQU CYREG_PRT5_BYP
Right_Motor__CTL EQU CYREG_PRT5_CTL
Right_Motor__DM0 EQU CYREG_PRT5_DM0
Right_Motor__DM1 EQU CYREG_PRT5_DM1
Right_Motor__DM2 EQU CYREG_PRT5_DM2
Right_Motor__DR EQU CYREG_PRT5_DR
Right_Motor__INP_DIS EQU CYREG_PRT5_INP_DIS
Right_Motor__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Right_Motor__LCD_EN EQU CYREG_PRT5_LCD_EN
Right_Motor__MASK EQU 0x02
Right_Motor__PORT EQU 5
Right_Motor__PRT EQU CYREG_PRT5_PRT
Right_Motor__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Right_Motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Right_Motor__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Right_Motor__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Right_Motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Right_Motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Right_Motor__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Right_Motor__PS EQU CYREG_PRT5_PS
Right_Motor__SHIFT EQU 1
Right_Motor__SLW EQU CYREG_PRT5_SLW

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__OSCLK_DR0 EQU CYREG_USB_OSCLK_DR0
USBUART_USB__OSCLK_DR1 EQU CYREG_USB_OSCLK_DR1
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USBUART_USB__USBIO_CR2 EQU CYREG_USB_USBIO_CR2
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN

; Left_Motor
Left_Motor__0__MASK EQU 0x01
Left_Motor__0__PC EQU CYREG_PRT5_PC0
Left_Motor__0__PORT EQU 5
Left_Motor__0__SHIFT EQU 0
Left_Motor__AG EQU CYREG_PRT5_AG
Left_Motor__AMUX EQU CYREG_PRT5_AMUX
Left_Motor__BIE EQU CYREG_PRT5_BIE
Left_Motor__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Left_Motor__BYP EQU CYREG_PRT5_BYP
Left_Motor__CTL EQU CYREG_PRT5_CTL
Left_Motor__DM0 EQU CYREG_PRT5_DM0
Left_Motor__DM1 EQU CYREG_PRT5_DM1
Left_Motor__DM2 EQU CYREG_PRT5_DM2
Left_Motor__DR EQU CYREG_PRT5_DR
Left_Motor__INP_DIS EQU CYREG_PRT5_INP_DIS
Left_Motor__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Left_Motor__LCD_EN EQU CYREG_PRT5_LCD_EN
Left_Motor__MASK EQU 0x01
Left_Motor__PORT EQU 5
Left_Motor__PRT EQU CYREG_PRT5_PRT
Left_Motor__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Left_Motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Left_Motor__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Left_Motor__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Left_Motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Left_Motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Left_Motor__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Left_Motor__PS EQU CYREG_PRT5_PS
Left_Motor__SHIFT EQU 0
Left_Motor__SLW EQU CYREG_PRT5_SLW

; USBUART_Dm
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_PRT15_PC7
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_PRT15_PC6
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU15_SNAP

; ADC_1_IRQ
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_1_IRQ__INTC_MASK EQU 0x800000
ADC_1_IRQ__INTC_NUMBER EQU 23
ADC_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Err_LED_1
Err_LED_1__0__MASK EQU 0x04
Err_LED_1__0__PC EQU CYREG_PRT6_PC2
Err_LED_1__0__PORT EQU 6
Err_LED_1__0__SHIFT EQU 2
Err_LED_1__AG EQU CYREG_PRT6_AG
Err_LED_1__AMUX EQU CYREG_PRT6_AMUX
Err_LED_1__BIE EQU CYREG_PRT6_BIE
Err_LED_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Err_LED_1__BYP EQU CYREG_PRT6_BYP
Err_LED_1__CTL EQU CYREG_PRT6_CTL
Err_LED_1__DM0 EQU CYREG_PRT6_DM0
Err_LED_1__DM1 EQU CYREG_PRT6_DM1
Err_LED_1__DM2 EQU CYREG_PRT6_DM2
Err_LED_1__DR EQU CYREG_PRT6_DR
Err_LED_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Err_LED_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Err_LED_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Err_LED_1__MASK EQU 0x04
Err_LED_1__PORT EQU 6
Err_LED_1__PRT EQU CYREG_PRT6_PRT
Err_LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Err_LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Err_LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Err_LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Err_LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Err_LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Err_LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Err_LED_1__PS EQU CYREG_PRT6_PS
Err_LED_1__SHIFT EQU 2
Err_LED_1__SLW EQU CYREG_PRT6_SLW

; Err_LED_2
Err_LED_2__0__MASK EQU 0x08
Err_LED_2__0__PC EQU CYREG_PRT6_PC3
Err_LED_2__0__PORT EQU 6
Err_LED_2__0__SHIFT EQU 3
Err_LED_2__AG EQU CYREG_PRT6_AG
Err_LED_2__AMUX EQU CYREG_PRT6_AMUX
Err_LED_2__BIE EQU CYREG_PRT6_BIE
Err_LED_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Err_LED_2__BYP EQU CYREG_PRT6_BYP
Err_LED_2__CTL EQU CYREG_PRT6_CTL
Err_LED_2__DM0 EQU CYREG_PRT6_DM0
Err_LED_2__DM1 EQU CYREG_PRT6_DM1
Err_LED_2__DM2 EQU CYREG_PRT6_DM2
Err_LED_2__DR EQU CYREG_PRT6_DR
Err_LED_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Err_LED_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Err_LED_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Err_LED_2__MASK EQU 0x08
Err_LED_2__PORT EQU 6
Err_LED_2__PRT EQU CYREG_PRT6_PRT
Err_LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Err_LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Err_LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Err_LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Err_LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Err_LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Err_LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Err_LED_2__PS EQU CYREG_PRT6_PS
Err_LED_2__SHIFT EQU 3
Err_LED_2__SLW EQU CYREG_PRT6_SLW

; IMU_BUART
IMU_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
IMU_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
IMU_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
IMU_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
IMU_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
IMU_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
IMU_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
IMU_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
IMU_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
IMU_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
IMU_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
IMU_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
IMU_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
IMU_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
IMU_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
IMU_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
IMU_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
IMU_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
IMU_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
IMU_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
IMU_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
IMU_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
IMU_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
IMU_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
IMU_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
IMU_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
IMU_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
IMU_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
IMU_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
IMU_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
IMU_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
IMU_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
IMU_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
IMU_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
IMU_BUART_sRX_RxSts__3__MASK EQU 0x08
IMU_BUART_sRX_RxSts__3__POS EQU 3
IMU_BUART_sRX_RxSts__4__MASK EQU 0x10
IMU_BUART_sRX_RxSts__4__POS EQU 4
IMU_BUART_sRX_RxSts__5__MASK EQU 0x20
IMU_BUART_sRX_RxSts__5__POS EQU 5
IMU_BUART_sRX_RxSts__MASK EQU 0x38
IMU_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
IMU_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
IMU_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
IMU_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
IMU_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
IMU_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
IMU_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
IMU_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
IMU_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
IMU_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
IMU_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
IMU_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
IMU_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
IMU_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
IMU_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
IMU_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
IMU_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
IMU_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
IMU_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
IMU_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
IMU_BUART_sTX_TxSts__0__MASK EQU 0x01
IMU_BUART_sTX_TxSts__0__POS EQU 0
IMU_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
IMU_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
IMU_BUART_sTX_TxSts__1__MASK EQU 0x02
IMU_BUART_sTX_TxSts__1__POS EQU 1
IMU_BUART_sTX_TxSts__2__MASK EQU 0x04
IMU_BUART_sTX_TxSts__2__POS EQU 2
IMU_BUART_sTX_TxSts__3__MASK EQU 0x08
IMU_BUART_sTX_TxSts__3__POS EQU 3
IMU_BUART_sTX_TxSts__MASK EQU 0x0F
IMU_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
IMU_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
IMU_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
IMU_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
IMU_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
IMU_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
IMU_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
IMU_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
IMU_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
IMU_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
IMU_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
IMU_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
IMU_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x01
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x01

; Servo_Out
Servo_Out__0__MASK EQU 0x04
Servo_Out__0__PC EQU CYREG_PRT5_PC2
Servo_Out__0__PORT EQU 5
Servo_Out__0__SHIFT EQU 2
Servo_Out__1__MASK EQU 0x08
Servo_Out__1__PC EQU CYREG_PRT5_PC3
Servo_Out__1__PORT EQU 5
Servo_Out__1__SHIFT EQU 3
Servo_Out__AG EQU CYREG_PRT5_AG
Servo_Out__AMUX EQU CYREG_PRT5_AMUX
Servo_Out__BIE EQU CYREG_PRT5_BIE
Servo_Out__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Servo_Out__BYP EQU CYREG_PRT5_BYP
Servo_Out__CTL EQU CYREG_PRT5_CTL
Servo_Out__DM0 EQU CYREG_PRT5_DM0
Servo_Out__DM1 EQU CYREG_PRT5_DM1
Servo_Out__DM2 EQU CYREG_PRT5_DM2
Servo_Out__DR EQU CYREG_PRT5_DR
Servo_Out__INP_DIS EQU CYREG_PRT5_INP_DIS
Servo_Out__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Servo_Out__LCD_EN EQU CYREG_PRT5_LCD_EN
Servo_Out__MASK EQU 0x0C
Servo_Out__PORT EQU 5
Servo_Out__PRT EQU CYREG_PRT5_PRT
Servo_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Servo_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Servo_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Servo_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Servo_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Servo_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Servo_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Servo_Out__PS EQU CYREG_PRT5_PS
Servo_Out__SHIFT EQU 2
Servo_Out__SLW EQU CYREG_PRT5_SLW

; Soft_Kill
Soft_Kill__0__MASK EQU 0x80
Soft_Kill__0__PC EQU CYREG_PRT2_PC7
Soft_Kill__0__PORT EQU 2
Soft_Kill__0__SHIFT EQU 7
Soft_Kill__AG EQU CYREG_PRT2_AG
Soft_Kill__AMUX EQU CYREG_PRT2_AMUX
Soft_Kill__BIE EQU CYREG_PRT2_BIE
Soft_Kill__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Soft_Kill__BYP EQU CYREG_PRT2_BYP
Soft_Kill__CTL EQU CYREG_PRT2_CTL
Soft_Kill__DM0 EQU CYREG_PRT2_DM0
Soft_Kill__DM1 EQU CYREG_PRT2_DM1
Soft_Kill__DM2 EQU CYREG_PRT2_DM2
Soft_Kill__DR EQU CYREG_PRT2_DR
Soft_Kill__INP_DIS EQU CYREG_PRT2_INP_DIS
Soft_Kill__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Soft_Kill__LCD_EN EQU CYREG_PRT2_LCD_EN
Soft_Kill__MASK EQU 0x80
Soft_Kill__PORT EQU 2
Soft_Kill__PRT EQU CYREG_PRT2_PRT
Soft_Kill__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Soft_Kill__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Soft_Kill__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Soft_Kill__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Soft_Kill__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Soft_Kill__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Soft_Kill__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Soft_Kill__PS EQU CYREG_PRT2_PS
Soft_Kill__SHIFT EQU 7
Soft_Kill__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; ADC_In
ADC_In__0__MASK EQU 0x01
ADC_In__0__PC EQU CYREG_PRT2_PC0
ADC_In__0__PORT EQU 2
ADC_In__0__SHIFT EQU 0
ADC_In__AG EQU CYREG_PRT2_AG
ADC_In__AMUX EQU CYREG_PRT2_AMUX
ADC_In__BIE EQU CYREG_PRT2_BIE
ADC_In__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ADC_In__BYP EQU CYREG_PRT2_BYP
ADC_In__CTL EQU CYREG_PRT2_CTL
ADC_In__DM0 EQU CYREG_PRT2_DM0
ADC_In__DM1 EQU CYREG_PRT2_DM1
ADC_In__DM2 EQU CYREG_PRT2_DM2
ADC_In__DR EQU CYREG_PRT2_DR
ADC_In__INP_DIS EQU CYREG_PRT2_INP_DIS
ADC_In__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ADC_In__LCD_EN EQU CYREG_PRT2_LCD_EN
ADC_In__PORT EQU 2
ADC_In__PRT EQU CYREG_PRT2_PRT
ADC_In__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ADC_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ADC_In__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ADC_In__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ADC_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ADC_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ADC_In__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ADC_In__PS EQU CYREG_PRT2_PS
ADC_In__SLW EQU CYREG_PRT2_SLW

; SCL_1
SCL_1__0__MASK EQU 0x02
SCL_1__0__PC EQU CYREG_PRT4_PC1
SCL_1__0__PORT EQU 4
SCL_1__0__SHIFT EQU 1
SCL_1__AG EQU CYREG_PRT4_AG
SCL_1__AMUX EQU CYREG_PRT4_AMUX
SCL_1__BIE EQU CYREG_PRT4_BIE
SCL_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCL_1__BYP EQU CYREG_PRT4_BYP
SCL_1__CTL EQU CYREG_PRT4_CTL
SCL_1__DM0 EQU CYREG_PRT4_DM0
SCL_1__DM1 EQU CYREG_PRT4_DM1
SCL_1__DM2 EQU CYREG_PRT4_DM2
SCL_1__DR EQU CYREG_PRT4_DR
SCL_1__INP_DIS EQU CYREG_PRT4_INP_DIS
SCL_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT4_LCD_EN
SCL_1__MASK EQU 0x02
SCL_1__PORT EQU 4
SCL_1__PRT EQU CYREG_PRT4_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCL_1__PS EQU CYREG_PRT4_PS
SCL_1__SHIFT EQU 1
SCL_1__SLW EQU CYREG_PRT4_SLW

; SDA_1
SDA_1__0__MASK EQU 0x01
SDA_1__0__PC EQU CYREG_PRT4_PC0
SDA_1__0__PORT EQU 4
SDA_1__0__SHIFT EQU 0
SDA_1__AG EQU CYREG_PRT4_AG
SDA_1__AMUX EQU CYREG_PRT4_AMUX
SDA_1__BIE EQU CYREG_PRT4_BIE
SDA_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SDA_1__BYP EQU CYREG_PRT4_BYP
SDA_1__CTL EQU CYREG_PRT4_CTL
SDA_1__DM0 EQU CYREG_PRT4_DM0
SDA_1__DM1 EQU CYREG_PRT4_DM1
SDA_1__DM2 EQU CYREG_PRT4_DM2
SDA_1__DR EQU CYREG_PRT4_DR
SDA_1__INP_DIS EQU CYREG_PRT4_INP_DIS
SDA_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT4_LCD_EN
SDA_1__MASK EQU 0x01
SDA_1__PORT EQU 4
SDA_1__PRT EQU CYREG_PRT4_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SDA_1__PS EQU CYREG_PRT4_PS
SDA_1__SHIFT EQU 0
SDA_1__SLW EQU CYREG_PRT4_SLW

; Rx_1
Rx_1__0__MASK EQU 0x20
Rx_1__0__PC EQU CYREG_PRT2_PC5
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 5
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x20
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 5
Rx_1__SLW EQU CYREG_PRT2_SLW

; Tx_1
Tx_1__0__MASK EQU 0x10
Tx_1__0__PC EQU CYREG_PRT2_PC4
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 4
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x10
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 4
Tx_1__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_BOOTLOADER_IO_COMP_USBUART EQU 2
CYDEV_BOOTLOADER_IO_COMP_I2C EQU 1
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
BCLK__BUS_CLK__HZ EQU 33000000
BCLK__BUS_CLK__KHZ EQU 33000
BCLK__BUS_CLK__MHZ EQU 33
CYDEV_APPLICATION_ID EQU 0x0000
CYDEV_APPLICATION_VERSION EQU 0x0000
CYDEV_BOOTLOADER_CHECKSUM EQU CYDEV_BOOTLOADER_CHECKSUM_BASIC
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_FAST_VERIFY EQU 0
CYDEV_BOOTLOADER_VERSION EQU 0x0000
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 200
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CUSTOM_ID EQU 0x00000000
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CyBtldr_I2C EQU CYDEV_BOOTLOADER_IO_COMP_I2C
CyBtldr_USBUART EQU CYDEV_BOOTLOADER_IO_COMP_USBUART
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
