// Seed: 3416349385
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  type_7(
      1, 1
  );
  logic id_4;
  logic id_5;
endmodule
