Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 12 13:47:34 2022
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stack_synth_timing_summary_routed.rpt -pb stack_synth_timing_summary_routed.pb -rpx stack_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : stack_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (576)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (7)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (576)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[16]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[17]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[18]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[19]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[20]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[21]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[22]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[23]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[24]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[25]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[26]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[27]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[28]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[29]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[30]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[31]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock/ms_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.628        0.000                      0                   55        0.254        0.000                      0                   55        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.628        0.000                      0                   55        0.254        0.000                      0                   55        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.465ns (45.503%)  route 2.952ns (54.497%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.055 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.055    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.172 r  clock/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    clock/ms_reg_reg[24]_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.495 r  clock/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.495    clock/ms_reg_reg[28]_i_1_n_6
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.774    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[29]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.109    15.123    clock/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.457ns (45.422%)  route 2.952ns (54.578%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.055 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.055    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.172 r  clock/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    clock/ms_reg_reg[24]_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.486 r  clock/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.486    clock/ms_reg_reg[28]_i_1_n_4
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.774    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[31]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.109    15.123    clock/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 2.381ns (44.645%)  route 2.952ns (55.355%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.055 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.055    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.172 r  clock/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    clock/ms_reg_reg[24]_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.411 r  clock/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.411    clock/ms_reg_reg[28]_i_1_n_5
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.774    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[30]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.109    15.123    clock/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 2.361ns (44.436%)  route 2.952ns (55.564%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.055 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.055    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.172 r  clock/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    clock/ms_reg_reg[24]_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.391 r  clock/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.391    clock/ms_reg_reg[28]_i_1_n_7
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.774    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[28]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.109    15.123    clock/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 2.348ns (44.300%)  route 2.952ns (55.700%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.055 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.055    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.378 r  clock/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.378    clock/ms_reg_reg[24]_i_1_n_6
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[25]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.109    15.124    clock/ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.340ns (44.216%)  route 2.952ns (55.784%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.055 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.055    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.370 r  clock/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.370    clock/ms_reg_reg[24]_i_1_n_4
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[27]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.109    15.124    clock/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 2.264ns (43.403%)  route 2.952ns (56.597%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.055 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.055    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.294 r  clock/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.294    clock/ms_reg_reg[24]_i_1_n_5
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[26]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.109    15.124    clock/ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.244ns (43.185%)  route 2.952ns (56.815%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.055 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.055    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.274 r  clock/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.274    clock/ms_reg_reg[24]_i_1_n_7
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[24]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.109    15.124    clock/ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.231ns (43.043%)  route 2.952ns (56.957%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.261 r  clock/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.261    clock/ms_reg_reg[20]_i_1_n_6
    SLICE_X30Y19         FDCE                                         r  clock/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y19         FDCE                                         r  clock/ms_reg_reg[21]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.109    15.124    clock/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 clock/ms_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.223ns (42.955%)  route 2.952ns (57.045%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  clock/ms_reg_reg[13]/Q
                         net (fo=2, routed)           0.727     6.322    clock/ms_reg_reg[13]
    SLICE_X31Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.446 r  clock/push_ptr_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     6.879    clock/push_ptr_reg[3]_i_10_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  clock/push_ptr_reg[3]_i_6/O
                         net (fo=34, routed)          1.604     8.606    clock/push_ptr_reg[3]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.920    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.470 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.253 r  clock/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.253    clock/ms_reg_reg[20]_i_1_n_4
    SLICE_X30Y19         FDCE                                         r  clock/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y19         FDCE                                         r  clock/ms_reg_reg[23]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.109    15.124    clock/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.440    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  segment/r_CNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  segment/r_CNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.719    segment/r_CNT_reg_n_0_[10]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  segment/r_CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    segment/r_CNT_reg[8]_i_1_n_5
    SLICE_X34Y16         FDCE                                         r  segment/r_CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  segment/r_CNT_reg[10]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y16         FDCE (Hold_fdce_C_D)         0.134     1.574    segment/r_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  segment/r_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  segment/r_CNT_reg[2]/Q
                         net (fo=1, routed)           0.114     1.720    segment/r_CNT_reg_n_0_[2]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  segment/r_CNT_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    segment/r_CNT_reg[0]_i_1_n_5
    SLICE_X34Y14         FDCE                                         r  segment/r_CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     1.953    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  segment/r_CNT_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.134     1.575    segment/r_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y17         FDCE                                         r  segment/r_CNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  segment/r_CNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.718    segment/r_CNT_reg_n_0_[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  segment/r_CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    segment/r_CNT_reg[12]_i_1_n_5
    SLICE_X34Y17         FDCE                                         r  segment/r_CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     1.950    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y17         FDCE                                         r  segment/r_CNT_reg[14]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X34Y17         FDCE (Hold_fdce_C_D)         0.134     1.573    segment/r_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  segment/r_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  segment/r_CNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.720    segment/r_CNT_reg_n_0_[6]
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  segment/r_CNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    segment/r_CNT_reg[4]_i_1_n_5
    SLICE_X34Y15         FDCE                                         r  segment/r_CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  segment/r_CNT_reg[6]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.134     1.575    segment/r_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock/ms_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  clock/ms_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  clock/ms_reg_reg[18]/Q
                         net (fo=2, routed)           0.126     1.729    clock/ms_reg_reg[18]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  clock/ms_reg[16]_i_3/O
                         net (fo=1, routed)           0.000     1.774    clock/ms_reg[16]_i_3_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.839 r  clock/ms_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    clock/ms_reg_reg[16]_i_1_n_5
    SLICE_X30Y18         FDCE                                         r  clock/ms_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     1.950    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  clock/ms_reg_reg[18]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y18         FDCE (Hold_fdce_C_D)         0.134     1.573    clock/ms_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clock/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  clock/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  clock/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.148     1.753    clock/ms_reg_reg[11]
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  clock/ms_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.798    clock/ms_reg[8]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.862 r  clock/ms_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clock/ms_reg_reg[8]_i_1_n_4
    SLICE_X30Y16         FDCE                                         r  clock/ms_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  clock/ms_reg_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X30Y16         FDCE (Hold_fdce_C_D)         0.134     1.575    clock/ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clock/ms_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.436    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  clock/ms_reg_reg[31]/Q
                         net (fo=2, routed)           0.148     1.748    clock/ms_reg_reg[31]
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.793 r  clock/ms_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.793    clock/ms_reg[28]_i_2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.857 r  clock/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    clock/ms_reg_reg[28]_i_1_n_4
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.820     1.947    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[31]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.134     1.570    clock/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clock/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.442    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  clock/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  clock/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.149     1.755    clock/ms_reg_reg[3]
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  clock/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.800    clock/ms_reg[0]_i_3_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.864 r  clock/ms_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    clock/ms_reg_reg[0]_i_1_n_4
    SLICE_X30Y14         FDCE                                         r  clock/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     1.954    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  clock/ms_reg_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y14         FDCE (Hold_fdce_C_D)         0.134     1.576    clock/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clock/ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  clock/ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  clock/ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.149     1.752    clock/ms_reg_reg[19]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  clock/ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.797    clock/ms_reg[16]_i_2_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.861 r  clock/ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    clock/ms_reg_reg[16]_i_1_n_4
    SLICE_X30Y18         FDCE                                         r  clock/ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     1.950    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  clock/ms_reg_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y18         FDCE (Hold_fdce_C_D)         0.134     1.573    clock/ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clock/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ms_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.440    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  clock/ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.149     1.753    clock/ms_reg_reg[15]
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  clock/ms_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.798    clock/ms_reg[12]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.862 r  clock/ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clock/ms_reg_reg[12]_i_1_n_4
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  clock/ms_reg_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y17         FDCE (Hold_fdce_C_D)         0.134     1.574    clock/ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y14   clock/ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y16   clock/ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y16   clock/ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y17   clock/ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y17   clock/ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y17   clock/ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y17   clock/ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y18   clock/ms_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y18   clock/ms_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   clock/ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   clock/ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   clock/ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   clock/ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   clock/ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   clock/ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   clock/ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   clock/ms_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   clock/ms_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   clock/ms_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   clock/ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   clock/ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   clock/ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   clock/ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   clock/ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   clock/ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   clock/ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   clock/ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   clock/ms_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   clock/ms_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.770ns  (logic 5.238ns (44.505%)  route 6.532ns (55.495%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           3.144     4.605    segment/LED_OBUF[1]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.729 f  segment/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.493     5.223    stack/seg[1]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.347 r  stack/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.895     8.241    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.770 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.770    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.653ns  (logic 5.201ns (44.631%)  route 6.452ns (55.369%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.993     4.442    segment/LED_OBUF[3]
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  segment/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.706     5.272    stack/seg[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.396 r  stack/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.753     8.149    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.653 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.653    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 5.228ns (45.345%)  route 6.301ns (54.655%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           3.002     4.451    segment/LED_OBUF[3]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124     4.575 r  segment/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.500     5.075    stack/seg[6]_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  stack/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.799     7.998    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.529 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.529    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.041ns  (logic 5.096ns (46.157%)  route 5.945ns (53.843%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           2.985     4.446    segment/LED_OBUF[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.570 r  segment/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.960     7.530    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.041 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.041    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.830ns  (logic 5.121ns (47.286%)  route 5.709ns (52.714%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           3.134     4.595    segment/LED_OBUF[1]
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.719 r  segment/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.575     7.294    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.830 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.830    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.722ns  (logic 5.229ns (48.771%)  route 5.493ns (51.229%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           2.818     4.280    segment/LED_OBUF[1]
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.404 r  segment/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.154     4.558    stack/seg[4]
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.682 r  stack/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.520     7.202    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.722 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.722    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.678ns  (logic 5.120ns (47.952%)  route 5.558ns (52.048%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           2.983     4.444    segment/LED_OBUF[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.568 r  segment/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.575     7.143    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.678 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.678    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           2.955     4.416    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.965ns (69.370%)  route 2.192ns (30.630%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=9, routed)           2.192     3.656    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.157 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.157    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 4.958ns (69.324%)  route 2.194ns (30.676%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.194     3.642    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.151 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.151    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stack/empty_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            stack/empty_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDPE                         0.000     0.000 r  stack/empty_reg_reg/C
    SLICE_X29Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  stack/empty_reg_reg/Q
                         net (fo=5, routed)           0.192     0.333    stack/full_reg_reg_0[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.378 r  stack/empty_reg_i_1/O
                         net (fo=1, routed)           0.000     0.378    stack/empty_reg_i_1_n_0
    SLICE_X29Y19         FDPE                                         r  stack/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/pop_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/pop_ptr_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.184ns (48.271%)  route 0.197ns (51.729%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE                         0.000     0.000 r  stack/pop_ptr_reg_reg[0]/C
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/pop_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          0.197     0.338    stack/pop_ptr_reg[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.043     0.381 r  stack/pop_ptr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    stack/pop_ptr_reg[3]_i_1_n_0
    SLICE_X32Y21         FDCE                                         r  stack/pop_ptr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/pop_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/pop_ptr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.541%)  route 0.197ns (51.459%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE                         0.000     0.000 r  stack/pop_ptr_reg_reg[0]/C
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/pop_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          0.197     0.338    stack/pop_ptr_reg[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.045     0.383 r  stack/pop_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    stack/pop_ptr_reg[1]_i_1_n_0
    SLICE_X32Y21         FDCE                                         r  stack/pop_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/pop_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/pop_ptr_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.791%)  route 0.208ns (53.209%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE                         0.000     0.000 r  stack/pop_ptr_reg_reg[0]/C
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/pop_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          0.208     0.349    stack/pop_ptr_reg[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.042     0.391 r  stack/pop_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.391    stack/pop_ptr_reg[2]_i_1_n_0
    SLICE_X32Y21         FDCE                                         r  stack/pop_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/pop_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/pop_ptr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.196%)  route 0.208ns (52.804%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE                         0.000     0.000 r  stack/pop_ptr_reg_reg[0]/C
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  stack/pop_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          0.208     0.349    stack/pop_ptr_reg[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.394 r  stack/pop_ptr_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.394    stack/pop_ptr_reg[0]_i_2_n_0
    SLICE_X32Y21         FDCE                                         r  stack/pop_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/push_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/array_reg_reg_0_15_0_3/RAMA/WADR0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE                         0.000     0.000 r  stack/push_ptr_reg_reg[0]/C
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/push_ptr_reg_reg[0]/Q
                         net (fo=14, routed)          0.265     0.406    stack/array_reg_reg_0_15_0_3/ADDRD0
    SLICE_X30Y22         RAMD32                                       r  stack/array_reg_reg_0_15_0_3/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/push_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/array_reg_reg_0_15_0_3/RAMA_D1/WADR0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE                         0.000     0.000 r  stack/push_ptr_reg_reg[0]/C
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/push_ptr_reg_reg[0]/Q
                         net (fo=14, routed)          0.265     0.406    stack/array_reg_reg_0_15_0_3/ADDRD0
    SLICE_X30Y22         RAMD32                                       r  stack/array_reg_reg_0_15_0_3/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/push_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/array_reg_reg_0_15_0_3/RAMB/WADR0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE                         0.000     0.000 r  stack/push_ptr_reg_reg[0]/C
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/push_ptr_reg_reg[0]/Q
                         net (fo=14, routed)          0.265     0.406    stack/array_reg_reg_0_15_0_3/ADDRD0
    SLICE_X30Y22         RAMD32                                       r  stack/array_reg_reg_0_15_0_3/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/push_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/array_reg_reg_0_15_0_3/RAMB_D1/WADR0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE                         0.000     0.000 r  stack/push_ptr_reg_reg[0]/C
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/push_ptr_reg_reg[0]/Q
                         net (fo=14, routed)          0.265     0.406    stack/array_reg_reg_0_15_0_3/ADDRD0
    SLICE_X30Y22         RAMD32                                       r  stack/array_reg_reg_0_15_0_3/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/push_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/array_reg_reg_0_15_0_3/RAMC/WADR0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE                         0.000     0.000 r  stack/push_ptr_reg_reg[0]/C
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/push_ptr_reg_reg[0]/Q
                         net (fo=14, routed)          0.265     0.406    stack/array_reg_reg_0_15_0_3/ADDRD0
    SLICE_X30Y22         RAMD32                                       r  stack/array_reg_reg_0_15_0_3/RAMC/WADR0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 4.295ns (46.758%)  route 4.891ns (53.242%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          1.016     6.609    segment/p_1_in[0]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.733 f  segment/seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.979     7.712    stack/seg[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.836 r  stack/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.895    10.731    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.260 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.260    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 4.270ns (47.337%)  route 4.751ns (52.663%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          1.016     6.609    segment/p_1_in[0]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  segment/seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.981     7.714    stack/seg[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.838 r  stack/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.753    10.591    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.096 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.096    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.940ns  (logic 4.507ns (50.411%)  route 4.433ns (49.589%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          1.016     6.609    segment/p_1_in[0]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.152     6.761 r  segment/seg_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.457     7.218    segment/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.326     7.544 r  segment/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.960    10.503    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.014 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.014    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.301ns (48.379%)  route 4.589ns (51.621%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  segment/r_CNT_reg[17]/Q
                         net (fo=12, routed)          1.344     6.937    stack/p_1_in[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.061 f  stack/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.731    segment/seg[2]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  segment/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.575    10.430    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.965 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.965    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 4.532ns (51.831%)  route 4.211ns (48.169%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          1.016     6.609    segment/p_1_in[0]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.152     6.761 f  segment/seg_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.620     7.381    segment/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.326     7.707 r  segment/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.575    10.282    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.817 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.817    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 4.297ns (49.450%)  route 4.393ns (50.550%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          1.016     6.609    segment/p_1_in[0]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  segment/seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.577     7.310    stack/seg[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.434 r  stack/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.799    10.233    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.765 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.765    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.500ns  (logic 4.373ns (51.446%)  route 4.127ns (48.554%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          1.001     6.594    segment/pwm_4b/S[0]
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.150     6.744 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.126     9.869    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.574 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.574    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.236ns  (logic 4.286ns (52.036%)  route 3.950ns (47.964%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          1.016     6.609    segment/p_1_in[0]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  segment/seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.414     7.146    stack/seg[6]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.270 r  stack/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.520     9.791    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.311 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.311    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.075ns  (logic 4.152ns (51.424%)  route 3.922ns (48.576%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          1.001     6.594    segment/pwm_4b/S[0]
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.718 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.921     9.639    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.149 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.149    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.475ns (58.122%)  route 1.063ns (41.878%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  segment/r_CNT_reg[17]/Q
                         net (fo=12, routed)          0.307     1.909    segment/p_1_in[1]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.954 r  segment/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.052     2.006    stack/seg[4]
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.051 r  stack/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.703     2.755    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.976 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.976    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.420ns (53.187%)  route 1.250ns (46.813%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  segment/r_CNT_reg[17]/Q
                         net (fo=12, routed)          0.297     1.899    segment/pwm_4b/S[1]
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.944 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.953     2.897    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.109 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.109    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.555ns (55.780%)  route 1.233ns (44.220%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  segment/r_CNT_reg[17]/Q
                         net (fo=12, routed)          0.306     1.908    segment/p_1_in[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.048     1.956 f  segment/seg_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.148     2.105    segment/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.107     2.212 r  segment/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.778     2.990    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.226 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.226    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.466ns (52.101%)  route 1.348ns (47.899%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          0.316     1.918    stack/p_1_in[0]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.963 r  stack/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.056     2.019    segment/seg[0]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.064 r  segment/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.976     3.040    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.251 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.251    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.491ns (52.798%)  route 1.333ns (47.202%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.437    segment/pwm_4b/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y20         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.128     1.565 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=2, routed)           0.281     1.847    segment/pwm_4b/pwm
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.097     1.944 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.052     2.995    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.261 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.261    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.484ns (52.564%)  route 1.339ns (47.436%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          0.272     1.874    segment/p_1_in[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.919 f  segment/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.156     2.076    stack/seg[1]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.121 r  stack/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.911     3.031    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.261 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.261    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.486ns (52.325%)  route 1.354ns (47.675%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          0.303     1.905    segment/p_1_in[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  segment/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.159     2.109    stack/seg[6]_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.154 r  stack/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.892     3.046    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.279 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.279    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.555ns (53.939%)  route 1.328ns (46.061%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  segment/r_CNT_reg[17]/Q
                         net (fo=12, routed)          0.306     1.908    segment/p_1_in[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.048     1.956 f  segment/seg_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.244     2.200    segment/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.107     2.307 r  segment/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.778     3.085    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.322 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.322    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.460ns (50.575%)  route 1.426ns (49.425%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  segment/r_CNT_reg[16]/Q
                         net (fo=12, routed)          0.334     1.936    segment/p_1_in[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.981 r  segment/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.231     2.212    stack/seg[5]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.257 r  stack/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.861     3.118    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.324 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.324    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 2.421ns (42.519%)  route 3.273ns (57.481%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          3.273     4.715    clock/btnC_IBUF
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.839 r  clock/ms_reg[24]_i_4/O
                         net (fo=1, routed)           0.000     4.839    clock/ms_reg[24]_i_4_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.372 r  clock/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.372    clock/ms_reg_reg[24]_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.695 r  clock/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.695    clock/ms_reg_reg[28]_i_1_n_6
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.774    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 2.413ns (42.438%)  route 3.273ns (57.562%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          3.273     4.715    clock/btnC_IBUF
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.839 r  clock/ms_reg[24]_i_4/O
                         net (fo=1, routed)           0.000     4.839    clock/ms_reg[24]_i_4_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.372 r  clock/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.372    clock/ms_reg_reg[24]_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.687 r  clock/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.687    clock/ms_reg_reg[28]_i_1_n_4
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.774    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 2.337ns (41.658%)  route 3.273ns (58.342%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          3.273     4.715    clock/btnC_IBUF
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.839 r  clock/ms_reg[24]_i_4/O
                         net (fo=1, routed)           0.000     4.839    clock/ms_reg[24]_i_4_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.372 r  clock/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.372    clock/ms_reg_reg[24]_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.611 r  clock/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.611    clock/ms_reg_reg[28]_i_1_n_5
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.774    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.591ns  (logic 2.317ns (41.449%)  route 3.273ns (58.551%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          3.273     4.715    clock/btnC_IBUF
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.839 r  clock/ms_reg[24]_i_4/O
                         net (fo=1, routed)           0.000     4.839    clock/ms_reg[24]_i_4_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.372 r  clock/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.372    clock/ms_reg_reg[24]_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.591 r  clock/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.591    clock/ms_reg_reg[28]_i_1_n_7
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.774    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  clock/ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.505ns  (logic 3.023ns (54.922%)  route 2.481ns (45.078%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          2.292     3.734    clock/btnC_IBUF
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.858 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     4.047    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.597 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.597    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.831    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.182    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.505 r  clock/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.505    clock/ms_reg_reg[24]_i_1_n_6
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434     4.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 3.015ns (54.856%)  route 2.481ns (45.144%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          2.292     3.734    clock/btnC_IBUF
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.858 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     4.047    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.597 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.597    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.831    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.182    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.497 r  clock/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.497    clock/ms_reg_reg[24]_i_1_n_4
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434     4.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 2.939ns (54.223%)  route 2.481ns (45.777%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          2.292     3.734    clock/btnC_IBUF
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.858 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     4.047    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.597 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.597    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.831    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.182    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.421 r  clock/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.421    clock/ms_reg_reg[24]_i_1_n_5
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434     4.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 2.919ns (54.054%)  route 2.481ns (45.946%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          2.292     3.734    clock/btnC_IBUF
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.858 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     4.047    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.597 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.597    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.831    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.182 r  clock/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.182    clock/ms_reg_reg[20]_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.401 r  clock/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.401    clock/ms_reg_reg[24]_i_1_n_7
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434     4.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  clock/ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.388ns  (logic 2.906ns (53.943%)  route 2.481ns (46.057%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          2.292     3.734    clock/btnC_IBUF
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.858 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     4.047    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.597 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.597    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.831    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.388 r  clock/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.388    clock/ms_reg_reg[20]_i_1_n_6
    SLICE_X30Y19         FDCE                                         r  clock/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434     4.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y19         FDCE                                         r  clock/ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.380ns  (logic 2.898ns (53.874%)  route 2.481ns (46.126%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          2.292     3.734    clock/btnC_IBUF
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.858 r  clock/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     4.047    clock/ms_reg[0]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.597 r  clock/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.597    clock/ms_reg_reg[0]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.714 r  clock/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    clock/ms_reg_reg[4]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.831 r  clock/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.831    clock/ms_reg_reg[8]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.948 r  clock/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    clock/ms_reg_reg[12]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.065 r  clock/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    clock/ms_reg_reg[16]_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.380 r  clock/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.380    clock/ms_reg_reg[20]_i_1_n_4
    SLICE_X30Y19         FDCE                                         r  clock/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434     4.775    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y19         FDCE                                         r  clock/ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.210ns (18.303%)  route 0.935ns (81.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.935     1.145    clock/btnC_IBUF
    SLICE_X30Y14         FDCE                                         f  clock/ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     1.954    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  clock/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.210ns (18.303%)  route 0.935ns (81.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.935     1.145    clock/btnC_IBUF
    SLICE_X30Y14         FDCE                                         f  clock/ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     1.954    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  clock/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.210ns (18.303%)  route 0.935ns (81.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.935     1.145    clock/btnC_IBUF
    SLICE_X30Y14         FDCE                                         f  clock/ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     1.954    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  clock/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.210ns (18.303%)  route 0.935ns (81.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.935     1.145    clock/btnC_IBUF
    SLICE_X30Y14         FDCE                                         f  clock/ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     1.954    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  clock/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.325ns (28.272%)  route 0.823ns (71.728%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.823     1.033    clock/btnC_IBUF
    SLICE_X30Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.078 r  clock/ms_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     1.078    clock/ms_reg[4]_i_5_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.148 r  clock/ms_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.148    clock/ms_reg_reg[4]_i_1_n_7
    SLICE_X30Y15         FDCE                                         r  clock/ms_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     1.953    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  clock/ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.321ns (27.923%)  route 0.827ns (72.077%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.827     1.037    clock/btnC_IBUF
    SLICE_X30Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.082 r  clock/ms_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     1.082    clock/ms_reg[4]_i_4_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.148 r  clock/ms_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.148    clock/ms_reg_reg[4]_i_1_n_6
    SLICE_X30Y15         FDCE                                         r  clock/ms_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     1.953    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  clock/ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.210ns (17.393%)  route 0.995ns (82.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.995     1.205    clock/btnC_IBUF
    SLICE_X30Y16         FDCE                                         f  clock/ms_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  clock/ms_reg_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.210ns (17.393%)  route 0.995ns (82.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.995     1.205    clock/btnC_IBUF
    SLICE_X30Y16         FDCE                                         f  clock/ms_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  clock/ms_reg_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.210ns (17.393%)  route 0.995ns (82.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.995     1.205    clock/btnC_IBUF
    SLICE_X30Y16         FDCE                                         f  clock/ms_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  clock/ms_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clock/ms_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.210ns (17.393%)  route 0.995ns (82.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=98, routed)          0.995     1.205    clock/btnC_IBUF
    SLICE_X30Y16         FDCE                                         f  clock/ms_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  clock/ms_reg_reg[9]/C





