
Funcionadale.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc90  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800be20  0800be20  0000ce20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be94  0800be94  0000d090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800be94  0800be94  0000ce94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be9c  0800be9c  0000d090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be9c  0800be9c  0000ce9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bea0  0800bea0  0000cea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800bea4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d090  2**0
                  CONTENTS
 10 .bss          00000d3c  20000090  20000090  0000d090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000dcc  20000dcc  0000d090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001e697  00000000  00000000  0000d0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004808  00000000  00000000  0002b757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019e8  00000000  00000000  0002ff60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001420  00000000  00000000  00031948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000069fb  00000000  00000000  00032d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022932  00000000  00000000  00039763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1e89  00000000  00000000  0005c095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013df1e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000072f0  00000000  00000000  0013df64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00145254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be08 	.word	0x0800be08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800be08 	.word	0x0800be08

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <HAL_ADC_ConvHalfCpltCallback>:

bool calibrado = false;

// Interrupciones DMA
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    promediar_sensores(&dma_buffer[0]);
 80005b4:	4803      	ldr	r0, [pc, #12]	@ (80005c4 <HAL_ADC_ConvHalfCpltCallback+0x18>)
 80005b6:	f000 f815 	bl	80005e4 <promediar_sensores>
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	2000030c 	.word	0x2000030c

080005c8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
    promediar_sensores(&dma_buffer[BUFFER_MINIMO]);
 80005d0:	4803      	ldr	r0, [pc, #12]	@ (80005e0 <HAL_ADC_ConvCpltCallback+0x18>)
 80005d2:	f000 f807 	bl	80005e4 <promediar_sensores>
}
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	200003d4 	.word	0x200003d4

080005e4 <promediar_sensores>:

// Función promediar se ejecuta constantemente en DMA
void promediar_sensores(uint16_t *buffer)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b087      	sub	sp, #28
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
    uint32_t izq_sum = 0, der_sum = 0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	617b      	str	r3, [r7, #20]
 80005f0:	2300      	movs	r3, #0
 80005f2:	613b      	str	r3, [r7, #16]

    // Canal 8 (derecho), Canal 9 (izquierdo)
    for (int i = 0; i < MUESTRAS; ++i)
 80005f4:	2300      	movs	r3, #0
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	e012      	b.n	8000620 <promediar_sensores+0x3c>
    {
        der_sum += buffer[0]; // Canal 8 (PB0)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	881b      	ldrh	r3, [r3, #0]
 80005fe:	461a      	mov	r2, r3
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	4413      	add	r3, r2
 8000604:	613b      	str	r3, [r7, #16]
        izq_sum += buffer[1]; // Canal 9 (PB1)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	3302      	adds	r3, #2
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	461a      	mov	r2, r3
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	4413      	add	r3, r2
 8000612:	617b      	str	r3, [r7, #20]
        buffer += 2;          // Avanza 2 posiciones
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	3304      	adds	r3, #4
 8000618:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < MUESTRAS; ++i)
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	3301      	adds	r3, #1
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	2b31      	cmp	r3, #49	@ 0x31
 8000624:	dde9      	ble.n	80005fa <promediar_sensores+0x16>
    }

    sensor_der_avg = der_sum / MUESTRAS;
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	4a0a      	ldr	r2, [pc, #40]	@ (8000654 <promediar_sensores+0x70>)
 800062a:	fba2 2303 	umull	r2, r3, r2, r3
 800062e:	091b      	lsrs	r3, r3, #4
 8000630:	b29a      	uxth	r2, r3
 8000632:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <promediar_sensores+0x74>)
 8000634:	801a      	strh	r2, [r3, #0]
    sensor_izq_avg = izq_sum / MUESTRAS;
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	4a06      	ldr	r2, [pc, #24]	@ (8000654 <promediar_sensores+0x70>)
 800063a:	fba2 2303 	umull	r2, r3, r2, r3
 800063e:	091b      	lsrs	r3, r3, #4
 8000640:	b29a      	uxth	r2, r3
 8000642:	4b06      	ldr	r3, [pc, #24]	@ (800065c <promediar_sensores+0x78>)
 8000644:	801a      	strh	r2, [r3, #0]
}
 8000646:	bf00      	nop
 8000648:	371c      	adds	r7, #28
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	51eb851f 	.word	0x51eb851f
 8000658:	200000ae 	.word	0x200000ae
 800065c:	200000ac 	.word	0x200000ac

08000660 <auto_calibracion>:

// Auto-calibración
void auto_calibracion(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
    HAL_Delay(1000);
 8000664:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000668:	f001 fcca 	bl	8002000 <HAL_Delay>

    // Medición 1: CERCA DE PARED DERECHA
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET); // Naranja
 800066c:	2201      	movs	r2, #1
 800066e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000672:	4835      	ldr	r0, [pc, #212]	@ (8000748 <auto_calibracion+0xe8>)
 8000674:	f002 ff52 	bl	800351c <HAL_GPIO_WritePin>
    HAL_Delay(3000);                                         // Tiempo para posicionar cerca de pared derecha
 8000678:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800067c:	f001 fcc0 	bl	8002000 <HAL_Delay>

    der_cerca = sensor_der_avg;
 8000680:	4b32      	ldr	r3, [pc, #200]	@ (800074c <auto_calibracion+0xec>)
 8000682:	881a      	ldrh	r2, [r3, #0]
 8000684:	4b32      	ldr	r3, [pc, #200]	@ (8000750 <auto_calibracion+0xf0>)
 8000686:	801a      	strh	r2, [r3, #0]

    // Medición 2: CERCA DE PARED IZQUIERDA
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000688:	2200      	movs	r2, #0
 800068a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800068e:	482e      	ldr	r0, [pc, #184]	@ (8000748 <auto_calibracion+0xe8>)
 8000690:	f002 ff44 	bl	800351c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET); // Rojo
 8000694:	2201      	movs	r2, #1
 8000696:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800069a:	482b      	ldr	r0, [pc, #172]	@ (8000748 <auto_calibracion+0xe8>)
 800069c:	f002 ff3e 	bl	800351c <HAL_GPIO_WritePin>
    HAL_Delay(3000);                                         // Tiempo para posicionar cerca de pared izquierda
 80006a0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80006a4:	f001 fcac 	bl	8002000 <HAL_Delay>

    izq_cerca = sensor_izq_avg;
 80006a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000754 <auto_calibracion+0xf4>)
 80006aa:	881a      	ldrh	r2, [r3, #0]
 80006ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <auto_calibracion+0xf8>)
 80006ae:	801a      	strh	r2, [r3, #0]

    // Medición 3: CENTRADO EN PASILLO
    HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006b6:	4824      	ldr	r0, [pc, #144]	@ (8000748 <auto_calibracion+0xe8>)
 80006b8:	f002 ff30 	bl	800351c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET); // Azul
 80006bc:	2201      	movs	r2, #1
 80006be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006c2:	4821      	ldr	r0, [pc, #132]	@ (8000748 <auto_calibracion+0xe8>)
 80006c4:	f002 ff2a 	bl	800351c <HAL_GPIO_WritePin>
    HAL_Delay(3000);                                         // Tiempo para centrar
 80006c8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80006cc:	f001 fc98 	bl	8002000 <HAL_Delay>

    izq_lejos = sensor_izq_avg;
 80006d0:	4b20      	ldr	r3, [pc, #128]	@ (8000754 <auto_calibracion+0xf4>)
 80006d2:	881a      	ldrh	r2, [r3, #0]
 80006d4:	4b21      	ldr	r3, [pc, #132]	@ (800075c <auto_calibracion+0xfc>)
 80006d6:	801a      	strh	r2, [r3, #0]
    der_lejos = sensor_der_avg;
 80006d8:	4b1c      	ldr	r3, [pc, #112]	@ (800074c <auto_calibracion+0xec>)
 80006da:	881a      	ldrh	r2, [r3, #0]
 80006dc:	4b20      	ldr	r3, [pc, #128]	@ (8000760 <auto_calibracion+0x100>)
 80006de:	801a      	strh	r2, [r3, #0]

    // Calcular valores medios
    izq_centrado = (izq_cerca + izq_lejos) / 2;
 80006e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000758 <auto_calibracion+0xf8>)
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b1d      	ldr	r3, [pc, #116]	@ (800075c <auto_calibracion+0xfc>)
 80006e8:	881b      	ldrh	r3, [r3, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	0fda      	lsrs	r2, r3, #31
 80006ee:	4413      	add	r3, r2
 80006f0:	105b      	asrs	r3, r3, #1
 80006f2:	b29a      	uxth	r2, r3
 80006f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <auto_calibracion+0x104>)
 80006f6:	801a      	strh	r2, [r3, #0]
    der_centrado = (der_cerca + der_lejos) / 2;
 80006f8:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <auto_calibracion+0xf0>)
 80006fa:	881b      	ldrh	r3, [r3, #0]
 80006fc:	461a      	mov	r2, r3
 80006fe:	4b18      	ldr	r3, [pc, #96]	@ (8000760 <auto_calibracion+0x100>)
 8000700:	881b      	ldrh	r3, [r3, #0]
 8000702:	4413      	add	r3, r2
 8000704:	0fda      	lsrs	r2, r3, #31
 8000706:	4413      	add	r3, r2
 8000708:	105b      	asrs	r3, r3, #1
 800070a:	b29a      	uxth	r2, r3
 800070c:	4b16      	ldr	r3, [pc, #88]	@ (8000768 <auto_calibracion+0x108>)
 800070e:	801a      	strh	r2, [r3, #0]

    // Calibración completa
    HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000716:	480c      	ldr	r0, [pc, #48]	@ (8000748 <auto_calibracion+0xe8>)
 8000718:	f002 ff00 	bl	800351c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET); // Verde
 800071c:	2201      	movs	r2, #1
 800071e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000722:	4809      	ldr	r0, [pc, #36]	@ (8000748 <auto_calibracion+0xe8>)
 8000724:	f002 fefa 	bl	800351c <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000728:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800072c:	f001 fc68 	bl	8002000 <HAL_Delay>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000736:	4804      	ldr	r0, [pc, #16]	@ (8000748 <auto_calibracion+0xe8>)
 8000738:	f002 fef0 	bl	800351c <HAL_GPIO_WritePin>

    calibrado = true;
 800073c:	4b0b      	ldr	r3, [pc, #44]	@ (800076c <auto_calibracion+0x10c>)
 800073e:	2201      	movs	r2, #1
 8000740:	701a      	strb	r2, [r3, #0]
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40020c00 	.word	0x40020c00
 800074c:	200000ae 	.word	0x200000ae
 8000750:	20000006 	.word	0x20000006
 8000754:	200000ac 	.word	0x200000ac
 8000758:	20000000 	.word	0x20000000
 800075c:	20000002 	.word	0x20000002
 8000760:	20000008 	.word	0x20000008
 8000764:	20000004 	.word	0x20000004
 8000768:	2000000a 	.word	0x2000000a
 800076c:	200000b0 	.word	0x200000b0

08000770 <controlar_linea_recta>:

// Control de línea recta
void controlar_linea_recta(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
    if (!calibrado)
 8000776:	4b28      	ldr	r3, [pc, #160]	@ (8000818 <controlar_linea_recta+0xa8>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	f083 0301 	eor.w	r3, r3, #1
 800077e:	b2db      	uxtb	r3, r3
 8000780:	2b00      	cmp	r3, #0
 8000782:	d13e      	bne.n	8000802 <controlar_linea_recta+0x92>
        return;

    // Verificar flags AL INICIO
    if (flag_linea_detectada || flag_muro_detectado)
 8000784:	4b25      	ldr	r3, [pc, #148]	@ (800081c <controlar_linea_recta+0xac>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	2b00      	cmp	r3, #0
 800078c:	d13b      	bne.n	8000806 <controlar_linea_recta+0x96>
 800078e:	4b24      	ldr	r3, [pc, #144]	@ (8000820 <controlar_linea_recta+0xb0>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	2b00      	cmp	r3, #0
 8000796:	d136      	bne.n	8000806 <controlar_linea_recta+0x96>
        return;

    // Determinar posición relativa
    bool muy_cerca_izq = (sensor_izq_avg < izq_cerca);
 8000798:	4b22      	ldr	r3, [pc, #136]	@ (8000824 <controlar_linea_recta+0xb4>)
 800079a:	881a      	ldrh	r2, [r3, #0]
 800079c:	4b22      	ldr	r3, [pc, #136]	@ (8000828 <controlar_linea_recta+0xb8>)
 800079e:	881b      	ldrh	r3, [r3, #0]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	bf34      	ite	cc
 80007a4:	2301      	movcc	r3, #1
 80007a6:	2300      	movcs	r3, #0
 80007a8:	71fb      	strb	r3, [r7, #7]
    bool muy_cerca_der = (sensor_der_avg < der_cerca);
 80007aa:	4b20      	ldr	r3, [pc, #128]	@ (800082c <controlar_linea_recta+0xbc>)
 80007ac:	881a      	ldrh	r2, [r3, #0]
 80007ae:	4b20      	ldr	r3, [pc, #128]	@ (8000830 <controlar_linea_recta+0xc0>)
 80007b0:	881b      	ldrh	r3, [r3, #0]
 80007b2:	429a      	cmp	r2, r3
 80007b4:	bf34      	ite	cc
 80007b6:	2301      	movcc	r3, #1
 80007b8:	2300      	movcs	r3, #0
 80007ba:	71bb      	strb	r3, [r7, #6]

    if (muy_cerca_izq)
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d00c      	beq.n	80007dc <controlar_linea_recta+0x6c>
    {
        // Verificar flags durante ejecución
        if (flag_linea_detectada || flag_muro_detectado)
 80007c2:	4b16      	ldr	r3, [pc, #88]	@ (800081c <controlar_linea_recta+0xac>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d11e      	bne.n	800080a <controlar_linea_recta+0x9a>
 80007cc:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <controlar_linea_recta+0xb0>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d119      	bne.n	800080a <controlar_linea_recta+0x9a>
        {
            return;
        }
        correccion_derecha(); // Alejarse de pared izquierda
 80007d6:	f000 f997 	bl	8000b08 <correccion_derecha>
 80007da:	e019      	b.n	8000810 <controlar_linea_recta+0xa0>
    }
    else if (muy_cerca_der)
 80007dc:	79bb      	ldrb	r3, [r7, #6]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d00c      	beq.n	80007fc <controlar_linea_recta+0x8c>
    {
        // Verificar flags durante ejecución
        if (flag_linea_detectada || flag_muro_detectado)
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <controlar_linea_recta+0xac>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d110      	bne.n	800080e <controlar_linea_recta+0x9e>
 80007ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <controlar_linea_recta+0xb0>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d10b      	bne.n	800080e <controlar_linea_recta+0x9e>
        {
            return;
        }
        correccion_izquierda(); // Alejarse de pared derecha
 80007f6:	f000 f975 	bl	8000ae4 <correccion_izquierda>
 80007fa:	e009      	b.n	8000810 <controlar_linea_recta+0xa0>
    }
    else
    {
        avanza(); // Ir recto si está centrado
 80007fc:	f000 f8b2 	bl	8000964 <avanza>
 8000800:	e006      	b.n	8000810 <controlar_linea_recta+0xa0>
        return;
 8000802:	bf00      	nop
 8000804:	e004      	b.n	8000810 <controlar_linea_recta+0xa0>
        return;
 8000806:	bf00      	nop
 8000808:	e002      	b.n	8000810 <controlar_linea_recta+0xa0>
            return;
 800080a:	bf00      	nop
 800080c:	e000      	b.n	8000810 <controlar_linea_recta+0xa0>
            return;
 800080e:	bf00      	nop
    }
}
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	200000b0 	.word	0x200000b0
 800081c:	2000049c 	.word	0x2000049c
 8000820:	2000049d 	.word	0x2000049d
 8000824:	200000ac 	.word	0x200000ac
 8000828:	20000000 	.word	0x20000000
 800082c:	200000ae 	.word	0x200000ae
 8000830:	20000006 	.word	0x20000006

08000834 <control_motor_init>:

/**
 * @brief Inicializa el control de motores
 */
void control_motor_init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
    // Iniciar PWM en ambos canales
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // Motor izquierdo (PC8)
 8000838:	2108      	movs	r1, #8
 800083a:	4805      	ldr	r0, [pc, #20]	@ (8000850 <control_motor_init+0x1c>)
 800083c:	f005 fee2 	bl	8006604 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Motor derecho (PC9)
 8000840:	210c      	movs	r1, #12
 8000842:	4803      	ldr	r0, [pc, #12]	@ (8000850 <control_motor_init+0x1c>)
 8000844:	f005 fede 	bl	8006604 <HAL_TIM_PWM_Start>

    // comienza yendo para adelante
    avanza();
 8000848:	f000 f88c 	bl	8000964 <avanza>
}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20000278 	.word	0x20000278

08000854 <set_motor_izq>:
 * @brief Configura motor izquierdo
 * @param estado: MOTOR_AVANCE, MOTOR_RETROCESO o MOTOR_FRENADO
 * @param pwm: Valor PWM (0-1000)
 */
void set_motor_izq(motor_estado_t estado, uint16_t pwm)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	460a      	mov	r2, r1
 800085e:	71fb      	strb	r3, [r7, #7]
 8000860:	4613      	mov	r3, r2
 8000862:	80bb      	strh	r3, [r7, #4]
    switch (estado)
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d002      	beq.n	8000870 <set_motor_izq+0x1c>
 800086a:	2b01      	cmp	r3, #1
 800086c:	d00d      	beq.n	800088a <set_motor_izq+0x36>
 800086e:	e019      	b.n	80008a4 <set_motor_izq+0x50>
    {
    case MOTOR_AVANCE:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_SET);   // MI0 = 1
 8000870:	2201      	movs	r2, #1
 8000872:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000876:	4817      	ldr	r0, [pc, #92]	@ (80008d4 <set_motor_izq+0x80>)
 8000878:	f002 fe50 	bl	800351c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_RESET); // MI1 = 0
 800087c:	2200      	movs	r2, #0
 800087e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000882:	4814      	ldr	r0, [pc, #80]	@ (80008d4 <set_motor_izq+0x80>)
 8000884:	f002 fe4a 	bl	800351c <HAL_GPIO_WritePin>
        break;
 8000888:	e01b      	b.n	80008c2 <set_motor_izq+0x6e>

    case MOTOR_RETROCESO:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_RESET); // MI0 = 0
 800088a:	2200      	movs	r2, #0
 800088c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000890:	4810      	ldr	r0, [pc, #64]	@ (80008d4 <set_motor_izq+0x80>)
 8000892:	f002 fe43 	bl	800351c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_SET);   // MI1 = 1
 8000896:	2201      	movs	r2, #1
 8000898:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800089c:	480d      	ldr	r0, [pc, #52]	@ (80008d4 <set_motor_izq+0x80>)
 800089e:	f002 fe3d 	bl	800351c <HAL_GPIO_WritePin>
        break;
 80008a2:	e00e      	b.n	80008c2 <set_motor_izq+0x6e>

    case MOTOR_FRENADO:
    default:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_RESET); // MI0 = 0
 80008a4:	2200      	movs	r2, #0
 80008a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008aa:	480a      	ldr	r0, [pc, #40]	@ (80008d4 <set_motor_izq+0x80>)
 80008ac:	f002 fe36 	bl	800351c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_RESET); // MI1 = 0
 80008b0:	2200      	movs	r2, #0
 80008b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008b6:	4807      	ldr	r0, [pc, #28]	@ (80008d4 <set_motor_izq+0x80>)
 80008b8:	f002 fe30 	bl	800351c <HAL_GPIO_WritePin>
        pwm = 0;                                                   // Forzar PWM a 0 en frenado
 80008bc:	2300      	movs	r3, #0
 80008be:	80bb      	strh	r3, [r7, #4]
        break;
 80008c0:	bf00      	nop
    }

    // Establecer PWM, aca le definimos la velocidad
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm);
 80008c2:	4b05      	ldr	r3, [pc, #20]	@ (80008d8 <set_motor_izq+0x84>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	88ba      	ldrh	r2, [r7, #4]
 80008c8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40020400 	.word	0x40020400
 80008d8:	20000278 	.word	0x20000278

080008dc <set_motor_der>:
 * @brief Configura motor derecho
 * @param estado: MOTOR_AVANCE, MOTOR_RETROCESO o MOTOR_FRENADO
 * @param pwm: Valor PWM (0-1000)
 */
void set_motor_der(motor_estado_t estado, uint16_t pwm)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	460a      	mov	r2, r1
 80008e6:	71fb      	strb	r3, [r7, #7]
 80008e8:	4613      	mov	r3, r2
 80008ea:	80bb      	strh	r3, [r7, #4]
    switch (estado)
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d002      	beq.n	80008f8 <set_motor_der+0x1c>
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d00d      	beq.n	8000912 <set_motor_der+0x36>
 80008f6:	e019      	b.n	800092c <set_motor_der+0x50>
    {
    case MOTOR_AVANCE:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_SET);   // MD0 = 1
 80008f8:	2201      	movs	r2, #1
 80008fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008fe:	4817      	ldr	r0, [pc, #92]	@ (800095c <set_motor_der+0x80>)
 8000900:	f002 fe0c 	bl	800351c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_RESET); // MD1 = 0
 8000904:	2200      	movs	r2, #0
 8000906:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800090a:	4814      	ldr	r0, [pc, #80]	@ (800095c <set_motor_der+0x80>)
 800090c:	f002 fe06 	bl	800351c <HAL_GPIO_WritePin>
        break;
 8000910:	e01b      	b.n	800094a <set_motor_der+0x6e>

    case MOTOR_RETROCESO:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_RESET); // MD0 = 0
 8000912:	2200      	movs	r2, #0
 8000914:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000918:	4810      	ldr	r0, [pc, #64]	@ (800095c <set_motor_der+0x80>)
 800091a:	f002 fdff 	bl	800351c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_SET);   // MD1 = 1
 800091e:	2201      	movs	r2, #1
 8000920:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000924:	480d      	ldr	r0, [pc, #52]	@ (800095c <set_motor_der+0x80>)
 8000926:	f002 fdf9 	bl	800351c <HAL_GPIO_WritePin>
        break;
 800092a:	e00e      	b.n	800094a <set_motor_der+0x6e>

    case MOTOR_FRENADO:
    default:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_RESET); // MD0 = 0
 800092c:	2200      	movs	r2, #0
 800092e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000932:	480a      	ldr	r0, [pc, #40]	@ (800095c <set_motor_der+0x80>)
 8000934:	f002 fdf2 	bl	800351c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_RESET); // MD1 = 0
 8000938:	2200      	movs	r2, #0
 800093a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800093e:	4807      	ldr	r0, [pc, #28]	@ (800095c <set_motor_der+0x80>)
 8000940:	f002 fdec 	bl	800351c <HAL_GPIO_WritePin>
        pwm = 0;                                                   // Forzar PWM a 0 en frenado
 8000944:	2300      	movs	r3, #0
 8000946:	80bb      	strh	r3, [r7, #4]
        break;
 8000948:	bf00      	nop
    }

    // Establecer VELOCIDAD
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pwm);
 800094a:	4b05      	ldr	r3, [pc, #20]	@ (8000960 <set_motor_der+0x84>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	88ba      	ldrh	r2, [r7, #4]
 8000950:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40020400 	.word	0x40020400
 8000960:	20000278 	.word	0x20000278

08000964 <avanza>:

/**
 * @brief Avanza con ambos motores al 70% de velocidad
 */
void avanza(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_AVANCE, VELOCIDAD_AVANCE);
 8000968:	4b06      	ldr	r3, [pc, #24]	@ (8000984 <avanza+0x20>)
 800096a:	881b      	ldrh	r3, [r3, #0]
 800096c:	4619      	mov	r1, r3
 800096e:	2000      	movs	r0, #0
 8000970:	f7ff ff70 	bl	8000854 <set_motor_izq>
    set_motor_der(MOTOR_AVANCE, VELOCIDAD_AVANCE);
 8000974:	4b03      	ldr	r3, [pc, #12]	@ (8000984 <avanza+0x20>)
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	4619      	mov	r1, r3
 800097a:	2000      	movs	r0, #0
 800097c:	f7ff ffae 	bl	80008dc <set_motor_der>
}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}
 8000984:	2000000c 	.word	0x2000000c

08000988 <gira90izq>:
/**
 * @brief Gira 90 grados a la izquierda y luego continúa avanzando
 * Motor izq retrocede, motor der avanza al 100%
 */
brujula gira90izq(brujula sentido)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
    set_motor_izq(MOTOR_RETROCESO, VELOCIDAD_GIRO);
 8000992:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8000996:	2001      	movs	r0, #1
 8000998:	f7ff ff5c 	bl	8000854 <set_motor_izq>
    set_motor_der(MOTOR_AVANCE, VELOCIDAD_GIRO);
 800099c:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 80009a0:	2000      	movs	r0, #0
 80009a2:	f7ff ff9b 	bl	80008dc <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_90);
 80009a6:	f44f 70be 	mov.w	r0, #380	@ 0x17c
 80009aa:	f001 fb29 	bl	8002000 <HAL_Delay>
    switch (sentido)
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	2b03      	cmp	r3, #3
 80009b2:	d817      	bhi.n	80009e4 <gira90izq+0x5c>
 80009b4:	a201      	add	r2, pc, #4	@ (adr r2, 80009bc <gira90izq+0x34>)
 80009b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ba:	bf00      	nop
 80009bc:	080009cd 	.word	0x080009cd
 80009c0:	080009d3 	.word	0x080009d3
 80009c4:	080009d9 	.word	0x080009d9
 80009c8:	080009df 	.word	0x080009df
    {
    case norte:
        sentido = oeste;
 80009cc:	2303      	movs	r3, #3
 80009ce:	71fb      	strb	r3, [r7, #7]
        break;
 80009d0:	e008      	b.n	80009e4 <gira90izq+0x5c>

    case este:
        sentido = norte;
 80009d2:	2300      	movs	r3, #0
 80009d4:	71fb      	strb	r3, [r7, #7]
        break;
 80009d6:	e005      	b.n	80009e4 <gira90izq+0x5c>

    case sur:
        sentido = este;
 80009d8:	2301      	movs	r3, #1
 80009da:	71fb      	strb	r3, [r7, #7]
        break;
 80009dc:	e002      	b.n	80009e4 <gira90izq+0x5c>

    case oeste:
        sentido = sur;
 80009de:	2302      	movs	r3, #2
 80009e0:	71fb      	strb	r3, [r7, #7]
        break;
 80009e2:	bf00      	nop
    }

    // Después del giro, continuar avanzando
    avanza();
 80009e4:	f7ff ffbe 	bl	8000964 <avanza>
    return sentido;
 80009e8:	79fb      	ldrb	r3, [r7, #7]
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop

080009f4 <gira90der>:
/**
 * @brief Gira 90 grados a la derecha y luego continúa avanzando
 * Motor der retrocede, motor izq avanza al 100%
 */
brujula gira90der(brujula sentido)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	71fb      	strb	r3, [r7, #7]
    set_motor_izq(MOTOR_AVANCE, VELOCIDAD_GIRO);
 80009fe:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8000a02:	2000      	movs	r0, #0
 8000a04:	f7ff ff26 	bl	8000854 <set_motor_izq>
    set_motor_der(MOTOR_RETROCESO, VELOCIDAD_GIRO);
 8000a08:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	f7ff ff65 	bl	80008dc <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_90);
 8000a12:	f44f 70be 	mov.w	r0, #380	@ 0x17c
 8000a16:	f001 faf3 	bl	8002000 <HAL_Delay>
    switch (sentido)
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d817      	bhi.n	8000a50 <gira90der+0x5c>
 8000a20:	a201      	add	r2, pc, #4	@ (adr r2, 8000a28 <gira90der+0x34>)
 8000a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a26:	bf00      	nop
 8000a28:	08000a39 	.word	0x08000a39
 8000a2c:	08000a3f 	.word	0x08000a3f
 8000a30:	08000a45 	.word	0x08000a45
 8000a34:	08000a4b 	.word	0x08000a4b
    {
    case norte:
        sentido = este;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	71fb      	strb	r3, [r7, #7]
        break;
 8000a3c:	e008      	b.n	8000a50 <gira90der+0x5c>

    case este:
        sentido = sur;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	71fb      	strb	r3, [r7, #7]
        break;
 8000a42:	e005      	b.n	8000a50 <gira90der+0x5c>

    case sur:
        sentido = oeste;
 8000a44:	2303      	movs	r3, #3
 8000a46:	71fb      	strb	r3, [r7, #7]
        break;
 8000a48:	e002      	b.n	8000a50 <gira90der+0x5c>

    case oeste:
        sentido = norte;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	71fb      	strb	r3, [r7, #7]
        break;
 8000a4e:	bf00      	nop
    }

    // Después del giro, continuar avanzando
    avanza();
 8000a50:	f7ff ff88 	bl	8000964 <avanza>
    return sentido;
 8000a54:	79fb      	ldrb	r3, [r7, #7]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop

08000a60 <gira180>:
/**
 * @brief Gira 180 grados y luego continúa avanzando
 * Motor der retrocede, motor izq avanza al 100%
 */
brujula gira180(brujula sentido)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	71fb      	strb	r3, [r7, #7]
    set_motor_izq(MOTOR_AVANCE, VELOCIDAD_GIRO);
 8000a6a:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8000a6e:	2000      	movs	r0, #0
 8000a70:	f7ff fef0 	bl	8000854 <set_motor_izq>
    set_motor_der(MOTOR_RETROCESO, VELOCIDAD_GIRO);
 8000a74:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8000a78:	2001      	movs	r0, #1
 8000a7a:	f7ff ff2f 	bl	80008dc <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_180);
 8000a7e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000a82:	f001 fabd 	bl	8002000 <HAL_Delay>
    switch (sentido)
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	2b03      	cmp	r3, #3
 8000a8a:	d817      	bhi.n	8000abc <gira180+0x5c>
 8000a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8000a94 <gira180+0x34>)
 8000a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a92:	bf00      	nop
 8000a94:	08000aa5 	.word	0x08000aa5
 8000a98:	08000aab 	.word	0x08000aab
 8000a9c:	08000ab1 	.word	0x08000ab1
 8000aa0:	08000ab7 	.word	0x08000ab7
    {
    case norte:
        sentido = sur;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	71fb      	strb	r3, [r7, #7]
        break;
 8000aa8:	e008      	b.n	8000abc <gira180+0x5c>

    case este:
        sentido = oeste;
 8000aaa:	2303      	movs	r3, #3
 8000aac:	71fb      	strb	r3, [r7, #7]
        break;
 8000aae:	e005      	b.n	8000abc <gira180+0x5c>

    case sur:
        sentido = norte;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	71fb      	strb	r3, [r7, #7]
        break;
 8000ab4:	e002      	b.n	8000abc <gira180+0x5c>

    case oeste:
        sentido = este;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	71fb      	strb	r3, [r7, #7]
        break;
 8000aba:	bf00      	nop
    }

    // Después del giro, continuar avanzando
    avanza();
 8000abc:	f7ff ff52 	bl	8000964 <avanza>
    return sentido;
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop

08000acc <termino>:

/**
 * @brief Detiene ambos motores (cuando ganemos)
 */
void termino(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_FRENADO, 0);
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	2002      	movs	r0, #2
 8000ad4:	f7ff febe 	bl	8000854 <set_motor_izq>
    set_motor_der(MOTOR_FRENADO, 0);
 8000ad8:	2100      	movs	r1, #0
 8000ada:	2002      	movs	r0, #2
 8000adc:	f7ff fefe 	bl	80008dc <set_motor_der>
}
 8000ae0:	bf00      	nop
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <correccion_izquierda>:

void correccion_izquierda(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 100); // Motor izq más lento
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <correccion_izquierda+0x20>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2264      	movs	r2, #100	@ 0x64
 8000aee:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 700); // Motor der normal
 8000af0:	4b04      	ldr	r3, [pc, #16]	@ (8000b04 <correccion_izquierda+0x20>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8000af8:	641a      	str	r2, [r3, #64]	@ 0x40
        if (flag_linea_detectada || flag_muro_detectado)
            return; // Salir si hay algo urgente

        HAL_Delay(10);
    } */
}
 8000afa:	bf00      	nop
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	20000278 	.word	0x20000278

08000b08 <correccion_derecha>:

void correccion_derecha(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 700); // Motor izq normal
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <correccion_derecha+0x20>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8000b14:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 100); // Motor der más lento
 8000b16:	4b04      	ldr	r3, [pc, #16]	@ (8000b28 <correccion_derecha+0x20>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2264      	movs	r2, #100	@ 0x64
 8000b1c:	641a      	str	r2, [r3, #64]	@ 0x40
        if (flag_linea_detectada || flag_muro_detectado)
            return; // Salir si hay algo urgente

        HAL_Delay(10);
    } */
}
 8000b1e:	bf00      	nop
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	20000278 	.word	0x20000278

08000b2c <laberinto_get_peso>:
    // La meta tiene peso 0
    laberinto[POSICION_META_FILA - 1][POSICION_META_COLUMNA - 1].peso = 0;
}

uint8_t laberinto_get_peso(uint8_t fila, uint8_t columna)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	460a      	mov	r2, r1
 8000b36:	71fb      	strb	r3, [r7, #7]
 8000b38:	4613      	mov	r3, r2
 8000b3a:	71bb      	strb	r3, [r7, #6]
    if (!laberinto_posicion_valida(fila, columna))
 8000b3c:	79ba      	ldrb	r2, [r7, #6]
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	4611      	mov	r1, r2
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 f996 	bl	8000e74 <laberinto_posicion_valida>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	f083 0301 	eor.w	r3, r3, #1
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <laberinto_get_peso+0x2c>
    {
        return PESO_MAXIMO;
 8000b54:	23ff      	movs	r3, #255	@ 0xff
 8000b56:	e00f      	b.n	8000b78 <laberinto_get_peso+0x4c>
    }

    return laberinto[fila - 1][columna - 1].peso;
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	1e59      	subs	r1, r3, #1
 8000b5c:	79bb      	ldrb	r3, [r7, #6]
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	4807      	ldr	r0, [pc, #28]	@ (8000b80 <laberinto_get_peso+0x54>)
 8000b62:	461a      	mov	r2, r3
 8000b64:	00d2      	lsls	r2, r2, #3
 8000b66:	1ad2      	subs	r2, r2, r3
 8000b68:	460b      	mov	r3, r1
 8000b6a:	00db      	lsls	r3, r3, #3
 8000b6c:	1a5b      	subs	r3, r3, r1
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	4413      	add	r3, r2
 8000b72:	4403      	add	r3, r0
 8000b74:	3302      	adds	r3, #2
 8000b76:	781b      	ldrb	r3, [r3, #0]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	200000b4 	.word	0x200000b4

08000b84 <laberinto_set_muro>:

void laberinto_set_muro(uint8_t fila, uint8_t columna, brujula direccion)
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
 8000b8e:	460b      	mov	r3, r1
 8000b90:	71bb      	strb	r3, [r7, #6]
 8000b92:	4613      	mov	r3, r2
 8000b94:	717b      	strb	r3, [r7, #5]
    if (!laberinto_posicion_valida(fila, columna))
 8000b96:	79ba      	ldrb	r2, [r7, #6]
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	4611      	mov	r1, r2
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f000 f969 	bl	8000e74 <laberinto_posicion_valida>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	f083 0301 	eor.w	r3, r3, #1
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d146      	bne.n	8000c3c <laberinto_set_muro+0xb8>
    {
        return;
    }

    // Marcar muro en casilla actual
    laberinto[fila - 1][columna - 1].muros[direccion] = true;
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	1e59      	subs	r1, r3, #1
 8000bb2:	79bb      	ldrb	r3, [r7, #6]
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	7978      	ldrb	r0, [r7, #5]
 8000bb8:	4c22      	ldr	r4, [pc, #136]	@ (8000c44 <laberinto_set_muro+0xc0>)
 8000bba:	461a      	mov	r2, r3
 8000bbc:	00d2      	lsls	r2, r2, #3
 8000bbe:	1ad2      	subs	r2, r2, r3
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	00db      	lsls	r3, r3, #3
 8000bc4:	1a5b      	subs	r3, r3, r1
 8000bc6:	009b      	lsls	r3, r3, #2
 8000bc8:	4413      	add	r3, r2
 8000bca:	4423      	add	r3, r4
 8000bcc:	4403      	add	r3, r0
 8000bce:	3303      	adds	r3, #3
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	701a      	strb	r2, [r3, #0]

    // Marcar muro en casilla adyacente (si existe)
    posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
        (posicion_t){fila, columna}, direccion);
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	723b      	strb	r3, [r7, #8]
 8000bd8:	79bb      	ldrb	r3, [r7, #6]
 8000bda:	727b      	strb	r3, [r7, #9]
    posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
 8000bdc:	797b      	ldrb	r3, [r7, #5]
 8000bde:	4619      	mov	r1, r3
 8000be0:	68b8      	ldr	r0, [r7, #8]
 8000be2:	f000 f90d 	bl	8000e00 <laberinto_get_posicion_adyacente>
 8000be6:	4603      	mov	r3, r0
 8000be8:	81bb      	strh	r3, [r7, #12]

    if (laberinto_posicion_valida(pos_adyacente.fila, pos_adyacente.columna))
 8000bea:	7b3b      	ldrb	r3, [r7, #12]
 8000bec:	7b7a      	ldrb	r2, [r7, #13]
 8000bee:	4611      	mov	r1, r2
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f000 f93f 	bl	8000e74 <laberinto_posicion_valida>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d01c      	beq.n	8000c36 <laberinto_set_muro+0xb2>
    {
        // Dirección opuesta
        brujula direccion_opuesta = (direccion + 2) % 4;
 8000bfc:	797b      	ldrb	r3, [r7, #5]
 8000bfe:	3302      	adds	r3, #2
 8000c00:	425a      	negs	r2, r3
 8000c02:	f003 0303 	and.w	r3, r3, #3
 8000c06:	f002 0203 	and.w	r2, r2, #3
 8000c0a:	bf58      	it	pl
 8000c0c:	4253      	negpl	r3, r2
 8000c0e:	73fb      	strb	r3, [r7, #15]
        laberinto[pos_adyacente.fila - 1][pos_adyacente.columna - 1].muros[direccion_opuesta] = true;
 8000c10:	7b3b      	ldrb	r3, [r7, #12]
 8000c12:	1e59      	subs	r1, r3, #1
 8000c14:	7b7b      	ldrb	r3, [r7, #13]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	7bf8      	ldrb	r0, [r7, #15]
 8000c1a:	4c0a      	ldr	r4, [pc, #40]	@ (8000c44 <laberinto_set_muro+0xc0>)
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	00d2      	lsls	r2, r2, #3
 8000c20:	1ad2      	subs	r2, r2, r3
 8000c22:	460b      	mov	r3, r1
 8000c24:	00db      	lsls	r3, r3, #3
 8000c26:	1a5b      	subs	r3, r3, r1
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4423      	add	r3, r4
 8000c2e:	4403      	add	r3, r0
 8000c30:	3303      	adds	r3, #3
 8000c32:	2201      	movs	r2, #1
 8000c34:	701a      	strb	r2, [r3, #0]
    }

    // Recalcular pesos después de agregar muro
    laberinto_recalcular_pesos();
 8000c36:	f000 f807 	bl	8000c48 <laberinto_recalcular_pesos>
 8000c3a:	e000      	b.n	8000c3e <laberinto_set_muro+0xba>
        return;
 8000c3c:	bf00      	nop
}
 8000c3e:	3714      	adds	r7, #20
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd90      	pop	{r4, r7, pc}
 8000c44:	200000b4 	.word	0x200000b4

08000c48 <laberinto_recalcular_pesos>:

void laberinto_recalcular_pesos(void)
{
 8000c48:	b590      	push	{r4, r7, lr}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
    bool cambio_detectado = true;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	73fb      	strb	r3, [r7, #15]
    uint8_t iteraciones = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	73bb      	strb	r3, [r7, #14]
    const uint8_t MAX_ITERACIONES = 20; // Evitar bucles infinitos Protección contra boludos
 8000c56:	2314      	movs	r3, #20
 8000c58:	727b      	strb	r3, [r7, #9]

    // Algoritmo Flood Fill iterativo
    while (cambio_detectado && iteraciones < MAX_ITERACIONES)
 8000c5a:	e092      	b.n	8000d82 <laberinto_recalcular_pesos+0x13a>
    {
        cambio_detectado = false;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	73fb      	strb	r3, [r7, #15]
        iteraciones++;
 8000c60:	7bbb      	ldrb	r3, [r7, #14]
 8000c62:	3301      	adds	r3, #1
 8000c64:	73bb      	strb	r3, [r7, #14]

        for (uint8_t fila = 1; fila <= TAMAÑO_LABERINTO; fila++) // se propaga desde (1,1) hacia afuera
 8000c66:	2301      	movs	r3, #1
 8000c68:	737b      	strb	r3, [r7, #13]
 8000c6a:	e086      	b.n	8000d7a <laberinto_recalcular_pesos+0x132>
        {
            for (uint8_t columna = 1; columna <= TAMAÑO_LABERINTO; columna++)
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	733b      	strb	r3, [r7, #12]
 8000c70:	e07c      	b.n	8000d6c <laberinto_recalcular_pesos+0x124>
            {

                // No recalcular la meta
                if (fila == POSICION_META_FILA && columna == POSICION_META_COLUMNA)
 8000c72:	7b7b      	ldrb	r3, [r7, #13]
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d102      	bne.n	8000c7e <laberinto_recalcular_pesos+0x36>
 8000c78:	7b3b      	ldrb	r3, [r7, #12]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d072      	beq.n	8000d64 <laberinto_recalcular_pesos+0x11c>
                {
                    continue;
                }

                uint8_t peso_minimo = PESO_MAXIMO;
 8000c7e:	23ff      	movs	r3, #255	@ 0xff
 8000c80:	72fb      	strb	r3, [r7, #11]

                // Verificar todas las direcciones adyacentes
                for (brujula dir = norte; dir <= oeste; dir++)
 8000c82:	2300      	movs	r3, #0
 8000c84:	72bb      	strb	r3, [r7, #10]
 8000c86:	e03a      	b.n	8000cfe <laberinto_recalcular_pesos+0xb6>
                {

                    // Saltar si hay muro en esta dirección
                    if (laberinto[fila - 1][columna - 1].muros[dir])
 8000c88:	7b7b      	ldrb	r3, [r7, #13]
 8000c8a:	1e59      	subs	r1, r3, #1
 8000c8c:	7b3b      	ldrb	r3, [r7, #12]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	7ab8      	ldrb	r0, [r7, #10]
 8000c92:	4c42      	ldr	r4, [pc, #264]	@ (8000d9c <laberinto_recalcular_pesos+0x154>)
 8000c94:	461a      	mov	r2, r3
 8000c96:	00d2      	lsls	r2, r2, #3
 8000c98:	1ad2      	subs	r2, r2, r3
 8000c9a:	460b      	mov	r3, r1
 8000c9c:	00db      	lsls	r3, r3, #3
 8000c9e:	1a5b      	subs	r3, r3, r1
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	4413      	add	r3, r2
 8000ca4:	4423      	add	r3, r4
 8000ca6:	4403      	add	r3, r0
 8000ca8:	3303      	adds	r3, #3
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d122      	bne.n	8000cf6 <laberinto_recalcular_pesos+0xae>
                    {
                        continue;
                    }

                    posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
                        (posicion_t){fila, columna}, dir);
 8000cb0:	7b7b      	ldrb	r3, [r7, #13]
 8000cb2:	703b      	strb	r3, [r7, #0]
 8000cb4:	7b3b      	ldrb	r3, [r7, #12]
 8000cb6:	707b      	strb	r3, [r7, #1]
                    posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
 8000cb8:	7abb      	ldrb	r3, [r7, #10]
 8000cba:	4619      	mov	r1, r3
 8000cbc:	6838      	ldr	r0, [r7, #0]
 8000cbe:	f000 f89f 	bl	8000e00 <laberinto_get_posicion_adyacente>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	80bb      	strh	r3, [r7, #4]

                    if (laberinto_posicion_valida(pos_adyacente.fila, pos_adyacente.columna))
 8000cc6:	793b      	ldrb	r3, [r7, #4]
 8000cc8:	797a      	ldrb	r2, [r7, #5]
 8000cca:	4611      	mov	r1, r2
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f000 f8d1 	bl	8000e74 <laberinto_posicion_valida>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d00f      	beq.n	8000cf8 <laberinto_recalcular_pesos+0xb0>
                    {
                        uint8_t peso_adyacente = laberinto_get_peso(
 8000cd8:	793b      	ldrb	r3, [r7, #4]
 8000cda:	797a      	ldrb	r2, [r7, #5]
 8000cdc:	4611      	mov	r1, r2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff ff24 	bl	8000b2c <laberinto_get_peso>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	71fb      	strb	r3, [r7, #7]
                            pos_adyacente.fila, pos_adyacente.columna);

                        if (peso_adyacente < peso_minimo)
 8000ce8:	79fa      	ldrb	r2, [r7, #7]
 8000cea:	7afb      	ldrb	r3, [r7, #11]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d203      	bcs.n	8000cf8 <laberinto_recalcular_pesos+0xb0>
                        {
                            peso_minimo = peso_adyacente;
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	72fb      	strb	r3, [r7, #11]
 8000cf4:	e000      	b.n	8000cf8 <laberinto_recalcular_pesos+0xb0>
                        continue;
 8000cf6:	bf00      	nop
                for (brujula dir = norte; dir <= oeste; dir++)
 8000cf8:	7abb      	ldrb	r3, [r7, #10]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	72bb      	strb	r3, [r7, #10]
 8000cfe:	7abb      	ldrb	r3, [r7, #10]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	d9c1      	bls.n	8000c88 <laberinto_recalcular_pesos+0x40>
                        }
                    }
                }

                // Nuevo peso = menor peso adyacente + 1
                uint8_t nuevo_peso = (peso_minimo == PESO_MAXIMO) ? PESO_MAXIMO : peso_minimo + 1;
 8000d04:	7afb      	ldrb	r3, [r7, #11]
 8000d06:	2bff      	cmp	r3, #255	@ 0xff
 8000d08:	d003      	beq.n	8000d12 <laberinto_recalcular_pesos+0xca>
 8000d0a:	7afb      	ldrb	r3, [r7, #11]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	e000      	b.n	8000d14 <laberinto_recalcular_pesos+0xcc>
 8000d12:	23ff      	movs	r3, #255	@ 0xff
 8000d14:	723b      	strb	r3, [r7, #8]

                // Actualizar si hay cambio
                if (nuevo_peso != laberinto[fila - 1][columna - 1].peso)
 8000d16:	7b7b      	ldrb	r3, [r7, #13]
 8000d18:	1e59      	subs	r1, r3, #1
 8000d1a:	7b3b      	ldrb	r3, [r7, #12]
 8000d1c:	3b01      	subs	r3, #1
 8000d1e:	481f      	ldr	r0, [pc, #124]	@ (8000d9c <laberinto_recalcular_pesos+0x154>)
 8000d20:	461a      	mov	r2, r3
 8000d22:	00d2      	lsls	r2, r2, #3
 8000d24:	1ad2      	subs	r2, r2, r3
 8000d26:	460b      	mov	r3, r1
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	1a5b      	subs	r3, r3, r1
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	4413      	add	r3, r2
 8000d30:	4403      	add	r3, r0
 8000d32:	3302      	adds	r3, #2
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	7a3a      	ldrb	r2, [r7, #8]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d014      	beq.n	8000d66 <laberinto_recalcular_pesos+0x11e>
                {
                    laberinto[fila - 1][columna - 1].peso = nuevo_peso;
 8000d3c:	7b7b      	ldrb	r3, [r7, #13]
 8000d3e:	1e59      	subs	r1, r3, #1
 8000d40:	7b3b      	ldrb	r3, [r7, #12]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	4815      	ldr	r0, [pc, #84]	@ (8000d9c <laberinto_recalcular_pesos+0x154>)
 8000d46:	461a      	mov	r2, r3
 8000d48:	00d2      	lsls	r2, r2, #3
 8000d4a:	1ad2      	subs	r2, r2, r3
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	1a5b      	subs	r3, r3, r1
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	4403      	add	r3, r0
 8000d58:	3302      	adds	r3, #2
 8000d5a:	7a3a      	ldrb	r2, [r7, #8]
 8000d5c:	701a      	strb	r2, [r3, #0]
                    cambio_detectado = true;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	73fb      	strb	r3, [r7, #15]
 8000d62:	e000      	b.n	8000d66 <laberinto_recalcular_pesos+0x11e>
                    continue;
 8000d64:	bf00      	nop
            for (uint8_t columna = 1; columna <= TAMAÑO_LABERINTO; columna++)
 8000d66:	7b3b      	ldrb	r3, [r7, #12]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	733b      	strb	r3, [r7, #12]
 8000d6c:	7b3b      	ldrb	r3, [r7, #12]
 8000d6e:	2b04      	cmp	r3, #4
 8000d70:	f67f af7f 	bls.w	8000c72 <laberinto_recalcular_pesos+0x2a>
        for (uint8_t fila = 1; fila <= TAMAÑO_LABERINTO; fila++) // se propaga desde (1,1) hacia afuera
 8000d74:	7b7b      	ldrb	r3, [r7, #13]
 8000d76:	3301      	adds	r3, #1
 8000d78:	737b      	strb	r3, [r7, #13]
 8000d7a:	7b7b      	ldrb	r3, [r7, #13]
 8000d7c:	2b04      	cmp	r3, #4
 8000d7e:	f67f af75 	bls.w	8000c6c <laberinto_recalcular_pesos+0x24>
    while (cambio_detectado && iteraciones < MAX_ITERACIONES)
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d004      	beq.n	8000d92 <laberinto_recalcular_pesos+0x14a>
 8000d88:	7bba      	ldrb	r2, [r7, #14]
 8000d8a:	7a7b      	ldrb	r3, [r7, #9]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f4ff af65 	bcc.w	8000c5c <laberinto_recalcular_pesos+0x14>
                }
            }
        }
    }
}
 8000d92:	bf00      	nop
 8000d94:	3714      	adds	r7, #20
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd90      	pop	{r4, r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	200000b4 	.word	0x200000b4

08000da0 <laberinto_hay_muro>:

bool laberinto_hay_muro(uint8_t fila, uint8_t columna, brujula direccion)
{
 8000da0:	b590      	push	{r4, r7, lr}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
 8000daa:	460b      	mov	r3, r1
 8000dac:	71bb      	strb	r3, [r7, #6]
 8000dae:	4613      	mov	r3, r2
 8000db0:	717b      	strb	r3, [r7, #5]
    if (!laberinto_posicion_valida(fila, columna))
 8000db2:	79ba      	ldrb	r2, [r7, #6]
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	4611      	mov	r1, r2
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 f85b 	bl	8000e74 <laberinto_posicion_valida>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	f083 0301 	eor.w	r3, r3, #1
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <laberinto_hay_muro+0x2e>
    {
        return true; // Considerar bordes como muros
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e011      	b.n	8000df2 <laberinto_hay_muro+0x52>
    }

    return laberinto[fila - 1][columna - 1].muros[direccion];
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	1e59      	subs	r1, r3, #1
 8000dd2:	79bb      	ldrb	r3, [r7, #6]
 8000dd4:	3b01      	subs	r3, #1
 8000dd6:	7978      	ldrb	r0, [r7, #5]
 8000dd8:	4c08      	ldr	r4, [pc, #32]	@ (8000dfc <laberinto_hay_muro+0x5c>)
 8000dda:	461a      	mov	r2, r3
 8000ddc:	00d2      	lsls	r2, r2, #3
 8000dde:	1ad2      	subs	r2, r2, r3
 8000de0:	460b      	mov	r3, r1
 8000de2:	00db      	lsls	r3, r3, #3
 8000de4:	1a5b      	subs	r3, r3, r1
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	4413      	add	r3, r2
 8000dea:	4423      	add	r3, r4
 8000dec:	4403      	add	r3, r0
 8000dee:	3303      	adds	r3, #3
 8000df0:	781b      	ldrb	r3, [r3, #0]
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd90      	pop	{r4, r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	200000b4 	.word	0x200000b4

08000e00 <laberinto_get_posicion_adyacente>:

posicion_t laberinto_get_posicion_adyacente(posicion_t pos_actual, brujula direccion)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	80b8      	strh	r0, [r7, #4]
 8000e08:	460b      	mov	r3, r1
 8000e0a:	70fb      	strb	r3, [r7, #3]
    posicion_t nueva_pos = pos_actual;
 8000e0c:	88bb      	ldrh	r3, [r7, #4]
 8000e0e:	813b      	strh	r3, [r7, #8]

    switch (direccion)
 8000e10:	78fb      	ldrb	r3, [r7, #3]
 8000e12:	2b03      	cmp	r3, #3
 8000e14:	d81e      	bhi.n	8000e54 <laberinto_get_posicion_adyacente+0x54>
 8000e16:	a201      	add	r2, pc, #4	@ (adr r2, 8000e1c <laberinto_get_posicion_adyacente+0x1c>)
 8000e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e1c:	08000e2d 	.word	0x08000e2d
 8000e20:	08000e37 	.word	0x08000e37
 8000e24:	08000e41 	.word	0x08000e41
 8000e28:	08000e4b 	.word	0x08000e4b
    {
    case norte:
        nueva_pos.fila = pos_actual.fila - 1;
 8000e2c:	793b      	ldrb	r3, [r7, #4]
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	723b      	strb	r3, [r7, #8]
        break;
 8000e34:	e00e      	b.n	8000e54 <laberinto_get_posicion_adyacente+0x54>
    case este:
        nueva_pos.columna = pos_actual.columna + 1;
 8000e36:	797b      	ldrb	r3, [r7, #5]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	727b      	strb	r3, [r7, #9]
        break;
 8000e3e:	e009      	b.n	8000e54 <laberinto_get_posicion_adyacente+0x54>
    case sur:
        nueva_pos.fila = pos_actual.fila + 1;
 8000e40:	793b      	ldrb	r3, [r7, #4]
 8000e42:	3301      	adds	r3, #1
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	723b      	strb	r3, [r7, #8]
        break;
 8000e48:	e004      	b.n	8000e54 <laberinto_get_posicion_adyacente+0x54>
    case oeste:
        nueva_pos.columna = pos_actual.columna - 1;
 8000e4a:	797b      	ldrb	r3, [r7, #5]
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	727b      	strb	r3, [r7, #9]
        break;
 8000e52:	bf00      	nop
    }

    return nueva_pos;
 8000e54:	893b      	ldrh	r3, [r7, #8]
 8000e56:	81bb      	strh	r3, [r7, #12]
 8000e58:	2300      	movs	r3, #0
 8000e5a:	7b3a      	ldrb	r2, [r7, #12]
 8000e5c:	f362 0307 	bfi	r3, r2, #0, #8
 8000e60:	7b7a      	ldrb	r2, [r7, #13]
 8000e62:	f362 230f 	bfi	r3, r2, #8, #8
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3714      	adds	r7, #20
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop

08000e74 <laberinto_posicion_valida>:

bool laberinto_posicion_valida(uint8_t fila, uint8_t columna)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	460a      	mov	r2, r1
 8000e7e:	71fb      	strb	r3, [r7, #7]
 8000e80:	4613      	mov	r3, r2
 8000e82:	71bb      	strb	r3, [r7, #6]
    return (fila >= 1 && fila <= TAMAÑO_LABERINTO &&
            columna >= 1 && columna <= TAMAÑO_LABERINTO);
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d00a      	beq.n	8000ea0 <laberinto_posicion_valida+0x2c>
    return (fila >= 1 && fila <= TAMAÑO_LABERINTO &&
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	2b04      	cmp	r3, #4
 8000e8e:	d807      	bhi.n	8000ea0 <laberinto_posicion_valida+0x2c>
 8000e90:	79bb      	ldrb	r3, [r7, #6]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d004      	beq.n	8000ea0 <laberinto_posicion_valida+0x2c>
            columna >= 1 && columna <= TAMAÑO_LABERINTO);
 8000e96:	79bb      	ldrb	r3, [r7, #6]
 8000e98:	2b04      	cmp	r3, #4
 8000e9a:	d801      	bhi.n	8000ea0 <laberinto_posicion_valida+0x2c>
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	e000      	b.n	8000ea2 <laberinto_posicion_valida+0x2e>
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb8:	f001 f830 	bl	8001f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ebc:	f000 f848 	bl	8000f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec0:	f000 fa40 	bl	8001344 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ec4:	f000 fa1e 	bl	8001304 <MX_DMA_Init>
  MX_I2C1_Init();
 8000ec8:	f000 f90c 	bl	80010e4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000ecc:	f000 f938 	bl	8001140 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000ed0:	f009 ffe0 	bl	800ae94 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8000ed4:	f000 f8a6 	bl	8001024 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000ed8:	f000 f968 	bl	80011ac <MX_TIM3_Init>
  MX_UART5_Init();
 8000edc:	f000 f9e8 	bl	80012b0 <MX_UART5_Init>

  //Aca hay error en algun lado.


  // Inicializar ADC con DMA primero
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)dma_buffer, BUFFER_TOTAL);
 8000ee0:	22c8      	movs	r2, #200	@ 0xc8
 8000ee2:	4916      	ldr	r1, [pc, #88]	@ (8000f3c <main+0x88>)
 8000ee4:	4816      	ldr	r0, [pc, #88]	@ (8000f40 <main+0x8c>)
 8000ee6:	f001 f8f3 	bl	80020d0 <HAL_ADC_Start_DMA>

    // Auto-calibración (sin motores activos)
    auto_calibracion();
 8000eea:	f7ff fbb9 	bl	8000660 <auto_calibracion>
    // Inicializar el módulo de motores
    control_motor_init();
 8000eee:	f7ff fca1 	bl	8000834 <control_motor_init>

    //inicializar la uart
      	  Inicializar_UART();
 8000ef2:	f000 ffbf 	bl	8001e74 <Inicializar_UART>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000ef6:	f009 fff3 	bl	800aee0 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if (!terminado)
 8000efa:	4b12      	ldr	r3, [pc, #72]	@ (8000f44 <main+0x90>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	f083 0301 	eor.w	r3, r3, #1
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d0f6      	beq.n	8000ef6 <main+0x42>
        {
          // PROCESAR FLAGS CON PRIORIDAD: LÍNEA > MURO

          if (flag_linea_detectada)
 8000f08:	4b0f      	ldr	r3, [pc, #60]	@ (8000f48 <main+0x94>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d005      	beq.n	8000f1e <main+0x6a>
          {
            flag_linea_detectada = false; // Clear flag PRIMERO
 8000f12:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <main+0x94>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	701a      	strb	r2, [r3, #0]
            chequeolinea();               // Ejecutar función completa
 8000f18:	f000 fb94 	bl	8001644 <chequeolinea>
 8000f1c:	e7eb      	b.n	8000ef6 <main+0x42>
          }
          else if (flag_muro_detectado)
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f4c <main+0x98>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d005      	beq.n	8000f34 <main+0x80>
          {                              // else if = prioridad a línea
            flag_muro_detectado = false; // Clear flag PRIMERO
 8000f28:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <main+0x98>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]
            chequeomuro();               // Ejecutar función completa
 8000f2e:	f000 fbdd 	bl	80016ec <chequeomuro>
 8000f32:	e7e0      	b.n	8000ef6 <main+0x42>
          }
          else
          {
            // Solo ejecutar control de línea recta si NO hay interrupciones pendientes
            // FALTA HACER: HACER BREAKS DENTRO DE CONTROLAR_LINEA_RECTA PARA VERIFICAR SI HAY MURO O LINEA
            controlar_linea_recta();
 8000f34:	f7ff fc1c 	bl	8000770 <controlar_linea_recta>
    MX_USB_HOST_Process();
 8000f38:	e7dd      	b.n	8000ef6 <main+0x42>
 8000f3a:	bf00      	nop
 8000f3c:	2000030c 	.word	0x2000030c
 8000f40:	20000124 	.word	0x20000124
 8000f44:	20000309 	.word	0x20000309
 8000f48:	2000049c 	.word	0x2000049c
 8000f4c:	2000049d 	.word	0x2000049d

08000f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b094      	sub	sp, #80	@ 0x50
 8000f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f56:	f107 0320 	add.w	r3, r7, #32
 8000f5a:	2230      	movs	r2, #48	@ 0x30
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f00a fb82 	bl	800b668 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f64:	f107 030c 	add.w	r3, r7, #12
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
 8000f72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f74:	2300      	movs	r3, #0
 8000f76:	60bb      	str	r3, [r7, #8]
 8000f78:	4b28      	ldr	r3, [pc, #160]	@ (800101c <SystemClock_Config+0xcc>)
 8000f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7c:	4a27      	ldr	r2, [pc, #156]	@ (800101c <SystemClock_Config+0xcc>)
 8000f7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f84:	4b25      	ldr	r3, [pc, #148]	@ (800101c <SystemClock_Config+0xcc>)
 8000f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f90:	2300      	movs	r3, #0
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	4b22      	ldr	r3, [pc, #136]	@ (8001020 <SystemClock_Config+0xd0>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a21      	ldr	r2, [pc, #132]	@ (8001020 <SystemClock_Config+0xd0>)
 8000f9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f9e:	6013      	str	r3, [r2, #0]
 8000fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8001020 <SystemClock_Config+0xd0>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fac:	2301      	movs	r3, #1
 8000fae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fb0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fc0:	2308      	movs	r3, #8
 8000fc2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fc4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fc8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000fce:	2307      	movs	r3, #7
 8000fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd2:	f107 0320 	add.w	r3, r7, #32
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f004 fd4a 	bl	8005a70 <HAL_RCC_OscConfig>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000fe2:	f000 fc07 	bl	80017f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe6:	230f      	movs	r3, #15
 8000fe8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fea:	2302      	movs	r3, #2
 8000fec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ff2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000ff6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ff8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ffc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	2105      	movs	r1, #5
 8001004:	4618      	mov	r0, r3
 8001006:	f004 ffab 	bl	8005f60 <HAL_RCC_ClockConfig>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001010:	f000 fbf0 	bl	80017f4 <Error_Handler>
  }
}
 8001014:	bf00      	nop
 8001016:	3750      	adds	r7, #80	@ 0x50
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40023800 	.word	0x40023800
 8001020:	40007000 	.word	0x40007000

08001024 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800102a:	463b      	mov	r3, r7
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001036:	4b28      	ldr	r3, [pc, #160]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001038:	4a28      	ldr	r2, [pc, #160]	@ (80010dc <MX_ADC1_Init+0xb8>)
 800103a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800103c:	4b26      	ldr	r3, [pc, #152]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 800103e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001042:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001044:	4b24      	ldr	r3, [pc, #144]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800104a:	4b23      	ldr	r3, [pc, #140]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 800104c:	2201      	movs	r2, #1
 800104e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001050:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001052:	2201      	movs	r2, #1
 8001054:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001056:	4b20      	ldr	r3, [pc, #128]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001058:	2200      	movs	r2, #0
 800105a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105e:	4b1e      	ldr	r3, [pc, #120]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001060:	2200      	movs	r2, #0
 8001062:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001064:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001066:	4a1e      	ldr	r2, [pc, #120]	@ (80010e0 <MX_ADC1_Init+0xbc>)
 8001068:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800106a:	4b1b      	ldr	r3, [pc, #108]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 800106c:	2200      	movs	r2, #0
 800106e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001070:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001072:	2202      	movs	r2, #2
 8001074:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001076:	4b18      	ldr	r3, [pc, #96]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001078:	2201      	movs	r2, #1
 800107a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800107e:	4b16      	ldr	r3, [pc, #88]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001080:	2200      	movs	r2, #0
 8001082:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001084:	4814      	ldr	r0, [pc, #80]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 8001086:	f000 ffdf 	bl	8002048 <HAL_ADC_Init>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001090:	f000 fbb0 	bl	80017f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001094:	2308      	movs	r3, #8
 8001096:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001098:	2301      	movs	r3, #1
 800109a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 800109c:	2305      	movs	r3, #5
 800109e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a0:	463b      	mov	r3, r7
 80010a2:	4619      	mov	r1, r3
 80010a4:	480c      	ldr	r0, [pc, #48]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 80010a6:	f001 f931 	bl	800230c <HAL_ADC_ConfigChannel>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010b0:	f000 fba0 	bl	80017f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010b4:	2309      	movs	r3, #9
 80010b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010b8:	2302      	movs	r3, #2
 80010ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010bc:	463b      	mov	r3, r7
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <MX_ADC1_Init+0xb4>)
 80010c2:	f001 f923 	bl	800230c <HAL_ADC_ConfigChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010cc:	f000 fb92 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000124 	.word	0x20000124
 80010dc:	40012000 	.word	0x40012000
 80010e0:	0f000001 	.word	0x0f000001

080010e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010e8:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <MX_I2C1_Init+0x50>)
 80010ea:	4a13      	ldr	r2, [pc, #76]	@ (8001138 <MX_I2C1_Init+0x54>)
 80010ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010ee:	4b11      	ldr	r3, [pc, #68]	@ (8001134 <MX_I2C1_Init+0x50>)
 80010f0:	4a12      	ldr	r2, [pc, #72]	@ (800113c <MX_I2C1_Init+0x58>)
 80010f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001134 <MX_I2C1_Init+0x50>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <MX_I2C1_Init+0x50>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <MX_I2C1_Init+0x50>)
 8001102:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001106:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001108:	4b0a      	ldr	r3, [pc, #40]	@ (8001134 <MX_I2C1_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800110e:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <MX_I2C1_Init+0x50>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001114:	4b07      	ldr	r3, [pc, #28]	@ (8001134 <MX_I2C1_Init+0x50>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <MX_I2C1_Init+0x50>)
 800111c:	2200      	movs	r2, #0
 800111e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001120:	4804      	ldr	r0, [pc, #16]	@ (8001134 <MX_I2C1_Init+0x50>)
 8001122:	f004 fb61 	bl	80057e8 <HAL_I2C_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800112c:	f000 fb62 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200001cc 	.word	0x200001cc
 8001138:	40005400 	.word	0x40005400
 800113c:	000186a0 	.word	0x000186a0

08001140 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001144:	4b17      	ldr	r3, [pc, #92]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001146:	4a18      	ldr	r2, [pc, #96]	@ (80011a8 <MX_SPI1_Init+0x68>)
 8001148:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800114a:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800114c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001150:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001152:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001158:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800115e:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001164:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001166:	2200      	movs	r2, #0
 8001168:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800116a:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800116c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001170:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001174:	2200      	movs	r2, #0
 8001176:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800117a:	2200      	movs	r2, #0
 800117c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800117e:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001180:	2200      	movs	r2, #0
 8001182:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001184:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001186:	2200      	movs	r2, #0
 8001188:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <MX_SPI1_Init+0x64>)
 800118c:	220a      	movs	r2, #10
 800118e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <MX_SPI1_Init+0x64>)
 8001192:	f005 f905 	bl	80063a0 <HAL_SPI_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800119c:	f000 fb2a 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000220 	.word	0x20000220
 80011a8:	40013000 	.word	0x40013000

080011ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08e      	sub	sp, #56	@ 0x38
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c0:	f107 0320 	add.w	r3, r7, #32
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
 80011d8:	615a      	str	r2, [r3, #20]
 80011da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011dc:	4b32      	ldr	r3, [pc, #200]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 80011de:	4a33      	ldr	r2, [pc, #204]	@ (80012ac <MX_TIM3_Init+0x100>)
 80011e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80011e2:	4b31      	ldr	r3, [pc, #196]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 80011e4:	2253      	movs	r2, #83	@ 0x53
 80011e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e8:	4b2f      	ldr	r3, [pc, #188]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80011ee:	4b2e      	ldr	r3, [pc, #184]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 80011f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f6:	4b2c      	ldr	r3, [pc, #176]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fc:	4b2a      	ldr	r3, [pc, #168]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 80011fe:	2200      	movs	r2, #0
 8001200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001202:	4829      	ldr	r0, [pc, #164]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 8001204:	f005 f955 	bl	80064b2 <HAL_TIM_Base_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800120e:	f000 faf1 	bl	80017f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001212:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001216:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001218:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800121c:	4619      	mov	r1, r3
 800121e:	4822      	ldr	r0, [pc, #136]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 8001220:	f005 fb7a 	bl	8006918 <HAL_TIM_ConfigClockSource>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800122a:	f000 fae3 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800122e:	481e      	ldr	r0, [pc, #120]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 8001230:	f005 f98e 	bl	8006550 <HAL_TIM_PWM_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800123a:	f000 fadb 	bl	80017f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800123e:	2300      	movs	r3, #0
 8001240:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001242:	2300      	movs	r3, #0
 8001244:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001246:	f107 0320 	add.w	r3, r7, #32
 800124a:	4619      	mov	r1, r3
 800124c:	4816      	ldr	r0, [pc, #88]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 800124e:	f005 ff41 	bl	80070d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001258:	f000 facc 	bl	80017f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800125c:	2360      	movs	r3, #96	@ 0x60
 800125e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	2208      	movs	r2, #8
 8001270:	4619      	mov	r1, r3
 8001272:	480d      	ldr	r0, [pc, #52]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 8001274:	f005 fa8e 	bl	8006794 <HAL_TIM_PWM_ConfigChannel>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800127e:	f000 fab9 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001282:	1d3b      	adds	r3, r7, #4
 8001284:	220c      	movs	r2, #12
 8001286:	4619      	mov	r1, r3
 8001288:	4807      	ldr	r0, [pc, #28]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 800128a:	f005 fa83 	bl	8006794 <HAL_TIM_PWM_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001294:	f000 faae 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001298:	4803      	ldr	r0, [pc, #12]	@ (80012a8 <MX_TIM3_Init+0xfc>)
 800129a:	f000 fc93 	bl	8001bc4 <HAL_TIM_MspPostInit>

}
 800129e:	bf00      	nop
 80012a0:	3738      	adds	r7, #56	@ 0x38
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000278 	.word	0x20000278
 80012ac:	40000400 	.word	0x40000400

080012b0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80012b4:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012b6:	4a12      	ldr	r2, [pc, #72]	@ (8001300 <MX_UART5_Init+0x50>)
 80012b8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80012ba:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012c0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80012ce:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80012d4:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012d6:	220c      	movs	r2, #12
 80012d8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012da:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e0:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80012e6:	4805      	ldr	r0, [pc, #20]	@ (80012fc <MX_UART5_Init+0x4c>)
 80012e8:	f005 ff70 	bl	80071cc <HAL_UART_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80012f2:	f000 fa7f 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	200002c0 	.word	0x200002c0
 8001300:	40005000 	.word	0x40005000

08001304 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <MX_DMA_Init+0x3c>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	4a0b      	ldr	r2, [pc, #44]	@ (8001340 <MX_DMA_Init+0x3c>)
 8001314:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001318:	6313      	str	r3, [r2, #48]	@ 0x30
 800131a:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <MX_DMA_Init+0x3c>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001326:	2200      	movs	r2, #0
 8001328:	2100      	movs	r1, #0
 800132a:	2038      	movs	r0, #56	@ 0x38
 800132c:	f001 fb8d 	bl	8002a4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001330:	2038      	movs	r0, #56	@ 0x38
 8001332:	f001 fba6 	bl	8002a82 <HAL_NVIC_EnableIRQ>

}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800

08001344 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08c      	sub	sp, #48	@ 0x30
 8001348:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134a:	f107 031c 	add.w	r3, r7, #28
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
 8001358:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	61bb      	str	r3, [r7, #24]
 800135e:	4b97      	ldr	r3, [pc, #604]	@ (80015bc <MX_GPIO_Init+0x278>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	4a96      	ldr	r2, [pc, #600]	@ (80015bc <MX_GPIO_Init+0x278>)
 8001364:	f043 0310 	orr.w	r3, r3, #16
 8001368:	6313      	str	r3, [r2, #48]	@ 0x30
 800136a:	4b94      	ldr	r3, [pc, #592]	@ (80015bc <MX_GPIO_Init+0x278>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	f003 0310 	and.w	r3, r3, #16
 8001372:	61bb      	str	r3, [r7, #24]
 8001374:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	4b90      	ldr	r3, [pc, #576]	@ (80015bc <MX_GPIO_Init+0x278>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	4a8f      	ldr	r2, [pc, #572]	@ (80015bc <MX_GPIO_Init+0x278>)
 8001380:	f043 0304 	orr.w	r3, r3, #4
 8001384:	6313      	str	r3, [r2, #48]	@ 0x30
 8001386:	4b8d      	ldr	r3, [pc, #564]	@ (80015bc <MX_GPIO_Init+0x278>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138a:	f003 0304 	and.w	r3, r3, #4
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	4b89      	ldr	r3, [pc, #548]	@ (80015bc <MX_GPIO_Init+0x278>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	4a88      	ldr	r2, [pc, #544]	@ (80015bc <MX_GPIO_Init+0x278>)
 800139c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a2:	4b86      	ldr	r3, [pc, #536]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	4b82      	ldr	r3, [pc, #520]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	4a81      	ldr	r2, [pc, #516]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013be:	4b7f      	ldr	r3, [pc, #508]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	4b7b      	ldr	r3, [pc, #492]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	4a7a      	ldr	r2, [pc, #488]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013d4:	f043 0302 	orr.w	r3, r3, #2
 80013d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013da:	4b78      	ldr	r3, [pc, #480]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	4b74      	ldr	r3, [pc, #464]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	4a73      	ldr	r2, [pc, #460]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013f0:	f043 0308 	orr.w	r3, r3, #8
 80013f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f6:	4b71      	ldr	r3, [pc, #452]	@ (80015bc <MX_GPIO_Init+0x278>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	f003 0308 	and.w	r3, r3, #8
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	2108      	movs	r1, #8
 8001406:	486e      	ldr	r0, [pc, #440]	@ (80015c0 <MX_GPIO_Init+0x27c>)
 8001408:	f002 f888 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800140c:	2201      	movs	r2, #1
 800140e:	2101      	movs	r1, #1
 8001410:	486c      	ldr	r0, [pc, #432]	@ (80015c4 <MX_GPIO_Init+0x280>)
 8001412:	f002 f883 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MI0_Pin|MI1_Pin|MD0_Pin|MD1_Pin, GPIO_PIN_RESET);
 8001416:	2200      	movs	r2, #0
 8001418:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 800141c:	486a      	ldr	r0, [pc, #424]	@ (80015c8 <MX_GPIO_Init+0x284>)
 800141e:	f002 f87d 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001422:	2200      	movs	r2, #0
 8001424:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001428:	4868      	ldr	r0, [pc, #416]	@ (80015cc <MX_GPIO_Init+0x288>)
 800142a:	f002 f877 	bl	800351c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800142e:	2308      	movs	r3, #8
 8001430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001432:	2301      	movs	r3, #1
 8001434:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143a:	2300      	movs	r3, #0
 800143c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800143e:	f107 031c 	add.w	r3, r7, #28
 8001442:	4619      	mov	r1, r3
 8001444:	485e      	ldr	r0, [pc, #376]	@ (80015c0 <MX_GPIO_Init+0x27c>)
 8001446:	f001 feb5 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800144a:	2301      	movs	r3, #1
 800144c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144e:	2301      	movs	r3, #1
 8001450:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800145a:	f107 031c 	add.w	r3, r7, #28
 800145e:	4619      	mov	r1, r3
 8001460:	4858      	ldr	r0, [pc, #352]	@ (80015c4 <MX_GPIO_Init+0x280>)
 8001462:	f001 fea7 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001466:	2308      	movs	r3, #8
 8001468:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146a:	2302      	movs	r3, #2
 800146c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001472:	2300      	movs	r3, #0
 8001474:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001476:	2305      	movs	r3, #5
 8001478:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800147a:	f107 031c 	add.w	r3, r7, #28
 800147e:	4619      	mov	r1, r3
 8001480:	4850      	ldr	r0, [pc, #320]	@ (80015c4 <MX_GPIO_Init+0x280>)
 8001482:	f001 fe97 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : i_am_speed_Pin */
  GPIO_InitStruct.Pin = i_am_speed_Pin;
 8001486:	2301      	movs	r3, #1
 8001488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(i_am_speed_GPIO_Port, &GPIO_InitStruct);
 8001492:	f107 031c 	add.w	r3, r7, #28
 8001496:	4619      	mov	r1, r3
 8001498:	484d      	ldr	r0, [pc, #308]	@ (80015d0 <MX_GPIO_Init+0x28c>)
 800149a:	f001 fe8b 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800149e:	2310      	movs	r3, #16
 80014a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	2300      	movs	r3, #0
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014ae:	2306      	movs	r3, #6
 80014b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 031c 	add.w	r3, r7, #28
 80014b6:	4619      	mov	r1, r3
 80014b8:	4845      	ldr	r0, [pc, #276]	@ (80015d0 <MX_GPIO_Init+0x28c>)
 80014ba:	f001 fe7b 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80014be:	2304      	movs	r3, #4
 80014c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	4619      	mov	r1, r3
 80014d0:	483d      	ldr	r0, [pc, #244]	@ (80015c8 <MX_GPIO_Init+0x284>)
 80014d2:	f001 fe6f 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80014d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014dc:	2302      	movs	r3, #2
 80014de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e4:	2300      	movs	r3, #0
 80014e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014e8:	2305      	movs	r3, #5
 80014ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80014ec:	f107 031c 	add.w	r3, r7, #28
 80014f0:	4619      	mov	r1, r3
 80014f2:	4835      	ldr	r0, [pc, #212]	@ (80015c8 <MX_GPIO_Init+0x284>)
 80014f4:	f001 fe5e 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MI0_Pin MI1_Pin MD0_Pin MD1_Pin */
  GPIO_InitStruct.Pin = MI0_Pin|MI1_Pin|MD0_Pin|MD1_Pin;
 80014f8:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 80014fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	2300      	movs	r3, #0
 8001508:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150a:	f107 031c 	add.w	r3, r7, #28
 800150e:	4619      	mov	r1, r3
 8001510:	482d      	ldr	r0, [pc, #180]	@ (80015c8 <MX_GPIO_Init+0x284>)
 8001512:	f001 fe4f 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001516:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800151a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151c:	2301      	movs	r3, #1
 800151e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001524:	2300      	movs	r3, #0
 8001526:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001528:	f107 031c 	add.w	r3, r7, #28
 800152c:	4619      	mov	r1, r3
 800152e:	4827      	ldr	r0, [pc, #156]	@ (80015cc <MX_GPIO_Init+0x288>)
 8001530:	f001 fe40 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WallSensor_Pin LineSensor_Pin */
  GPIO_InitStruct.Pin = WallSensor_Pin|LineSensor_Pin;
 8001534:	23c0      	movs	r3, #192	@ 0xc0
 8001536:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001538:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800153c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001542:	f107 031c 	add.w	r3, r7, #28
 8001546:	4619      	mov	r1, r3
 8001548:	481e      	ldr	r0, [pc, #120]	@ (80015c4 <MX_GPIO_Init+0x280>)
 800154a:	f001 fe33 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_SCK_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin;
 800154e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001552:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001554:	2302      	movs	r3, #2
 8001556:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	2300      	movs	r3, #0
 800155e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001560:	2306      	movs	r3, #6
 8001562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_GPIO_Port, &GPIO_InitStruct);
 8001564:	f107 031c 	add.w	r3, r7, #28
 8001568:	4619      	mov	r1, r3
 800156a:	4816      	ldr	r0, [pc, #88]	@ (80015c4 <MX_GPIO_Init+0x280>)
 800156c:	f001 fe22 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001570:	2320      	movs	r3, #32
 8001572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001574:	2300      	movs	r3, #0
 8001576:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800157c:	f107 031c 	add.w	r3, r7, #28
 8001580:	4619      	mov	r1, r3
 8001582:	4812      	ldr	r0, [pc, #72]	@ (80015cc <MX_GPIO_Init+0x288>)
 8001584:	f001 fe16 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001588:	2302      	movs	r3, #2
 800158a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800158c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001590:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001596:	f107 031c 	add.w	r3, r7, #28
 800159a:	4619      	mov	r1, r3
 800159c:	4808      	ldr	r0, [pc, #32]	@ (80015c0 <MX_GPIO_Init+0x27c>)
 800159e:	f001 fe09 	bl	80031b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2100      	movs	r1, #0
 80015a6:	2017      	movs	r0, #23
 80015a8:	f001 fa4f 	bl	8002a4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015ac:	2017      	movs	r0, #23
 80015ae:	f001 fa68 	bl	8002a82 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015b2:	bf00      	nop
 80015b4:	3730      	adds	r7, #48	@ 0x30
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40021000 	.word	0x40021000
 80015c4:	40020800 	.word	0x40020800
 80015c8:	40020400 	.word	0x40020400
 80015cc:	40020c00 	.word	0x40020c00
 80015d0:	40020000 	.word	0x40020000

080015d4 <actualizar_posicion>:

/* USER CODE BEGIN 4 */
void actualizar_posicion(uint8_t *fila, uint8_t *columna, brujula sentido)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	4613      	mov	r3, r2
 80015e0:	71fb      	strb	r3, [r7, #7]
  switch (sentido)
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	d827      	bhi.n	8001638 <actualizar_posicion+0x64>
 80015e8:	a201      	add	r2, pc, #4	@ (adr r2, 80015f0 <actualizar_posicion+0x1c>)
 80015ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ee:	bf00      	nop
 80015f0:	08001601 	.word	0x08001601
 80015f4:	0800160f 	.word	0x0800160f
 80015f8:	0800161d 	.word	0x0800161d
 80015fc:	0800162b 	.word	0x0800162b
  {
  case norte:
    (*fila)--;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	3b01      	subs	r3, #1
 8001606:	b2da      	uxtb	r2, r3
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	701a      	strb	r2, [r3, #0]
    break;
 800160c:	e014      	b.n	8001638 <actualizar_posicion+0x64>
  case este:
    (*columna)++;
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	3301      	adds	r3, #1
 8001614:	b2da      	uxtb	r2, r3
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	701a      	strb	r2, [r3, #0]
    break;
 800161a:	e00d      	b.n	8001638 <actualizar_posicion+0x64>
  case sur:
    (*fila)++;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	3301      	adds	r3, #1
 8001622:	b2da      	uxtb	r2, r3
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	701a      	strb	r2, [r3, #0]
    break;
 8001628:	e006      	b.n	8001638 <actualizar_posicion+0x64>
  case oeste:
    (*columna)--;
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	3b01      	subs	r3, #1
 8001630:	b2da      	uxtb	r2, r3
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	701a      	strb	r2, [r3, #0]
    break;
 8001636:	bf00      	nop
  }
}
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <chequeolinea>:

// FUNCION CHEQUEO LINEA
void chequeolinea(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
  // if (antirebote(LineSensor_GPIO_Port, LineSensor_Pin))
  // {
  // RETARDO DE UNOS MS
  HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800164a:	2017      	movs	r0, #23
 800164c:	f001 fa27 	bl	8002a9e <HAL_NVIC_DisableIRQ>
  HAL_Delay(TIEMPO_AVANCE_LINEA); // por si es sprint o no
 8001650:	4b1f      	ldr	r3, [pc, #124]	@ (80016d0 <chequeolinea+0x8c>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	4618      	mov	r0, r3
 8001656:	f000 fcd3 	bl	8002000 <HAL_Delay>

  // Actualizar posición
  actualizar_posicion(&fila_actual, &columna_actual, sentido_actual);
 800165a:	4b1e      	ldr	r3, [pc, #120]	@ (80016d4 <chequeolinea+0x90>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	461a      	mov	r2, r3
 8001660:	491d      	ldr	r1, [pc, #116]	@ (80016d8 <chequeolinea+0x94>)
 8001662:	481e      	ldr	r0, [pc, #120]	@ (80016dc <chequeolinea+0x98>)
 8001664:	f7ff ffb6 	bl	80015d4 <actualizar_posicion>

  //enviar posicion por uart

  sprintf(mensaje, "%d,%d", fila_actual, columna_actual);
 8001668:	4b1c      	ldr	r3, [pc, #112]	@ (80016dc <chequeolinea+0x98>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	461a      	mov	r2, r3
 800166e:	4b1a      	ldr	r3, [pc, #104]	@ (80016d8 <chequeolinea+0x94>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	491b      	ldr	r1, [pc, #108]	@ (80016e0 <chequeolinea+0x9c>)
 8001674:	481b      	ldr	r0, [pc, #108]	@ (80016e4 <chequeolinea+0xa0>)
 8001676:	f009 ffd5 	bl	800b624 <siprintf>
      Transmision();
 800167a:	f000 fbdb 	bl	8001e34 <Transmision>


  // terminó?
  if (fila_actual == 1 && columna_actual == 1)
 800167e:	4b17      	ldr	r3, [pc, #92]	@ (80016dc <chequeolinea+0x98>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d109      	bne.n	800169a <chequeolinea+0x56>
 8001686:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <chequeolinea+0x94>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d105      	bne.n	800169a <chequeolinea+0x56>
  {
    termino();
 800168e:	f7ff fa1d 	bl	8000acc <termino>
    terminado = true;
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <chequeolinea+0xa4>)
 8001694:	2201      	movs	r2, #1
 8001696:	701a      	strb	r2, [r3, #0]
    return;
 8001698:	e017      	b.n	80016ca <chequeolinea+0x86>
  	strcpy(mensaje, "Finalizado");
    Transmision();
  }

  // Calcular y ejecutar
  brujula sentido_deseado = calcular_mejor_direccion(fila_actual, columna_actual); // funcion definida en navegacion.h
 800169a:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <chequeolinea+0x98>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	4a0e      	ldr	r2, [pc, #56]	@ (80016d8 <chequeolinea+0x94>)
 80016a0:	7812      	ldrb	r2, [r2, #0]
 80016a2:	4611      	mov	r1, r2
 80016a4:	4618      	mov	r0, r3
 80016a6:	f000 f8ab 	bl	8001800 <calcular_mejor_direccion>
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
  sentido_actual = ejecutar_movimiento(sentido_actual, sentido_deseado);           // funcion definida en navegacion.h
 80016ae:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <chequeolinea+0x90>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	79fa      	ldrb	r2, [r7, #7]
 80016b4:	4611      	mov	r1, r2
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 f8f0 	bl	800189c <ejecutar_movimiento>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <chequeolinea+0x90>)
 80016c2:	701a      	strb	r2, [r3, #0]
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016c4:	2017      	movs	r0, #23
 80016c6:	f001 f9dc 	bl	8002a82 <HAL_NVIC_EnableIRQ>
  //}
}
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000010 	.word	0x20000010
 80016d4:	20000308 	.word	0x20000308
 80016d8:	2000000f 	.word	0x2000000f
 80016dc:	2000000e 	.word	0x2000000e
 80016e0:	0800be20 	.word	0x0800be20
 80016e4:	200004a4 	.word	0x200004a4
 80016e8:	20000309 	.word	0x20000309

080016ec <chequeomuro>:

// FUNCION CHEQUEO MURO
void chequeomuro(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80016f2:	2017      	movs	r0, #23
 80016f4:	f001 f9d3 	bl	8002a9e <HAL_NVIC_DisableIRQ>
  // if (antirebote(WallSensor_GPIO_Port, WallSensor_Pin))

  //{

  // 1. Registrar el muro detectado
  laberinto_set_muro(fila_actual, columna_actual, sentido_actual);
 80016f8:	4b13      	ldr	r3, [pc, #76]	@ (8001748 <chequeomuro+0x5c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4a13      	ldr	r2, [pc, #76]	@ (800174c <chequeomuro+0x60>)
 80016fe:	7811      	ldrb	r1, [r2, #0]
 8001700:	4a13      	ldr	r2, [pc, #76]	@ (8001750 <chequeomuro+0x64>)
 8001702:	7812      	ldrb	r2, [r2, #0]
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fa3d 	bl	8000b84 <laberinto_set_muro>

  // 2. Recalcular todos los pesos con el nuevo muro
  laberinto_recalcular_pesos();
 800170a:	f7ff fa9d 	bl	8000c48 <laberinto_recalcular_pesos>

  // 3. Calcular nueva mejor dirección
  brujula sentido_deseado = calcular_mejor_direccion(fila_actual, columna_actual);
 800170e:	4b0e      	ldr	r3, [pc, #56]	@ (8001748 <chequeomuro+0x5c>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	4a0e      	ldr	r2, [pc, #56]	@ (800174c <chequeomuro+0x60>)
 8001714:	7812      	ldrb	r2, [r2, #0]
 8001716:	4611      	mov	r1, r2
 8001718:	4618      	mov	r0, r3
 800171a:	f000 f871 	bl	8001800 <calcular_mejor_direccion>
 800171e:	4603      	mov	r3, r0
 8001720:	71fb      	strb	r3, [r7, #7]

  // 4. Ejecutar movimiento LO QUE HIZO EL COLO YA ACTUALIZA EL SENTIDO ACTUAL SOLO
  sentido_actual = ejecutar_movimiento(sentido_actual, sentido_deseado);
 8001722:	4b0b      	ldr	r3, [pc, #44]	@ (8001750 <chequeomuro+0x64>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	79fa      	ldrb	r2, [r7, #7]
 8001728:	4611      	mov	r1, r2
 800172a:	4618      	mov	r0, r3
 800172c:	f000 f8b6 	bl	800189c <ejecutar_movimiento>
 8001730:	4603      	mov	r3, r0
 8001732:	461a      	mov	r2, r3
 8001734:	4b06      	ldr	r3, [pc, #24]	@ (8001750 <chequeomuro+0x64>)
 8001736:	701a      	strb	r2, [r3, #0]
  //}
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001738:	2017      	movs	r0, #23
 800173a:	f001 f9a2 	bl	8002a82 <HAL_NVIC_EnableIRQ>
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	2000000e 	.word	0x2000000e
 800174c:	2000000f 	.word	0x2000000f
 8001750:	20000308 	.word	0x20000308

08001754 <HAL_GPIO_EXTI_Callback>:
  }
}

// ATENCION A LA INTERRUPCION
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == LineSensor_Pin)
 800175e:	88fb      	ldrh	r3, [r7, #6]
 8001760:	2b80      	cmp	r3, #128	@ 0x80
 8001762:	d11b      	bne.n	800179c <HAL_GPIO_EXTI_Callback+0x48>
  {
    // Leer estado actual del sensor
    bool estado_actual = HAL_GPIO_ReadPin(LineSensor_GPIO_Port, LineSensor_Pin);
 8001764:	2180      	movs	r1, #128	@ 0x80
 8001766:	481e      	ldr	r0, [pc, #120]	@ (80017e0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001768:	f001 fec0 	bl	80034ec <HAL_GPIO_ReadPin>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	bf14      	ite	ne
 8001772:	2301      	movne	r3, #1
 8001774:	2300      	moveq	r3, #0
 8001776:	73bb      	strb	r3, [r7, #14]

    // Solo activar flag si hubo transición HIGH → LOW
    if (ultimo_estado_linea == true && estado_actual == false)
 8001778:	4b1a      	ldr	r3, [pc, #104]	@ (80017e4 <HAL_GPIO_EXTI_Callback+0x90>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b00      	cmp	r3, #0
 8001780:	d008      	beq.n	8001794 <HAL_GPIO_EXTI_Callback+0x40>
 8001782:	7bbb      	ldrb	r3, [r7, #14]
 8001784:	f083 0301 	eor.w	r3, r3, #1
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d002      	beq.n	8001794 <HAL_GPIO_EXTI_Callback+0x40>
    {
      flag_linea_detectada = true;
 800178e:	4b16      	ldr	r3, [pc, #88]	@ (80017e8 <HAL_GPIO_EXTI_Callback+0x94>)
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]
    }

    // Actualizar último estado
    ultimo_estado_linea = estado_actual;
 8001794:	4a13      	ldr	r2, [pc, #76]	@ (80017e4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001796:	7bbb      	ldrb	r3, [r7, #14]
 8001798:	7013      	strb	r3, [r2, #0]
    }

    // Actualizar último estado
    ultimo_estado_muro = estado_actual;
  }
}
 800179a:	e01d      	b.n	80017d8 <HAL_GPIO_EXTI_Callback+0x84>
  else if (GPIO_Pin == WallSensor_Pin)
 800179c:	88fb      	ldrh	r3, [r7, #6]
 800179e:	2b40      	cmp	r3, #64	@ 0x40
 80017a0:	d11a      	bne.n	80017d8 <HAL_GPIO_EXTI_Callback+0x84>
    bool estado_actual = HAL_GPIO_ReadPin(WallSensor_GPIO_Port, WallSensor_Pin);
 80017a2:	2140      	movs	r1, #64	@ 0x40
 80017a4:	480e      	ldr	r0, [pc, #56]	@ (80017e0 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017a6:	f001 fea1 	bl	80034ec <HAL_GPIO_ReadPin>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	bf14      	ite	ne
 80017b0:	2301      	movne	r3, #1
 80017b2:	2300      	moveq	r3, #0
 80017b4:	73fb      	strb	r3, [r7, #15]
    if (ultimo_estado_muro == true && estado_actual == false)
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <HAL_GPIO_EXTI_Callback+0x98>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d008      	beq.n	80017d2 <HAL_GPIO_EXTI_Callback+0x7e>
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
 80017c2:	f083 0301 	eor.w	r3, r3, #1
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <HAL_GPIO_EXTI_Callback+0x7e>
      flag_muro_detectado = true;
 80017cc:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <HAL_GPIO_EXTI_Callback+0x9c>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
    ultimo_estado_muro = estado_actual;
 80017d2:	4a06      	ldr	r2, [pc, #24]	@ (80017ec <HAL_GPIO_EXTI_Callback+0x98>)
 80017d4:	7bfb      	ldrb	r3, [r7, #15]
 80017d6:	7013      	strb	r3, [r2, #0]
}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40020800 	.word	0x40020800
 80017e4:	20000012 	.word	0x20000012
 80017e8:	2000049c 	.word	0x2000049c
 80017ec:	20000013 	.word	0x20000013
 80017f0:	2000049d 	.word	0x2000049d

080017f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f8:	b672      	cpsid	i
}
 80017fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017fc:	bf00      	nop
 80017fe:	e7fd      	b.n	80017fc <Error_Handler+0x8>

08001800 <calcular_mejor_direccion>:
 */

 #include "navegacion.h"

 brujula calcular_mejor_direccion(uint8_t fila_actual, uint8_t columna_actual) //nos devuelve direccion en TIPO BRUJULA gracias colo
 {
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	460a      	mov	r2, r1
 800180a:	71fb      	strb	r3, [r7, #7]
 800180c:	4613      	mov	r3, r2
 800180e:	71bb      	strb	r3, [r7, #6]
     uint8_t peso_minimo = PESO_MAXIMO;
 8001810:	23ff      	movs	r3, #255	@ 0xff
 8001812:	75fb      	strb	r3, [r7, #23]
     brujula mejor_direccion = norte; // Dirección por defecto
 8001814:	2300      	movs	r3, #0
 8001816:	75bb      	strb	r3, [r7, #22]
     
     // Evaluar las 4 direcciones posibles
     for (brujula direccion = norte; direccion <= oeste; direccion++) {
 8001818:	2300      	movs	r3, #0
 800181a:	757b      	strb	r3, [r7, #21]
 800181c:	e036      	b.n	800188c <calcular_mejor_direccion+0x8c>
         
         // 1. ¿Hay muro en esta dirección?
         if (laberinto_hay_muro(fila_actual, columna_actual, direccion)) {
 800181e:	7d7a      	ldrb	r2, [r7, #21]
 8001820:	79b9      	ldrb	r1, [r7, #6]
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fabb 	bl	8000da0 <laberinto_hay_muro>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d127      	bne.n	8001880 <calcular_mejor_direccion+0x80>
             continue; // Saltar si hay muro
         }
         
         // 2. Obtener posición adyacente
         posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
             (posicion_t){fila_actual, columna_actual}, direccion);
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	733b      	strb	r3, [r7, #12]
 8001834:	79bb      	ldrb	r3, [r7, #6]
 8001836:	737b      	strb	r3, [r7, #13]
         posicion_t pos_adyacente = laberinto_get_posicion_adyacente(
 8001838:	7d7b      	ldrb	r3, [r7, #21]
 800183a:	4619      	mov	r1, r3
 800183c:	68f8      	ldr	r0, [r7, #12]
 800183e:	f7ff fadf 	bl	8000e00 <laberinto_get_posicion_adyacente>
 8001842:	4603      	mov	r3, r0
 8001844:	823b      	strh	r3, [r7, #16]
         
         // 3. ¿Es válida? (no salirse del laberinto)
         if (!laberinto_posicion_valida(pos_adyacente.fila, pos_adyacente.columna)) {
 8001846:	7c3b      	ldrb	r3, [r7, #16]
 8001848:	7c7a      	ldrb	r2, [r7, #17]
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fb11 	bl	8000e74 <laberinto_posicion_valida>
 8001852:	4603      	mov	r3, r0
 8001854:	f083 0301 	eor.w	r3, r3, #1
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b00      	cmp	r3, #0
 800185c:	d112      	bne.n	8001884 <calcular_mejor_direccion+0x84>
             continue; // Saltar si está fuera del laberinto
         }
         
         // 4. Obtener peso de la casilla adyacente
         uint8_t peso_adyacente = laberinto_get_peso(pos_adyacente.fila, pos_adyacente.columna);
 800185e:	7c3b      	ldrb	r3, [r7, #16]
 8001860:	7c7a      	ldrb	r2, [r7, #17]
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff f961 	bl	8000b2c <laberinto_get_peso>
 800186a:	4603      	mov	r3, r0
 800186c:	753b      	strb	r3, [r7, #20]
         
         // 5. ¿Es el mejor peso hasta ahora?
         if (peso_adyacente < peso_minimo) {
 800186e:	7d3a      	ldrb	r2, [r7, #20]
 8001870:	7dfb      	ldrb	r3, [r7, #23]
 8001872:	429a      	cmp	r2, r3
 8001874:	d207      	bcs.n	8001886 <calcular_mejor_direccion+0x86>
             peso_minimo = peso_adyacente;
 8001876:	7d3b      	ldrb	r3, [r7, #20]
 8001878:	75fb      	strb	r3, [r7, #23]
             mejor_direccion = direccion;
 800187a:	7d7b      	ldrb	r3, [r7, #21]
 800187c:	75bb      	strb	r3, [r7, #22]
 800187e:	e002      	b.n	8001886 <calcular_mejor_direccion+0x86>
             continue; // Saltar si hay muro
 8001880:	bf00      	nop
 8001882:	e000      	b.n	8001886 <calcular_mejor_direccion+0x86>
             continue; // Saltar si está fuera del laberinto
 8001884:	bf00      	nop
     for (brujula direccion = norte; direccion <= oeste; direccion++) {
 8001886:	7d7b      	ldrb	r3, [r7, #21]
 8001888:	3301      	adds	r3, #1
 800188a:	757b      	strb	r3, [r7, #21]
 800188c:	7d7b      	ldrb	r3, [r7, #21]
 800188e:	2b03      	cmp	r3, #3
 8001890:	d9c5      	bls.n	800181e <calcular_mejor_direccion+0x1e>
         }
     }
     
     return mejor_direccion;
 8001892:	7dbb      	ldrb	r3, [r7, #22]
 }
 8001894:	4618      	mov	r0, r3
 8001896:	3718      	adds	r7, #24
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <ejecutar_movimiento>:

 brujula ejecutar_movimiento(brujula sentido_actual, brujula sentido_deseado)
 {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	460a      	mov	r2, r1
 80018a6:	71fb      	strb	r3, [r7, #7]
 80018a8:	4613      	mov	r3, r2
 80018aa:	71bb      	strb	r3, [r7, #6]
     // ¿Ya está orientado correctamente?
     if (sentido_actual == sentido_deseado)
 80018ac:	79fa      	ldrb	r2, [r7, #7]
 80018ae:	79bb      	ldrb	r3, [r7, #6]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d103      	bne.n	80018bc <ejecutar_movimiento+0x20>
     {
         avanza(); // Solo avanzar
 80018b4:	f7ff f856 	bl	8000964 <avanza>
         return sentido_actual;
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	e02d      	b.n	8001918 <ejecutar_movimiento+0x7c>
     }

     // Calcular diferencia usando aritmética xq es un tipo brujula
     // norte=0, este=1, sur=2, oeste=3
     int diferencia = (sentido_deseado - sentido_actual + 4) % 4;
 80018bc:	79ba      	ldrb	r2, [r7, #6]
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	3304      	adds	r3, #4
 80018c4:	425a      	negs	r2, r3
 80018c6:	f003 0303 	and.w	r3, r3, #3
 80018ca:	f002 0203 	and.w	r2, r2, #3
 80018ce:	bf58      	it	pl
 80018d0:	4253      	negpl	r3, r2
 80018d2:	60fb      	str	r3, [r7, #12]

     switch (diferencia)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2b03      	cmp	r3, #3
 80018d8:	d015      	beq.n	8001906 <ejecutar_movimiento+0x6a>
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2b03      	cmp	r3, #3
 80018de:	dc18      	bgt.n	8001912 <ejecutar_movimiento+0x76>
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d003      	beq.n	80018ee <ejecutar_movimiento+0x52>
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d006      	beq.n	80018fa <ejecutar_movimiento+0x5e>
 80018ec:	e011      	b.n	8001912 <ejecutar_movimiento+0x76>
     {
     case 1: // Girar 90° a la derecha
         return gira90der(sentido_actual);
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff f87f 	bl	80009f4 <gira90der>
 80018f6:	4603      	mov	r3, r0
 80018f8:	e00e      	b.n	8001918 <ejecutar_movimiento+0x7c>

     case 2: // Girar 180° (media vuelta)
         return gira180(sentido_actual);
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff f8af 	bl	8000a60 <gira180>
 8001902:	4603      	mov	r3, r0
 8001904:	e008      	b.n	8001918 <ejecutar_movimiento+0x7c>

     case 3: // Girar 90° a la izquierda
         return gira90izq(sentido_actual);
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff f83d 	bl	8000988 <gira90izq>
 800190e:	4603      	mov	r3, r0
 8001910:	e002      	b.n	8001918 <ejecutar_movimiento+0x7c>

     default: // No debería pasar (caso 0) pero pola dice que siempre se pone default
         avanza();
 8001912:	f7ff f827 	bl	8000964 <avanza>
         return sentido_actual;
 8001916:	79fb      	ldrb	r3, [r7, #7]
     }
 8001918:	4618      	mov	r0, r3
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <HAL_MspInit+0x4c>)
 800192c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800192e:	4a0f      	ldr	r2, [pc, #60]	@ (800196c <HAL_MspInit+0x4c>)
 8001930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001934:	6453      	str	r3, [r2, #68]	@ 0x44
 8001936:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <HAL_MspInit+0x4c>)
 8001938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	603b      	str	r3, [r7, #0]
 8001946:	4b09      	ldr	r3, [pc, #36]	@ (800196c <HAL_MspInit+0x4c>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	4a08      	ldr	r2, [pc, #32]	@ (800196c <HAL_MspInit+0x4c>)
 800194c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001950:	6413      	str	r3, [r2, #64]	@ 0x40
 8001952:	4b06      	ldr	r3, [pc, #24]	@ (800196c <HAL_MspInit+0x4c>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195a:	603b      	str	r3, [r7, #0]
 800195c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800195e:	2007      	movs	r0, #7
 8001960:	f001 f868 	bl	8002a34 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800

08001970 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b08a      	sub	sp, #40	@ 0x28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a2f      	ldr	r2, [pc, #188]	@ (8001a4c <HAL_ADC_MspInit+0xdc>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d157      	bne.n	8001a42 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	613b      	str	r3, [r7, #16]
 8001996:	4b2e      	ldr	r3, [pc, #184]	@ (8001a50 <HAL_ADC_MspInit+0xe0>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199a:	4a2d      	ldr	r2, [pc, #180]	@ (8001a50 <HAL_ADC_MspInit+0xe0>)
 800199c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a50 <HAL_ADC_MspInit+0xe0>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019aa:	613b      	str	r3, [r7, #16]
 80019ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	4b27      	ldr	r3, [pc, #156]	@ (8001a50 <HAL_ADC_MspInit+0xe0>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	4a26      	ldr	r2, [pc, #152]	@ (8001a50 <HAL_ADC_MspInit+0xe0>)
 80019b8:	f043 0302 	orr.w	r3, r3, #2
 80019bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019be:	4b24      	ldr	r3, [pc, #144]	@ (8001a50 <HAL_ADC_MspInit+0xe0>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = RightSensor_Pin|LeftSensor_Pin;
 80019ca:	2303      	movs	r3, #3
 80019cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ce:	2303      	movs	r3, #3
 80019d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	481d      	ldr	r0, [pc, #116]	@ (8001a54 <HAL_ADC_MspInit+0xe4>)
 80019de:	f001 fbe9 	bl	80031b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80019e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 80019e4:	4a1d      	ldr	r2, [pc, #116]	@ (8001a5c <HAL_ADC_MspInit+0xec>)
 80019e6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80019e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019f4:	4b18      	ldr	r3, [pc, #96]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019fa:	4b17      	ldr	r3, [pc, #92]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 80019fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a00:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a02:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 8001a04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a08:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a0a:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 8001a0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a10:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a12:	4b11      	ldr	r3, [pc, #68]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 8001a14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a18:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a20:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a26:	480c      	ldr	r0, [pc, #48]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 8001a28:	f001 f854 	bl	8002ad4 <HAL_DMA_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001a32:	f7ff fedf 	bl	80017f4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a07      	ldr	r2, [pc, #28]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 8001a3a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a3c:	4a06      	ldr	r2, [pc, #24]	@ (8001a58 <HAL_ADC_MspInit+0xe8>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a42:	bf00      	nop
 8001a44:	3728      	adds	r7, #40	@ 0x28
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40012000 	.word	0x40012000
 8001a50:	40023800 	.word	0x40023800
 8001a54:	40020400 	.word	0x40020400
 8001a58:	2000016c 	.word	0x2000016c
 8001a5c:	40026410 	.word	0x40026410

08001a60 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	@ 0x28
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a19      	ldr	r2, [pc, #100]	@ (8001ae4 <HAL_I2C_MspInit+0x84>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d12c      	bne.n	8001adc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	613b      	str	r3, [r7, #16]
 8001a86:	4b18      	ldr	r3, [pc, #96]	@ (8001ae8 <HAL_I2C_MspInit+0x88>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a17      	ldr	r2, [pc, #92]	@ (8001ae8 <HAL_I2C_MspInit+0x88>)
 8001a8c:	f043 0302 	orr.w	r3, r3, #2
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <HAL_I2C_MspInit+0x88>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001a9e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aa4:	2312      	movs	r3, #18
 8001aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aac:	2300      	movs	r3, #0
 8001aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	4619      	mov	r1, r3
 8001aba:	480c      	ldr	r0, [pc, #48]	@ (8001aec <HAL_I2C_MspInit+0x8c>)
 8001abc:	f001 fb7a 	bl	80031b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <HAL_I2C_MspInit+0x88>)
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac8:	4a07      	ldr	r2, [pc, #28]	@ (8001ae8 <HAL_I2C_MspInit+0x88>)
 8001aca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ace:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad0:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <HAL_I2C_MspInit+0x88>)
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001adc:	bf00      	nop
 8001ade:	3728      	adds	r7, #40	@ 0x28
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40005400 	.word	0x40005400
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	40020400 	.word	0x40020400

08001af0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08a      	sub	sp, #40	@ 0x28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a19      	ldr	r2, [pc, #100]	@ (8001b74 <HAL_SPI_MspInit+0x84>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d12b      	bne.n	8001b6a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	613b      	str	r3, [r7, #16]
 8001b16:	4b18      	ldr	r3, [pc, #96]	@ (8001b78 <HAL_SPI_MspInit+0x88>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1a:	4a17      	ldr	r2, [pc, #92]	@ (8001b78 <HAL_SPI_MspInit+0x88>)
 8001b1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b22:	4b15      	ldr	r3, [pc, #84]	@ (8001b78 <HAL_SPI_MspInit+0x88>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	4b11      	ldr	r3, [pc, #68]	@ (8001b78 <HAL_SPI_MspInit+0x88>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a10      	ldr	r2, [pc, #64]	@ (8001b78 <HAL_SPI_MspInit+0x88>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <HAL_SPI_MspInit+0x88>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001b4a:	23e0      	movs	r3, #224	@ 0xe0
 8001b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b56:	2300      	movs	r3, #0
 8001b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b5a:	2305      	movs	r3, #5
 8001b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	4805      	ldr	r0, [pc, #20]	@ (8001b7c <HAL_SPI_MspInit+0x8c>)
 8001b66:	f001 fb25 	bl	80031b4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b6a:	bf00      	nop
 8001b6c:	3728      	adds	r7, #40	@ 0x28
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40013000 	.word	0x40013000
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40020000 	.word	0x40020000

08001b80 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a0b      	ldr	r2, [pc, #44]	@ (8001bbc <HAL_TIM_Base_MspInit+0x3c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10d      	bne.n	8001bae <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x40>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	4a09      	ldr	r2, [pc, #36]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x40>)
 8001b9c:	f043 0302 	orr.w	r3, r3, #2
 8001ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba2:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x40>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001bae:	bf00      	nop
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	40000400 	.word	0x40000400
 8001bc0:	40023800 	.word	0x40023800

08001bc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b088      	sub	sp, #32
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a12      	ldr	r2, [pc, #72]	@ (8001c2c <HAL_TIM_MspPostInit+0x68>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d11e      	bne.n	8001c24 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_TIM_MspPostInit+0x6c>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	4a10      	ldr	r2, [pc, #64]	@ (8001c30 <HAL_TIM_MspPostInit+0x6c>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c30 <HAL_TIM_MspPostInit+0x6c>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	60bb      	str	r3, [r7, #8]
 8001c00:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = Vel_I_Pin|Vel_D_Pin;
 8001c02:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c06:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c10:	2300      	movs	r3, #0
 8001c12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c14:	2302      	movs	r3, #2
 8001c16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <HAL_TIM_MspPostInit+0x70>)
 8001c20:	f001 fac8 	bl	80031b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c24:	bf00      	nop
 8001c26:	3720      	adds	r7, #32
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40000400 	.word	0x40000400
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40020800 	.word	0x40020800

08001c38 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08a      	sub	sp, #40	@ 0x28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 0314 	add.w	r3, r7, #20
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a28      	ldr	r2, [pc, #160]	@ (8001cf8 <HAL_UART_MspInit+0xc0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d14a      	bne.n	8001cf0 <HAL_UART_MspInit+0xb8>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	4b27      	ldr	r3, [pc, #156]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c62:	4a26      	ldr	r2, [pc, #152]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001c64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c6a:	4b24      	ldr	r3, [pc, #144]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c72:	613b      	str	r3, [r7, #16]
 8001c74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001c80:	f043 0304 	orr.w	r3, r3, #4
 8001c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c86:	4b1d      	ldr	r3, [pc, #116]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	f003 0304 	and.w	r3, r3, #4
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	4b19      	ldr	r3, [pc, #100]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	4a18      	ldr	r2, [pc, #96]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001c9c:	f043 0308 	orr.w	r3, r3, #8
 8001ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca2:	4b16      	ldr	r3, [pc, #88]	@ (8001cfc <HAL_UART_MspInit+0xc4>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	f003 0308 	and.w	r3, r3, #8
 8001caa:	60bb      	str	r3, [r7, #8]
 8001cac:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001cae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001cc0:	2308      	movs	r3, #8
 8001cc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	4619      	mov	r1, r3
 8001cca:	480d      	ldr	r0, [pc, #52]	@ (8001d00 <HAL_UART_MspInit+0xc8>)
 8001ccc:	f001 fa72 	bl	80031b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4806      	ldr	r0, [pc, #24]	@ (8001d04 <HAL_UART_MspInit+0xcc>)
 8001cec:	f001 fa62 	bl	80031b4 <HAL_GPIO_Init>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8001cf0:	bf00      	nop
 8001cf2:	3728      	adds	r7, #40	@ 0x28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40005000 	.word	0x40005000
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40020800 	.word	0x40020800
 8001d04:	40020c00 	.word	0x40020c00

08001d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <NMI_Handler+0x4>

08001d10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <HardFault_Handler+0x4>

08001d18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <MemManage_Handler+0x4>

08001d20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <BusFault_Handler+0x4>

08001d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d2c:	bf00      	nop
 8001d2e:	e7fd      	b.n	8001d2c <UsageFault_Handler+0x4>

08001d30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d5e:	f000 f92f 	bl	8001fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WallSensor_Pin);
 8001d6a:	2040      	movs	r0, #64	@ 0x40
 8001d6c:	f001 fbf0 	bl	8003550 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LineSensor_Pin);
 8001d70:	2080      	movs	r0, #128	@ 0x80
 8001d72:	f001 fbed 	bl	8003550 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
	...

08001d7c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d80:	4802      	ldr	r0, [pc, #8]	@ (8001d8c <DMA2_Stream0_IRQHandler+0x10>)
 8001d82:	f000 ffad 	bl	8002ce0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	2000016c 	.word	0x2000016c

08001d90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001d94:	4802      	ldr	r0, [pc, #8]	@ (8001da0 <OTG_FS_IRQHandler+0x10>)
 8001d96:	f001 fed3 	bl	8003b40 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200008a4 	.word	0x200008a4

08001da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dac:	4a14      	ldr	r2, [pc, #80]	@ (8001e00 <_sbrk+0x5c>)
 8001dae:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <_sbrk+0x60>)
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db8:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <_sbrk+0x64>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d102      	bne.n	8001dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc0:	4b11      	ldr	r3, [pc, #68]	@ (8001e08 <_sbrk+0x64>)
 8001dc2:	4a12      	ldr	r2, [pc, #72]	@ (8001e0c <_sbrk+0x68>)
 8001dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dc6:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <_sbrk+0x64>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4413      	add	r3, r2
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d207      	bcs.n	8001de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd4:	f009 fc60 	bl	800b698 <__errno>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	220c      	movs	r2, #12
 8001ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dde:	f04f 33ff 	mov.w	r3, #4294967295
 8001de2:	e009      	b.n	8001df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de4:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <_sbrk+0x64>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dea:	4b07      	ldr	r3, [pc, #28]	@ (8001e08 <_sbrk+0x64>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4413      	add	r3, r2
 8001df2:	4a05      	ldr	r2, [pc, #20]	@ (8001e08 <_sbrk+0x64>)
 8001df4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001df6:	68fb      	ldr	r3, [r7, #12]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20020000 	.word	0x20020000
 8001e04:	00000400 	.word	0x00000400
 8001e08:	200004a0 	.word	0x200004a0
 8001e0c:	20000dd0 	.word	0x20000dd0

08001e10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e14:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <SystemInit+0x20>)
 8001e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e1a:	4a05      	ldr	r2, [pc, #20]	@ (8001e30 <SystemInit+0x20>)
 8001e1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <Transmision>:

char mensaje[16];
const uint8_t delay = 50;
uint8_t buffer[16];

void Transmision(void) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
    strcat(mensaje, "\r\n");
 8001e38:	480b      	ldr	r0, [pc, #44]	@ (8001e68 <Transmision+0x34>)
 8001e3a:	f7fe f9c9 	bl	80001d0 <strlen>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	461a      	mov	r2, r3
 8001e42:	4b09      	ldr	r3, [pc, #36]	@ (8001e68 <Transmision+0x34>)
 8001e44:	4413      	add	r3, r2
 8001e46:	4a09      	ldr	r2, [pc, #36]	@ (8001e6c <Transmision+0x38>)
 8001e48:	8811      	ldrh	r1, [r2, #0]
 8001e4a:	7892      	ldrb	r2, [r2, #2]
 8001e4c:	8019      	strh	r1, [r3, #0]
 8001e4e:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart5, (uint8_t*) mensaje, strlen(mensaje), delay);
 8001e50:	4805      	ldr	r0, [pc, #20]	@ (8001e68 <Transmision+0x34>)
 8001e52:	f7fe f9bd 	bl	80001d0 <strlen>
 8001e56:	4603      	mov	r3, r0
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	2332      	movs	r3, #50	@ 0x32
 8001e5c:	4902      	ldr	r1, [pc, #8]	@ (8001e68 <Transmision+0x34>)
 8001e5e:	4804      	ldr	r0, [pc, #16]	@ (8001e70 <Transmision+0x3c>)
 8001e60:	f005 fa04 	bl	800726c <HAL_UART_Transmit>
}
 8001e64:	bf00      	nop
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	200004a4 	.word	0x200004a4
 8001e6c:	0800be28 	.word	0x0800be28
 8001e70:	200002c0 	.word	0x200002c0

08001e74 <Inicializar_UART>:

void Inicializar_UART(void) {
 8001e74:	b598      	push	{r3, r4, r7, lr}
 8001e76:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart5, buffer, sizeof(buffer));
 8001e78:	2210      	movs	r2, #16
 8001e7a:	490f      	ldr	r1, [pc, #60]	@ (8001eb8 <Inicializar_UART+0x44>)
 8001e7c:	480f      	ldr	r0, [pc, #60]	@ (8001ebc <Inicializar_UART+0x48>)
 8001e7e:	f005 fa80 	bl	8007382 <HAL_UART_Receive_IT>
    mensaje[0]='\r';
 8001e82:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec0 <Inicializar_UART+0x4c>)
 8001e84:	220d      	movs	r2, #13
 8001e86:	701a      	strb	r2, [r3, #0]
    mensaje[1]='\n';
 8001e88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec0 <Inicializar_UART+0x4c>)
 8001e8a:	220a      	movs	r2, #10
 8001e8c:	705a      	strb	r2, [r3, #1]
    mensaje[2]='\0';
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <Inicializar_UART+0x4c>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	709a      	strb	r2, [r3, #2]
    Transmision();
 8001e94:	f7ff ffce 	bl	8001e34 <Transmision>
    strcpy(mensaje, "UART conectada");
 8001e98:	4a09      	ldr	r2, [pc, #36]	@ (8001ec0 <Inicializar_UART+0x4c>)
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec4 <Inicializar_UART+0x50>)
 8001e9c:	4614      	mov	r4, r2
 8001e9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ea0:	c407      	stmia	r4!, {r0, r1, r2}
 8001ea2:	8023      	strh	r3, [r4, #0]
 8001ea4:	3402      	adds	r4, #2
 8001ea6:	0c1b      	lsrs	r3, r3, #16
 8001ea8:	7023      	strb	r3, [r4, #0]
    Transmision();
 8001eaa:	f7ff ffc3 	bl	8001e34 <Transmision>
    mensaje[0]='\0';
 8001eae:	4b04      	ldr	r3, [pc, #16]	@ (8001ec0 <Inicializar_UART+0x4c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	701a      	strb	r2, [r3, #0]

}
 8001eb4:	bf00      	nop
 8001eb6:	bd98      	pop	{r3, r4, r7, pc}
 8001eb8:	200004b4 	.word	0x200004b4
 8001ebc:	200002c0 	.word	0x200002c0
 8001ec0:	200004a4 	.word	0x200004a4
 8001ec4:	0800be2c 	.word	0x0800be2c

08001ec8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ec8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ecc:	f7ff ffa0 	bl	8001e10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ed0:	480c      	ldr	r0, [pc, #48]	@ (8001f04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ed2:	490d      	ldr	r1, [pc, #52]	@ (8001f08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed8:	e002      	b.n	8001ee0 <LoopCopyDataInit>

08001eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ede:	3304      	adds	r3, #4

08001ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee4:	d3f9      	bcc.n	8001eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ee8:	4c0a      	ldr	r4, [pc, #40]	@ (8001f14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eec:	e001      	b.n	8001ef2 <LoopFillZerobss>

08001eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef0:	3204      	adds	r2, #4

08001ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef4:	d3fb      	bcc.n	8001eee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ef6:	f009 fbd5 	bl	800b6a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001efa:	f7fe ffdb 	bl	8000eb4 <main>
  bx  lr    
 8001efe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f08:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001f0c:	0800bea4 	.word	0x0800bea4
  ldr r2, =_sbss
 8001f10:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001f14:	20000dcc 	.word	0x20000dcc

08001f18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f18:	e7fe      	b.n	8001f18 <ADC_IRQHandler>
	...

08001f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f20:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <HAL_Init+0x40>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a0d      	ldr	r2, [pc, #52]	@ (8001f5c <HAL_Init+0x40>)
 8001f26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f5c <HAL_Init+0x40>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0a      	ldr	r2, [pc, #40]	@ (8001f5c <HAL_Init+0x40>)
 8001f32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f38:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <HAL_Init+0x40>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a07      	ldr	r2, [pc, #28]	@ (8001f5c <HAL_Init+0x40>)
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f44:	2003      	movs	r0, #3
 8001f46:	f000 fd75 	bl	8002a34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f000 f808 	bl	8001f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f50:	f7ff fce6 	bl	8001920 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40023c00 	.word	0x40023c00

08001f60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f68:	4b12      	ldr	r3, [pc, #72]	@ (8001fb4 <HAL_InitTick+0x54>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <HAL_InitTick+0x58>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 fd9b 	bl	8002aba <HAL_SYSTICK_Config>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e00e      	b.n	8001fac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b0f      	cmp	r3, #15
 8001f92:	d80a      	bhi.n	8001faa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f94:	2200      	movs	r2, #0
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	f04f 30ff 	mov.w	r0, #4294967295
 8001f9c:	f000 fd55 	bl	8002a4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fa0:	4a06      	ldr	r2, [pc, #24]	@ (8001fbc <HAL_InitTick+0x5c>)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	e000      	b.n	8001fac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000014 	.word	0x20000014
 8001fb8:	2000001c 	.word	0x2000001c
 8001fbc:	20000018 	.word	0x20000018

08001fc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fc4:	4b06      	ldr	r3, [pc, #24]	@ (8001fe0 <HAL_IncTick+0x20>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <HAL_IncTick+0x24>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4413      	add	r3, r2
 8001fd0:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <HAL_IncTick+0x24>)
 8001fd2:	6013      	str	r3, [r2, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	2000001c 	.word	0x2000001c
 8001fe4:	200004c4 	.word	0x200004c4

08001fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return uwTick;
 8001fec:	4b03      	ldr	r3, [pc, #12]	@ (8001ffc <HAL_GetTick+0x14>)
 8001fee:	681b      	ldr	r3, [r3, #0]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	200004c4 	.word	0x200004c4

08002000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002008:	f7ff ffee 	bl	8001fe8 <HAL_GetTick>
 800200c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002018:	d005      	beq.n	8002026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800201a:	4b0a      	ldr	r3, [pc, #40]	@ (8002044 <HAL_Delay+0x44>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	461a      	mov	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4413      	add	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002026:	bf00      	nop
 8002028:	f7ff ffde 	bl	8001fe8 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	429a      	cmp	r2, r3
 8002036:	d8f7      	bhi.n	8002028 <HAL_Delay+0x28>
  {
  }
}
 8002038:	bf00      	nop
 800203a:	bf00      	nop
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	2000001c 	.word	0x2000001c

08002048 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002050:	2300      	movs	r3, #0
 8002052:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e033      	b.n	80020c6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002062:	2b00      	cmp	r3, #0
 8002064:	d109      	bne.n	800207a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff fc82 	bl	8001970 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	f003 0310 	and.w	r3, r3, #16
 8002082:	2b00      	cmp	r3, #0
 8002084:	d118      	bne.n	80020b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800208e:	f023 0302 	bic.w	r3, r3, #2
 8002092:	f043 0202 	orr.w	r2, r3, #2
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f000 fa58 	bl	8002550 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020aa:	f023 0303 	bic.w	r3, r3, #3
 80020ae:	f043 0201 	orr.w	r2, r3, #1
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80020b6:	e001      	b.n	80020bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b088      	sub	sp, #32
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020e0:	2300      	movs	r3, #0
 80020e2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d101      	bne.n	80020f2 <HAL_ADC_Start_DMA+0x22>
 80020ee:	2302      	movs	r3, #2
 80020f0:	e0eb      	b.n	80022ca <HAL_ADC_Start_DMA+0x1fa>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	2b01      	cmp	r3, #1
 8002106:	d018      	beq.n	800213a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f042 0201 	orr.w	r2, r2, #1
 8002116:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002118:	4b6e      	ldr	r3, [pc, #440]	@ (80022d4 <HAL_ADC_Start_DMA+0x204>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a6e      	ldr	r2, [pc, #440]	@ (80022d8 <HAL_ADC_Start_DMA+0x208>)
 800211e:	fba2 2303 	umull	r2, r3, r2, r3
 8002122:	0c9a      	lsrs	r2, r3, #18
 8002124:	4613      	mov	r3, r2
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	4413      	add	r3, r2
 800212a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800212c:	e002      	b.n	8002134 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	3b01      	subs	r3, #1
 8002132:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1f9      	bne.n	800212e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002144:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002148:	d107      	bne.n	800215a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002158:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b01      	cmp	r3, #1
 8002166:	f040 80a3 	bne.w	80022b0 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002172:	f023 0301 	bic.w	r3, r3, #1
 8002176:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002188:	2b00      	cmp	r3, #0
 800218a:	d007      	beq.n	800219c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002194:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021a8:	d106      	bne.n	80021b8 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	f023 0206 	bic.w	r2, r3, #6
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	645a      	str	r2, [r3, #68]	@ 0x44
 80021b6:	e002      	b.n	80021be <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2200      	movs	r2, #0
 80021bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021c6:	4b45      	ldr	r3, [pc, #276]	@ (80022dc <HAL_ADC_Start_DMA+0x20c>)
 80021c8:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ce:	4a44      	ldr	r2, [pc, #272]	@ (80022e0 <HAL_ADC_Start_DMA+0x210>)
 80021d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021d6:	4a43      	ldr	r2, [pc, #268]	@ (80022e4 <HAL_ADC_Start_DMA+0x214>)
 80021d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021de:	4a42      	ldr	r2, [pc, #264]	@ (80022e8 <HAL_ADC_Start_DMA+0x218>)
 80021e0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80021ea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80021fa:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800220a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	334c      	adds	r3, #76	@ 0x4c
 8002216:	4619      	mov	r1, r3
 8002218:	68ba      	ldr	r2, [r7, #8]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f000 fd08 	bl	8002c30 <HAL_DMA_Start_IT>
 8002220:	4603      	mov	r3, r0
 8002222:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f003 031f 	and.w	r3, r3, #31
 800222c:	2b00      	cmp	r3, #0
 800222e:	d12a      	bne.n	8002286 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a2d      	ldr	r2, [pc, #180]	@ (80022ec <HAL_ADC_Start_DMA+0x21c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d015      	beq.n	8002266 <HAL_ADC_Start_DMA+0x196>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a2c      	ldr	r2, [pc, #176]	@ (80022f0 <HAL_ADC_Start_DMA+0x220>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d105      	bne.n	8002250 <HAL_ADC_Start_DMA+0x180>
 8002244:	4b25      	ldr	r3, [pc, #148]	@ (80022dc <HAL_ADC_Start_DMA+0x20c>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 031f 	and.w	r3, r3, #31
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00a      	beq.n	8002266 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a27      	ldr	r2, [pc, #156]	@ (80022f4 <HAL_ADC_Start_DMA+0x224>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d136      	bne.n	80022c8 <HAL_ADC_Start_DMA+0x1f8>
 800225a:	4b20      	ldr	r3, [pc, #128]	@ (80022dc <HAL_ADC_Start_DMA+0x20c>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	2b00      	cmp	r3, #0
 8002264:	d130      	bne.n	80022c8 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d129      	bne.n	80022c8 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	e020      	b.n	80022c8 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a18      	ldr	r2, [pc, #96]	@ (80022ec <HAL_ADC_Start_DMA+0x21c>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d11b      	bne.n	80022c8 <HAL_ADC_Start_DMA+0x1f8>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d114      	bne.n	80022c8 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022ac:	609a      	str	r2, [r3, #8]
 80022ae:	e00b      	b.n	80022c8 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b4:	f043 0210 	orr.w	r2, r3, #16
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c0:	f043 0201 	orr.w	r2, r3, #1
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80022c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3720      	adds	r7, #32
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000014 	.word	0x20000014
 80022d8:	431bde83 	.word	0x431bde83
 80022dc:	40012300 	.word	0x40012300
 80022e0:	08002749 	.word	0x08002749
 80022e4:	08002803 	.word	0x08002803
 80022e8:	0800281f 	.word	0x0800281f
 80022ec:	40012000 	.word	0x40012000
 80022f0:	40012100 	.word	0x40012100
 80022f4:	40012200 	.word	0x40012200

080022f8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002316:	2300      	movs	r3, #0
 8002318:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x1c>
 8002324:	2302      	movs	r3, #2
 8002326:	e105      	b.n	8002534 <HAL_ADC_ConfigChannel+0x228>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b09      	cmp	r3, #9
 8002336:	d925      	bls.n	8002384 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68d9      	ldr	r1, [r3, #12]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	b29b      	uxth	r3, r3
 8002344:	461a      	mov	r2, r3
 8002346:	4613      	mov	r3, r2
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	4413      	add	r3, r2
 800234c:	3b1e      	subs	r3, #30
 800234e:	2207      	movs	r2, #7
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	43da      	mvns	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	400a      	ands	r2, r1
 800235c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68d9      	ldr	r1, [r3, #12]
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	b29b      	uxth	r3, r3
 800236e:	4618      	mov	r0, r3
 8002370:	4603      	mov	r3, r0
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	4403      	add	r3, r0
 8002376:	3b1e      	subs	r3, #30
 8002378:	409a      	lsls	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	60da      	str	r2, [r3, #12]
 8002382:	e022      	b.n	80023ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6919      	ldr	r1, [r3, #16]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	b29b      	uxth	r3, r3
 8002390:	461a      	mov	r2, r3
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	2207      	movs	r2, #7
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	43da      	mvns	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	400a      	ands	r2, r1
 80023a6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6919      	ldr	r1, [r3, #16]
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	4618      	mov	r0, r3
 80023ba:	4603      	mov	r3, r0
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	4403      	add	r3, r0
 80023c0:	409a      	lsls	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	430a      	orrs	r2, r1
 80023c8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b06      	cmp	r3, #6
 80023d0:	d824      	bhi.n	800241c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	3b05      	subs	r3, #5
 80023e4:	221f      	movs	r2, #31
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43da      	mvns	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	400a      	ands	r2, r1
 80023f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	b29b      	uxth	r3, r3
 8002400:	4618      	mov	r0, r3
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	3b05      	subs	r3, #5
 800240e:	fa00 f203 	lsl.w	r2, r0, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	635a      	str	r2, [r3, #52]	@ 0x34
 800241a:	e04c      	b.n	80024b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	2b0c      	cmp	r3, #12
 8002422:	d824      	bhi.n	800246e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4413      	add	r3, r2
 8002434:	3b23      	subs	r3, #35	@ 0x23
 8002436:	221f      	movs	r2, #31
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	43da      	mvns	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	400a      	ands	r2, r1
 8002444:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	b29b      	uxth	r3, r3
 8002452:	4618      	mov	r0, r3
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	3b23      	subs	r3, #35	@ 0x23
 8002460:	fa00 f203 	lsl.w	r2, r0, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	631a      	str	r2, [r3, #48]	@ 0x30
 800246c:	e023      	b.n	80024b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	4613      	mov	r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	4413      	add	r3, r2
 800247e:	3b41      	subs	r3, #65	@ 0x41
 8002480:	221f      	movs	r2, #31
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43da      	mvns	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	400a      	ands	r2, r1
 800248e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	b29b      	uxth	r3, r3
 800249c:	4618      	mov	r0, r3
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	4613      	mov	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	4413      	add	r3, r2
 80024a8:	3b41      	subs	r3, #65	@ 0x41
 80024aa:	fa00 f203 	lsl.w	r2, r0, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024b6:	4b22      	ldr	r3, [pc, #136]	@ (8002540 <HAL_ADC_ConfigChannel+0x234>)
 80024b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a21      	ldr	r2, [pc, #132]	@ (8002544 <HAL_ADC_ConfigChannel+0x238>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d109      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x1cc>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2b12      	cmp	r3, #18
 80024ca:	d105      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a19      	ldr	r2, [pc, #100]	@ (8002544 <HAL_ADC_ConfigChannel+0x238>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d123      	bne.n	800252a <HAL_ADC_ConfigChannel+0x21e>
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2b10      	cmp	r3, #16
 80024e8:	d003      	beq.n	80024f2 <HAL_ADC_ConfigChannel+0x1e6>
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2b11      	cmp	r3, #17
 80024f0:	d11b      	bne.n	800252a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2b10      	cmp	r3, #16
 8002504:	d111      	bne.n	800252a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002506:	4b10      	ldr	r3, [pc, #64]	@ (8002548 <HAL_ADC_ConfigChannel+0x23c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a10      	ldr	r2, [pc, #64]	@ (800254c <HAL_ADC_ConfigChannel+0x240>)
 800250c:	fba2 2303 	umull	r2, r3, r2, r3
 8002510:	0c9a      	lsrs	r2, r3, #18
 8002512:	4613      	mov	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800251c:	e002      	b.n	8002524 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	3b01      	subs	r3, #1
 8002522:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1f9      	bne.n	800251e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	40012300 	.word	0x40012300
 8002544:	40012000 	.word	0x40012000
 8002548:	20000014 	.word	0x20000014
 800254c:	431bde83 	.word	0x431bde83

08002550 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002558:	4b79      	ldr	r3, [pc, #484]	@ (8002740 <ADC_Init+0x1f0>)
 800255a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	431a      	orrs	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002584:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6859      	ldr	r1, [r3, #4]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	021a      	lsls	r2, r3, #8
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	430a      	orrs	r2, r1
 8002598:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80025a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6859      	ldr	r1, [r3, #4]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6899      	ldr	r1, [r3, #8]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68da      	ldr	r2, [r3, #12]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e2:	4a58      	ldr	r2, [pc, #352]	@ (8002744 <ADC_Init+0x1f4>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d022      	beq.n	800262e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6899      	ldr	r1, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002618:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6899      	ldr	r1, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	e00f      	b.n	800264e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800263c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	689a      	ldr	r2, [r3, #8]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800264c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0202 	bic.w	r2, r2, #2
 800265c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6899      	ldr	r1, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	7e1b      	ldrb	r3, [r3, #24]
 8002668:	005a      	lsls	r2, r3, #1
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01b      	beq.n	80026b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800268a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800269a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6859      	ldr	r1, [r3, #4]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a6:	3b01      	subs	r3, #1
 80026a8:	035a      	lsls	r2, r3, #13
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	e007      	b.n	80026c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026c2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80026d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	3b01      	subs	r3, #1
 80026e0:	051a      	lsls	r2, r3, #20
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80026f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6899      	ldr	r1, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002706:	025a      	lsls	r2, r3, #9
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800271e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6899      	ldr	r1, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	029a      	lsls	r2, r3, #10
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	430a      	orrs	r2, r1
 8002732:	609a      	str	r2, [r3, #8]
}
 8002734:	bf00      	nop
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	40012300 	.word	0x40012300
 8002744:	0f000001 	.word	0x0f000001

08002748 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002754:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800275e:	2b00      	cmp	r3, #0
 8002760:	d13c      	bne.n	80027dc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d12b      	bne.n	80027d4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002780:	2b00      	cmp	r3, #0
 8002782:	d127      	bne.n	80027d4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800278e:	2b00      	cmp	r3, #0
 8002790:	d006      	beq.n	80027a0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800279c:	2b00      	cmp	r3, #0
 800279e:	d119      	bne.n	80027d4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f022 0220 	bic.w	r2, r2, #32
 80027ae:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d105      	bne.n	80027d4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027cc:	f043 0201 	orr.w	r2, r3, #1
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027d4:	68f8      	ldr	r0, [r7, #12]
 80027d6:	f7fd fef7 	bl	80005c8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027da:	e00e      	b.n	80027fa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e0:	f003 0310 	and.w	r3, r3, #16
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f7ff fd85 	bl	80022f8 <HAL_ADC_ErrorCallback>
}
 80027ee:	e004      	b.n	80027fa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	4798      	blx	r3
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800280e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f7fd fecb 	bl	80005ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002816:	bf00      	nop
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b084      	sub	sp, #16
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800282a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2240      	movs	r2, #64	@ 0x40
 8002830:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002836:	f043 0204 	orr.w	r2, r3, #4
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f7ff fd5a 	bl	80022f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002844:	bf00      	nop
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800285c:	4b0c      	ldr	r3, [pc, #48]	@ (8002890 <__NVIC_SetPriorityGrouping+0x44>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002868:	4013      	ands	r3, r2
 800286a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002874:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800287c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800287e:	4a04      	ldr	r2, [pc, #16]	@ (8002890 <__NVIC_SetPriorityGrouping+0x44>)
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	60d3      	str	r3, [r2, #12]
}
 8002884:	bf00      	nop
 8002886:	3714      	adds	r7, #20
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	e000ed00 	.word	0xe000ed00

08002894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002898:	4b04      	ldr	r3, [pc, #16]	@ (80028ac <__NVIC_GetPriorityGrouping+0x18>)
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	0a1b      	lsrs	r3, r3, #8
 800289e:	f003 0307 	and.w	r3, r3, #7
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	e000ed00 	.word	0xe000ed00

080028b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	4603      	mov	r3, r0
 80028b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	db0b      	blt.n	80028da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028c2:	79fb      	ldrb	r3, [r7, #7]
 80028c4:	f003 021f 	and.w	r2, r3, #31
 80028c8:	4907      	ldr	r1, [pc, #28]	@ (80028e8 <__NVIC_EnableIRQ+0x38>)
 80028ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	2001      	movs	r0, #1
 80028d2:	fa00 f202 	lsl.w	r2, r0, r2
 80028d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	e000e100 	.word	0xe000e100

080028ec <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4603      	mov	r3, r0
 80028f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	db12      	blt.n	8002924 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028fe:	79fb      	ldrb	r3, [r7, #7]
 8002900:	f003 021f 	and.w	r2, r3, #31
 8002904:	490a      	ldr	r1, [pc, #40]	@ (8002930 <__NVIC_DisableIRQ+0x44>)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	095b      	lsrs	r3, r3, #5
 800290c:	2001      	movs	r0, #1
 800290e:	fa00 f202 	lsl.w	r2, r0, r2
 8002912:	3320      	adds	r3, #32
 8002914:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002918:	f3bf 8f4f 	dsb	sy
}
 800291c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800291e:	f3bf 8f6f 	isb	sy
}
 8002922:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000e100 	.word	0xe000e100

08002934 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	6039      	str	r1, [r7, #0]
 800293e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002944:	2b00      	cmp	r3, #0
 8002946:	db0a      	blt.n	800295e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	b2da      	uxtb	r2, r3
 800294c:	490c      	ldr	r1, [pc, #48]	@ (8002980 <__NVIC_SetPriority+0x4c>)
 800294e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002952:	0112      	lsls	r2, r2, #4
 8002954:	b2d2      	uxtb	r2, r2
 8002956:	440b      	add	r3, r1
 8002958:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800295c:	e00a      	b.n	8002974 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	b2da      	uxtb	r2, r3
 8002962:	4908      	ldr	r1, [pc, #32]	@ (8002984 <__NVIC_SetPriority+0x50>)
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	3b04      	subs	r3, #4
 800296c:	0112      	lsls	r2, r2, #4
 800296e:	b2d2      	uxtb	r2, r2
 8002970:	440b      	add	r3, r1
 8002972:	761a      	strb	r2, [r3, #24]
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr
 8002980:	e000e100 	.word	0xe000e100
 8002984:	e000ed00 	.word	0xe000ed00

08002988 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002988:	b480      	push	{r7}
 800298a:	b089      	sub	sp, #36	@ 0x24
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f003 0307 	and.w	r3, r3, #7
 800299a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f1c3 0307 	rsb	r3, r3, #7
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	bf28      	it	cs
 80029a6:	2304      	movcs	r3, #4
 80029a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	3304      	adds	r3, #4
 80029ae:	2b06      	cmp	r3, #6
 80029b0:	d902      	bls.n	80029b8 <NVIC_EncodePriority+0x30>
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	3b03      	subs	r3, #3
 80029b6:	e000      	b.n	80029ba <NVIC_EncodePriority+0x32>
 80029b8:	2300      	movs	r3, #0
 80029ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029bc:	f04f 32ff 	mov.w	r2, #4294967295
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	43da      	mvns	r2, r3
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	401a      	ands	r2, r3
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029d0:	f04f 31ff 	mov.w	r1, #4294967295
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	fa01 f303 	lsl.w	r3, r1, r3
 80029da:	43d9      	mvns	r1, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e0:	4313      	orrs	r3, r2
         );
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3724      	adds	r7, #36	@ 0x24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
	...

080029f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3b01      	subs	r3, #1
 80029fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a00:	d301      	bcc.n	8002a06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a02:	2301      	movs	r3, #1
 8002a04:	e00f      	b.n	8002a26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a06:	4a0a      	ldr	r2, [pc, #40]	@ (8002a30 <SysTick_Config+0x40>)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a0e:	210f      	movs	r1, #15
 8002a10:	f04f 30ff 	mov.w	r0, #4294967295
 8002a14:	f7ff ff8e 	bl	8002934 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a18:	4b05      	ldr	r3, [pc, #20]	@ (8002a30 <SysTick_Config+0x40>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a1e:	4b04      	ldr	r3, [pc, #16]	@ (8002a30 <SysTick_Config+0x40>)
 8002a20:	2207      	movs	r2, #7
 8002a22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	e000e010 	.word	0xe000e010

08002a34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f7ff ff05 	bl	800284c <__NVIC_SetPriorityGrouping>
}
 8002a42:	bf00      	nop
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b086      	sub	sp, #24
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	4603      	mov	r3, r0
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
 8002a56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a5c:	f7ff ff1a 	bl	8002894 <__NVIC_GetPriorityGrouping>
 8002a60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	68b9      	ldr	r1, [r7, #8]
 8002a66:	6978      	ldr	r0, [r7, #20]
 8002a68:	f7ff ff8e 	bl	8002988 <NVIC_EncodePriority>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a72:	4611      	mov	r1, r2
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff ff5d 	bl	8002934 <__NVIC_SetPriority>
}
 8002a7a:	bf00      	nop
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b082      	sub	sp, #8
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	4603      	mov	r3, r0
 8002a8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff ff0d 	bl	80028b0 <__NVIC_EnableIRQ>
}
 8002a96:	bf00      	nop
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b082      	sub	sp, #8
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff ff1d 	bl	80028ec <__NVIC_DisableIRQ>
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff ff94 	bl	80029f0 <SysTick_Config>
 8002ac8:	4603      	mov	r3, r0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ae0:	f7ff fa82 	bl	8001fe8 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d101      	bne.n	8002af0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e099      	b.n	8002c24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2202      	movs	r2, #2
 8002af4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0201 	bic.w	r2, r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b10:	e00f      	b.n	8002b32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b12:	f7ff fa69 	bl	8001fe8 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b05      	cmp	r3, #5
 8002b1e:	d908      	bls.n	8002b32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2220      	movs	r2, #32
 8002b24:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2203      	movs	r2, #3
 8002b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e078      	b.n	8002c24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1e8      	bne.n	8002b12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b48:	697a      	ldr	r2, [r7, #20]
 8002b4a:	4b38      	ldr	r3, [pc, #224]	@ (8002c2c <HAL_DMA_Init+0x158>)
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b88:	2b04      	cmp	r3, #4
 8002b8a:	d107      	bne.n	8002b9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	4313      	orrs	r3, r2
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f023 0307 	bic.w	r3, r3, #7
 8002bb2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	d117      	bne.n	8002bf6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00e      	beq.n	8002bf6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 fa6f 	bl	80030bc <DMA_CheckFifoParam>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d008      	beq.n	8002bf6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2240      	movs	r2, #64	@ 0x40
 8002be8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e016      	b.n	8002c24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 fa26 	bl	8003050 <DMA_CalcBaseAndBitshift>
 8002c04:	4603      	mov	r3, r0
 8002c06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c0c:	223f      	movs	r2, #63	@ 0x3f
 8002c0e:	409a      	lsls	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3718      	adds	r7, #24
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	f010803f 	.word	0xf010803f

08002c30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
 8002c3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c46:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d101      	bne.n	8002c56 <HAL_DMA_Start_IT+0x26>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e040      	b.n	8002cd8 <HAL_DMA_Start_IT+0xa8>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d12f      	bne.n	8002cca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2202      	movs	r2, #2
 8002c6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	68b9      	ldr	r1, [r7, #8]
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f000 f9b8 	bl	8002ff4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c88:	223f      	movs	r2, #63	@ 0x3f
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0216 	orr.w	r2, r2, #22
 8002c9e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d007      	beq.n	8002cb8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0208 	orr.w	r2, r2, #8
 8002cb6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	e005      	b.n	8002cd6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3718      	adds	r7, #24
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cec:	4b8e      	ldr	r3, [pc, #568]	@ (8002f28 <HAL_DMA_IRQHandler+0x248>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a8e      	ldr	r2, [pc, #568]	@ (8002f2c <HAL_DMA_IRQHandler+0x24c>)
 8002cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf6:	0a9b      	lsrs	r3, r3, #10
 8002cf8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cfe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0a:	2208      	movs	r2, #8
 8002d0c:	409a      	lsls	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4013      	ands	r3, r2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d01a      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d013      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 0204 	bic.w	r2, r2, #4
 8002d32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d38:	2208      	movs	r2, #8
 8002d3a:	409a      	lsls	r2, r3
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d44:	f043 0201 	orr.w	r2, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d50:	2201      	movs	r2, #1
 8002d52:	409a      	lsls	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d012      	beq.n	8002d82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00b      	beq.n	8002d82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6e:	2201      	movs	r2, #1
 8002d70:	409a      	lsls	r2, r3
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d7a:	f043 0202 	orr.w	r2, r3, #2
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d86:	2204      	movs	r2, #4
 8002d88:	409a      	lsls	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d012      	beq.n	8002db8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00b      	beq.n	8002db8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da4:	2204      	movs	r2, #4
 8002da6:	409a      	lsls	r2, r3
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db0:	f043 0204 	orr.w	r2, r3, #4
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dbc:	2210      	movs	r2, #16
 8002dbe:	409a      	lsls	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d043      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0308 	and.w	r3, r3, #8
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d03c      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dda:	2210      	movs	r2, #16
 8002ddc:	409a      	lsls	r2, r3
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d018      	beq.n	8002e22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d108      	bne.n	8002e10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d024      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	4798      	blx	r3
 8002e0e:	e01f      	b.n	8002e50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01b      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	4798      	blx	r3
 8002e20:	e016      	b.n	8002e50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d107      	bne.n	8002e40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 0208 	bic.w	r2, r2, #8
 8002e3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d003      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e54:	2220      	movs	r2, #32
 8002e56:	409a      	lsls	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f000 808f 	beq.w	8002f80 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0310 	and.w	r3, r3, #16
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 8087 	beq.w	8002f80 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e76:	2220      	movs	r2, #32
 8002e78:	409a      	lsls	r2, r3
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b05      	cmp	r3, #5
 8002e88:	d136      	bne.n	8002ef8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0216 	bic.w	r2, r2, #22
 8002e98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	695a      	ldr	r2, [r3, #20]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ea8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d103      	bne.n	8002eba <HAL_DMA_IRQHandler+0x1da>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0208 	bic.w	r2, r2, #8
 8002ec8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ece:	223f      	movs	r2, #63	@ 0x3f
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d07e      	beq.n	8002fec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	4798      	blx	r3
        }
        return;
 8002ef6:	e079      	b.n	8002fec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d01d      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10d      	bne.n	8002f30 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d031      	beq.n	8002f80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	4798      	blx	r3
 8002f24:	e02c      	b.n	8002f80 <HAL_DMA_IRQHandler+0x2a0>
 8002f26:	bf00      	nop
 8002f28:	20000014 	.word	0x20000014
 8002f2c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d023      	beq.n	8002f80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	4798      	blx	r3
 8002f40:	e01e      	b.n	8002f80 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10f      	bne.n	8002f70 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0210 	bic.w	r2, r2, #16
 8002f5e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d003      	beq.n	8002f80 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d032      	beq.n	8002fee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d022      	beq.n	8002fda <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2205      	movs	r2, #5
 8002f98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0201 	bic.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	60bb      	str	r3, [r7, #8]
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d307      	bcc.n	8002fc8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f2      	bne.n	8002fac <HAL_DMA_IRQHandler+0x2cc>
 8002fc6:	e000      	b.n	8002fca <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002fc8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d005      	beq.n	8002fee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	4798      	blx	r3
 8002fea:	e000      	b.n	8002fee <HAL_DMA_IRQHandler+0x30e>
        return;
 8002fec:	bf00      	nop
    }
  }
}
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
 8003000:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003010:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	2b40      	cmp	r3, #64	@ 0x40
 8003020:	d108      	bne.n	8003034 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003032:	e007      	b.n	8003044 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	60da      	str	r2, [r3, #12]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	b2db      	uxtb	r3, r3
 800305e:	3b10      	subs	r3, #16
 8003060:	4a14      	ldr	r2, [pc, #80]	@ (80030b4 <DMA_CalcBaseAndBitshift+0x64>)
 8003062:	fba2 2303 	umull	r2, r3, r2, r3
 8003066:	091b      	lsrs	r3, r3, #4
 8003068:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800306a:	4a13      	ldr	r2, [pc, #76]	@ (80030b8 <DMA_CalcBaseAndBitshift+0x68>)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	4413      	add	r3, r2
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	461a      	mov	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b03      	cmp	r3, #3
 800307c:	d909      	bls.n	8003092 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003086:	f023 0303 	bic.w	r3, r3, #3
 800308a:	1d1a      	adds	r2, r3, #4
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003090:	e007      	b.n	80030a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800309a:	f023 0303 	bic.w	r3, r3, #3
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	aaaaaaab 	.word	0xaaaaaaab
 80030b8:	0800be58 	.word	0x0800be58

080030bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d11f      	bne.n	8003116 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	2b03      	cmp	r3, #3
 80030da:	d856      	bhi.n	800318a <DMA_CheckFifoParam+0xce>
 80030dc:	a201      	add	r2, pc, #4	@ (adr r2, 80030e4 <DMA_CheckFifoParam+0x28>)
 80030de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e2:	bf00      	nop
 80030e4:	080030f5 	.word	0x080030f5
 80030e8:	08003107 	.word	0x08003107
 80030ec:	080030f5 	.word	0x080030f5
 80030f0:	0800318b 	.word	0x0800318b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d046      	beq.n	800318e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003104:	e043      	b.n	800318e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800310e:	d140      	bne.n	8003192 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003114:	e03d      	b.n	8003192 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800311e:	d121      	bne.n	8003164 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2b03      	cmp	r3, #3
 8003124:	d837      	bhi.n	8003196 <DMA_CheckFifoParam+0xda>
 8003126:	a201      	add	r2, pc, #4	@ (adr r2, 800312c <DMA_CheckFifoParam+0x70>)
 8003128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800312c:	0800313d 	.word	0x0800313d
 8003130:	08003143 	.word	0x08003143
 8003134:	0800313d 	.word	0x0800313d
 8003138:	08003155 	.word	0x08003155
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	73fb      	strb	r3, [r7, #15]
      break;
 8003140:	e030      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003146:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d025      	beq.n	800319a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003152:	e022      	b.n	800319a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003158:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800315c:	d11f      	bne.n	800319e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003162:	e01c      	b.n	800319e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2b02      	cmp	r3, #2
 8003168:	d903      	bls.n	8003172 <DMA_CheckFifoParam+0xb6>
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	2b03      	cmp	r3, #3
 800316e:	d003      	beq.n	8003178 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003170:	e018      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	73fb      	strb	r3, [r7, #15]
      break;
 8003176:	e015      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800317c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00e      	beq.n	80031a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	73fb      	strb	r3, [r7, #15]
      break;
 8003188:	e00b      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      break;
 800318a:	bf00      	nop
 800318c:	e00a      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
      break;
 800318e:	bf00      	nop
 8003190:	e008      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
      break;
 8003192:	bf00      	nop
 8003194:	e006      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
      break;
 8003196:	bf00      	nop
 8003198:	e004      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
      break;
 800319a:	bf00      	nop
 800319c:	e002      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800319e:	bf00      	nop
 80031a0:	e000      	b.n	80031a4 <DMA_CheckFifoParam+0xe8>
      break;
 80031a2:	bf00      	nop
    }
  } 
  
  return status; 
 80031a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop

080031b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b089      	sub	sp, #36	@ 0x24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ca:	2300      	movs	r3, #0
 80031cc:	61fb      	str	r3, [r7, #28]
 80031ce:	e16b      	b.n	80034a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031d0:	2201      	movs	r2, #1
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	4013      	ands	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	f040 815a 	bne.w	80034a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d005      	beq.n	8003206 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003202:	2b02      	cmp	r3, #2
 8003204:	d130      	bne.n	8003268 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	2203      	movs	r2, #3
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43db      	mvns	r3, r3
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	4013      	ands	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	68da      	ldr	r2, [r3, #12]
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	4313      	orrs	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800323c:	2201      	movs	r2, #1
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	4013      	ands	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	091b      	lsrs	r3, r3, #4
 8003252:	f003 0201 	and.w	r2, r3, #1
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	4313      	orrs	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f003 0303 	and.w	r3, r3, #3
 8003270:	2b03      	cmp	r3, #3
 8003272:	d017      	beq.n	80032a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	2203      	movs	r2, #3
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	43db      	mvns	r3, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4013      	ands	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	4313      	orrs	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d123      	bne.n	80032f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	08da      	lsrs	r2, r3, #3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	3208      	adds	r2, #8
 80032b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	220f      	movs	r2, #15
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4013      	ands	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	691a      	ldr	r2, [r3, #16]
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	f003 0307 	and.w	r3, r3, #7
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	08da      	lsrs	r2, r3, #3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	3208      	adds	r2, #8
 80032f2:	69b9      	ldr	r1, [r7, #24]
 80032f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	2203      	movs	r2, #3
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 0203 	and.w	r2, r3, #3
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 80b4 	beq.w	80034a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
 800333e:	4b60      	ldr	r3, [pc, #384]	@ (80034c0 <HAL_GPIO_Init+0x30c>)
 8003340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003342:	4a5f      	ldr	r2, [pc, #380]	@ (80034c0 <HAL_GPIO_Init+0x30c>)
 8003344:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003348:	6453      	str	r3, [r2, #68]	@ 0x44
 800334a:	4b5d      	ldr	r3, [pc, #372]	@ (80034c0 <HAL_GPIO_Init+0x30c>)
 800334c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800334e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003356:	4a5b      	ldr	r2, [pc, #364]	@ (80034c4 <HAL_GPIO_Init+0x310>)
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	089b      	lsrs	r3, r3, #2
 800335c:	3302      	adds	r3, #2
 800335e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003362:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	f003 0303 	and.w	r3, r3, #3
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	220f      	movs	r2, #15
 800336e:	fa02 f303 	lsl.w	r3, r2, r3
 8003372:	43db      	mvns	r3, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4013      	ands	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a52      	ldr	r2, [pc, #328]	@ (80034c8 <HAL_GPIO_Init+0x314>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d02b      	beq.n	80033da <HAL_GPIO_Init+0x226>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a51      	ldr	r2, [pc, #324]	@ (80034cc <HAL_GPIO_Init+0x318>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d025      	beq.n	80033d6 <HAL_GPIO_Init+0x222>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a50      	ldr	r2, [pc, #320]	@ (80034d0 <HAL_GPIO_Init+0x31c>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d01f      	beq.n	80033d2 <HAL_GPIO_Init+0x21e>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a4f      	ldr	r2, [pc, #316]	@ (80034d4 <HAL_GPIO_Init+0x320>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d019      	beq.n	80033ce <HAL_GPIO_Init+0x21a>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a4e      	ldr	r2, [pc, #312]	@ (80034d8 <HAL_GPIO_Init+0x324>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d013      	beq.n	80033ca <HAL_GPIO_Init+0x216>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a4d      	ldr	r2, [pc, #308]	@ (80034dc <HAL_GPIO_Init+0x328>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00d      	beq.n	80033c6 <HAL_GPIO_Init+0x212>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a4c      	ldr	r2, [pc, #304]	@ (80034e0 <HAL_GPIO_Init+0x32c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d007      	beq.n	80033c2 <HAL_GPIO_Init+0x20e>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a4b      	ldr	r2, [pc, #300]	@ (80034e4 <HAL_GPIO_Init+0x330>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d101      	bne.n	80033be <HAL_GPIO_Init+0x20a>
 80033ba:	2307      	movs	r3, #7
 80033bc:	e00e      	b.n	80033dc <HAL_GPIO_Init+0x228>
 80033be:	2308      	movs	r3, #8
 80033c0:	e00c      	b.n	80033dc <HAL_GPIO_Init+0x228>
 80033c2:	2306      	movs	r3, #6
 80033c4:	e00a      	b.n	80033dc <HAL_GPIO_Init+0x228>
 80033c6:	2305      	movs	r3, #5
 80033c8:	e008      	b.n	80033dc <HAL_GPIO_Init+0x228>
 80033ca:	2304      	movs	r3, #4
 80033cc:	e006      	b.n	80033dc <HAL_GPIO_Init+0x228>
 80033ce:	2303      	movs	r3, #3
 80033d0:	e004      	b.n	80033dc <HAL_GPIO_Init+0x228>
 80033d2:	2302      	movs	r3, #2
 80033d4:	e002      	b.n	80033dc <HAL_GPIO_Init+0x228>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <HAL_GPIO_Init+0x228>
 80033da:	2300      	movs	r3, #0
 80033dc:	69fa      	ldr	r2, [r7, #28]
 80033de:	f002 0203 	and.w	r2, r2, #3
 80033e2:	0092      	lsls	r2, r2, #2
 80033e4:	4093      	lsls	r3, r2
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033ec:	4935      	ldr	r1, [pc, #212]	@ (80034c4 <HAL_GPIO_Init+0x310>)
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	089b      	lsrs	r3, r3, #2
 80033f2:	3302      	adds	r3, #2
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033fa:	4b3b      	ldr	r3, [pc, #236]	@ (80034e8 <HAL_GPIO_Init+0x334>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	43db      	mvns	r3, r3
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	4013      	ands	r3, r2
 8003408:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d003      	beq.n	800341e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4313      	orrs	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800341e:	4a32      	ldr	r2, [pc, #200]	@ (80034e8 <HAL_GPIO_Init+0x334>)
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003424:	4b30      	ldr	r3, [pc, #192]	@ (80034e8 <HAL_GPIO_Init+0x334>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	43db      	mvns	r3, r3
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4013      	ands	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d003      	beq.n	8003448 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	4313      	orrs	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003448:	4a27      	ldr	r2, [pc, #156]	@ (80034e8 <HAL_GPIO_Init+0x334>)
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800344e:	4b26      	ldr	r3, [pc, #152]	@ (80034e8 <HAL_GPIO_Init+0x334>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	43db      	mvns	r3, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4013      	ands	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003472:	4a1d      	ldr	r2, [pc, #116]	@ (80034e8 <HAL_GPIO_Init+0x334>)
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003478:	4b1b      	ldr	r3, [pc, #108]	@ (80034e8 <HAL_GPIO_Init+0x334>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	43db      	mvns	r3, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4013      	ands	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4313      	orrs	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800349c:	4a12      	ldr	r2, [pc, #72]	@ (80034e8 <HAL_GPIO_Init+0x334>)
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	3301      	adds	r3, #1
 80034a6:	61fb      	str	r3, [r7, #28]
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	2b0f      	cmp	r3, #15
 80034ac:	f67f ae90 	bls.w	80031d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	3724      	adds	r7, #36	@ 0x24
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40023800 	.word	0x40023800
 80034c4:	40013800 	.word	0x40013800
 80034c8:	40020000 	.word	0x40020000
 80034cc:	40020400 	.word	0x40020400
 80034d0:	40020800 	.word	0x40020800
 80034d4:	40020c00 	.word	0x40020c00
 80034d8:	40021000 	.word	0x40021000
 80034dc:	40021400 	.word	0x40021400
 80034e0:	40021800 	.word	0x40021800
 80034e4:	40021c00 	.word	0x40021c00
 80034e8:	40013c00 	.word	0x40013c00

080034ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691a      	ldr	r2, [r3, #16]
 80034fc:	887b      	ldrh	r3, [r7, #2]
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
 8003508:	e001      	b.n	800350e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800350a:	2300      	movs	r3, #0
 800350c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800350e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	807b      	strh	r3, [r7, #2]
 8003528:	4613      	mov	r3, r2
 800352a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800352c:	787b      	ldrb	r3, [r7, #1]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003532:	887a      	ldrh	r2, [r7, #2]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003538:	e003      	b.n	8003542 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800353a:	887b      	ldrh	r3, [r7, #2]
 800353c:	041a      	lsls	r2, r3, #16
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	619a      	str	r2, [r3, #24]
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
	...

08003550 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	4603      	mov	r3, r0
 8003558:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800355a:	4b08      	ldr	r3, [pc, #32]	@ (800357c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800355c:	695a      	ldr	r2, [r3, #20]
 800355e:	88fb      	ldrh	r3, [r7, #6]
 8003560:	4013      	ands	r3, r2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d006      	beq.n	8003574 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003566:	4a05      	ldr	r2, [pc, #20]	@ (800357c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003568:	88fb      	ldrh	r3, [r7, #6]
 800356a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800356c:	88fb      	ldrh	r3, [r7, #6]
 800356e:	4618      	mov	r0, r3
 8003570:	f7fe f8f0 	bl	8001754 <HAL_GPIO_EXTI_Callback>
  }
}
 8003574:	bf00      	nop
 8003576:	3708      	adds	r7, #8
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40013c00 	.word	0x40013c00

08003580 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af02      	add	r7, sp, #8
 8003586:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e059      	b.n	8003646 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d106      	bne.n	80035b2 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f007 fccf 	bl	800af50 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2203      	movs	r2, #3
 80035b6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035c0:	d102      	bne.n	80035c8 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f004 fadc 	bl	8007b8a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6818      	ldr	r0, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	7c1a      	ldrb	r2, [r3, #16]
 80035da:	f88d 2000 	strb.w	r2, [sp]
 80035de:	3304      	adds	r3, #4
 80035e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035e2:	f004 fa5d 	bl	8007aa0 <USB_CoreInit>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e026      	b.n	8003646 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2101      	movs	r1, #1
 80035fe:	4618      	mov	r0, r3
 8003600:	f004 fad4 	bl	8007bac <USB_SetCurrentMode>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d005      	beq.n	8003616 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2202      	movs	r2, #2
 800360e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e017      	b.n	8003646 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6818      	ldr	r0, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	7c1a      	ldrb	r2, [r3, #16]
 800361e:	f88d 2000 	strb.w	r2, [sp]
 8003622:	3304      	adds	r3, #4
 8003624:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003626:	f004 fc7d 	bl	8007f24 <USB_HostInit>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e004      	b.n	8003646 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800364e:	b590      	push	{r4, r7, lr}
 8003650:	b08b      	sub	sp, #44	@ 0x2c
 8003652:	af04      	add	r7, sp, #16
 8003654:	6078      	str	r0, [r7, #4]
 8003656:	4608      	mov	r0, r1
 8003658:	4611      	mov	r1, r2
 800365a:	461a      	mov	r2, r3
 800365c:	4603      	mov	r3, r0
 800365e:	70fb      	strb	r3, [r7, #3]
 8003660:	460b      	mov	r3, r1
 8003662:	70bb      	strb	r3, [r7, #2]
 8003664:	4613      	mov	r3, r2
 8003666:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003668:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800366a:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003672:	2b01      	cmp	r3, #1
 8003674:	d101      	bne.n	800367a <HAL_HCD_HC_Init+0x2c>
 8003676:	2302      	movs	r3, #2
 8003678:	e09d      	b.n	80037b6 <HAL_HCD_HC_Init+0x168>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003682:	78fa      	ldrb	r2, [r7, #3]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	1a9b      	subs	r3, r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	3319      	adds	r3, #25
 8003692:	2200      	movs	r2, #0
 8003694:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003696:	78fa      	ldrb	r2, [r7, #3]
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	1a9b      	subs	r3, r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	440b      	add	r3, r1
 80036a4:	3314      	adds	r3, #20
 80036a6:	787a      	ldrb	r2, [r7, #1]
 80036a8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80036aa:	78fa      	ldrb	r2, [r7, #3]
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	011b      	lsls	r3, r3, #4
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	440b      	add	r3, r1
 80036b8:	3315      	adds	r3, #21
 80036ba:	78fa      	ldrb	r2, [r7, #3]
 80036bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80036be:	78fa      	ldrb	r2, [r7, #3]
 80036c0:	6879      	ldr	r1, [r7, #4]
 80036c2:	4613      	mov	r3, r2
 80036c4:	011b      	lsls	r3, r3, #4
 80036c6:	1a9b      	subs	r3, r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	440b      	add	r3, r1
 80036cc:	3326      	adds	r3, #38	@ 0x26
 80036ce:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80036d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80036d4:	78fa      	ldrb	r2, [r7, #3]
 80036d6:	78bb      	ldrb	r3, [r7, #2]
 80036d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036dc:	b2d8      	uxtb	r0, r3
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	4613      	mov	r3, r2
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	1a9b      	subs	r3, r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	3316      	adds	r3, #22
 80036ec:	4602      	mov	r2, r0
 80036ee:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80036f0:	78fb      	ldrb	r3, [r7, #3]
 80036f2:	4619      	mov	r1, r3
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 fbc7 	bl	8003e88 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80036fa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	da0a      	bge.n	8003718 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	1a9b      	subs	r3, r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	3317      	adds	r3, #23
 8003712:	2201      	movs	r2, #1
 8003714:	701a      	strb	r2, [r3, #0]
 8003716:	e009      	b.n	800372c <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003718:	78fa      	ldrb	r2, [r7, #3]
 800371a:	6879      	ldr	r1, [r7, #4]
 800371c:	4613      	mov	r3, r2
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	1a9b      	subs	r3, r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	3317      	adds	r3, #23
 8003728:	2200      	movs	r2, #0
 800372a:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4618      	mov	r0, r3
 8003732:	f004 fd5b 	bl	80081ec <USB_GetHostSpeed>
 8003736:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003738:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800373c:	2b01      	cmp	r3, #1
 800373e:	d10b      	bne.n	8003758 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003740:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003744:	2b01      	cmp	r3, #1
 8003746:	d107      	bne.n	8003758 <HAL_HCD_HC_Init+0x10a>
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d104      	bne.n	8003758 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	2bbc      	cmp	r3, #188	@ 0xbc
 8003752:	d901      	bls.n	8003758 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003754:	23bc      	movs	r3, #188	@ 0xbc
 8003756:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003758:	78fa      	ldrb	r2, [r7, #3]
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	4613      	mov	r3, r2
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	1a9b      	subs	r3, r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	3318      	adds	r3, #24
 8003768:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800376c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800376e:	78fa      	ldrb	r2, [r7, #3]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	b298      	uxth	r0, r3
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	4613      	mov	r3, r2
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	1a9b      	subs	r3, r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	440b      	add	r3, r1
 8003780:	3328      	adds	r3, #40	@ 0x28
 8003782:	4602      	mov	r2, r0
 8003784:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	b29b      	uxth	r3, r3
 800378e:	787c      	ldrb	r4, [r7, #1]
 8003790:	78ba      	ldrb	r2, [r7, #2]
 8003792:	78f9      	ldrb	r1, [r7, #3]
 8003794:	9302      	str	r3, [sp, #8]
 8003796:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800379a:	9301      	str	r3, [sp, #4]
 800379c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	4623      	mov	r3, r4
 80037a4:	f004 fd4a 	bl	800823c <USB_HC_Init>
 80037a8:	4603      	mov	r3, r0
 80037aa:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	371c      	adds	r7, #28
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd90      	pop	{r4, r7, pc}

080037be <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b084      	sub	sp, #16
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
 80037c6:	460b      	mov	r3, r1
 80037c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d101      	bne.n	80037dc <HAL_HCD_HC_Halt+0x1e>
 80037d8:	2302      	movs	r3, #2
 80037da:	e00f      	b.n	80037fc <HAL_HCD_HC_Halt+0x3e>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	78fa      	ldrb	r2, [r7, #3]
 80037ea:	4611      	mov	r1, r2
 80037ec:	4618      	mov	r0, r3
 80037ee:	f005 f8dc 	bl	80089aa <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	4608      	mov	r0, r1
 800380e:	4611      	mov	r1, r2
 8003810:	461a      	mov	r2, r3
 8003812:	4603      	mov	r3, r0
 8003814:	70fb      	strb	r3, [r7, #3]
 8003816:	460b      	mov	r3, r1
 8003818:	70bb      	strb	r3, [r7, #2]
 800381a:	4613      	mov	r3, r2
 800381c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800381e:	78fa      	ldrb	r2, [r7, #3]
 8003820:	6879      	ldr	r1, [r7, #4]
 8003822:	4613      	mov	r3, r2
 8003824:	011b      	lsls	r3, r3, #4
 8003826:	1a9b      	subs	r3, r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	440b      	add	r3, r1
 800382c:	3317      	adds	r3, #23
 800382e:	78ba      	ldrb	r2, [r7, #2]
 8003830:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003832:	78fa      	ldrb	r2, [r7, #3]
 8003834:	6879      	ldr	r1, [r7, #4]
 8003836:	4613      	mov	r3, r2
 8003838:	011b      	lsls	r3, r3, #4
 800383a:	1a9b      	subs	r3, r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	440b      	add	r3, r1
 8003840:	3326      	adds	r3, #38	@ 0x26
 8003842:	787a      	ldrb	r2, [r7, #1]
 8003844:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003846:	7c3b      	ldrb	r3, [r7, #16]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d114      	bne.n	8003876 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800384c:	78fa      	ldrb	r2, [r7, #3]
 800384e:	6879      	ldr	r1, [r7, #4]
 8003850:	4613      	mov	r3, r2
 8003852:	011b      	lsls	r3, r3, #4
 8003854:	1a9b      	subs	r3, r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	440b      	add	r3, r1
 800385a:	332a      	adds	r3, #42	@ 0x2a
 800385c:	2203      	movs	r2, #3
 800385e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003860:	78fa      	ldrb	r2, [r7, #3]
 8003862:	6879      	ldr	r1, [r7, #4]
 8003864:	4613      	mov	r3, r2
 8003866:	011b      	lsls	r3, r3, #4
 8003868:	1a9b      	subs	r3, r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	440b      	add	r3, r1
 800386e:	3319      	adds	r3, #25
 8003870:	7f3a      	ldrb	r2, [r7, #28]
 8003872:	701a      	strb	r2, [r3, #0]
 8003874:	e009      	b.n	800388a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003876:	78fa      	ldrb	r2, [r7, #3]
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	4613      	mov	r3, r2
 800387c:	011b      	lsls	r3, r3, #4
 800387e:	1a9b      	subs	r3, r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	440b      	add	r3, r1
 8003884:	332a      	adds	r3, #42	@ 0x2a
 8003886:	2202      	movs	r2, #2
 8003888:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800388a:	787b      	ldrb	r3, [r7, #1]
 800388c:	2b03      	cmp	r3, #3
 800388e:	f200 8102 	bhi.w	8003a96 <HAL_HCD_HC_SubmitRequest+0x292>
 8003892:	a201      	add	r2, pc, #4	@ (adr r2, 8003898 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003898:	080038a9 	.word	0x080038a9
 800389c:	08003a81 	.word	0x08003a81
 80038a0:	0800396d 	.word	0x0800396d
 80038a4:	080039f7 	.word	0x080039f7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80038a8:	7c3b      	ldrb	r3, [r7, #16]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	f040 80f5 	bne.w	8003a9a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80038b0:	78bb      	ldrb	r3, [r7, #2]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d12d      	bne.n	8003912 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80038b6:	8b3b      	ldrh	r3, [r7, #24]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d109      	bne.n	80038d0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80038bc:	78fa      	ldrb	r2, [r7, #3]
 80038be:	6879      	ldr	r1, [r7, #4]
 80038c0:	4613      	mov	r3, r2
 80038c2:	011b      	lsls	r3, r3, #4
 80038c4:	1a9b      	subs	r3, r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	440b      	add	r3, r1
 80038ca:	333d      	adds	r3, #61	@ 0x3d
 80038cc:	2201      	movs	r2, #1
 80038ce:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80038d0:	78fa      	ldrb	r2, [r7, #3]
 80038d2:	6879      	ldr	r1, [r7, #4]
 80038d4:	4613      	mov	r3, r2
 80038d6:	011b      	lsls	r3, r3, #4
 80038d8:	1a9b      	subs	r3, r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	440b      	add	r3, r1
 80038de:	333d      	adds	r3, #61	@ 0x3d
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d10a      	bne.n	80038fc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80038e6:	78fa      	ldrb	r2, [r7, #3]
 80038e8:	6879      	ldr	r1, [r7, #4]
 80038ea:	4613      	mov	r3, r2
 80038ec:	011b      	lsls	r3, r3, #4
 80038ee:	1a9b      	subs	r3, r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	440b      	add	r3, r1
 80038f4:	332a      	adds	r3, #42	@ 0x2a
 80038f6:	2200      	movs	r2, #0
 80038f8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80038fa:	e0ce      	b.n	8003a9a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80038fc:	78fa      	ldrb	r2, [r7, #3]
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	4613      	mov	r3, r2
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	332a      	adds	r3, #42	@ 0x2a
 800390c:	2202      	movs	r2, #2
 800390e:	701a      	strb	r2, [r3, #0]
      break;
 8003910:	e0c3      	b.n	8003a9a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003912:	78fa      	ldrb	r2, [r7, #3]
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	1a9b      	subs	r3, r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	331a      	adds	r3, #26
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	2b01      	cmp	r3, #1
 8003926:	f040 80b8 	bne.w	8003a9a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800392a:	78fa      	ldrb	r2, [r7, #3]
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	011b      	lsls	r3, r3, #4
 8003932:	1a9b      	subs	r3, r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	440b      	add	r3, r1
 8003938:	333c      	adds	r3, #60	@ 0x3c
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10a      	bne.n	8003956 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003940:	78fa      	ldrb	r2, [r7, #3]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	1a9b      	subs	r3, r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	332a      	adds	r3, #42	@ 0x2a
 8003950:	2200      	movs	r2, #0
 8003952:	701a      	strb	r2, [r3, #0]
      break;
 8003954:	e0a1      	b.n	8003a9a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003956:	78fa      	ldrb	r2, [r7, #3]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	011b      	lsls	r3, r3, #4
 800395e:	1a9b      	subs	r3, r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	332a      	adds	r3, #42	@ 0x2a
 8003966:	2202      	movs	r2, #2
 8003968:	701a      	strb	r2, [r3, #0]
      break;
 800396a:	e096      	b.n	8003a9a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800396c:	78bb      	ldrb	r3, [r7, #2]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d120      	bne.n	80039b4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003972:	78fa      	ldrb	r2, [r7, #3]
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	1a9b      	subs	r3, r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	333d      	adds	r3, #61	@ 0x3d
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d10a      	bne.n	800399e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	4613      	mov	r3, r2
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	332a      	adds	r3, #42	@ 0x2a
 8003998:	2200      	movs	r2, #0
 800399a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800399c:	e07e      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	332a      	adds	r3, #42	@ 0x2a
 80039ae:	2202      	movs	r2, #2
 80039b0:	701a      	strb	r2, [r3, #0]
      break;
 80039b2:	e073      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80039b4:	78fa      	ldrb	r2, [r7, #3]
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	4613      	mov	r3, r2
 80039ba:	011b      	lsls	r3, r3, #4
 80039bc:	1a9b      	subs	r3, r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	333c      	adds	r3, #60	@ 0x3c
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d10a      	bne.n	80039e0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80039ca:	78fa      	ldrb	r2, [r7, #3]
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	4613      	mov	r3, r2
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	1a9b      	subs	r3, r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	440b      	add	r3, r1
 80039d8:	332a      	adds	r3, #42	@ 0x2a
 80039da:	2200      	movs	r2, #0
 80039dc:	701a      	strb	r2, [r3, #0]
      break;
 80039de:	e05d      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80039e0:	78fa      	ldrb	r2, [r7, #3]
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	4613      	mov	r3, r2
 80039e6:	011b      	lsls	r3, r3, #4
 80039e8:	1a9b      	subs	r3, r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	332a      	adds	r3, #42	@ 0x2a
 80039f0:	2202      	movs	r2, #2
 80039f2:	701a      	strb	r2, [r3, #0]
      break;
 80039f4:	e052      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80039f6:	78bb      	ldrb	r3, [r7, #2]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d120      	bne.n	8003a3e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80039fc:	78fa      	ldrb	r2, [r7, #3]
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	4613      	mov	r3, r2
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	1a9b      	subs	r3, r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	333d      	adds	r3, #61	@ 0x3d
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10a      	bne.n	8003a28 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a12:	78fa      	ldrb	r2, [r7, #3]
 8003a14:	6879      	ldr	r1, [r7, #4]
 8003a16:	4613      	mov	r3, r2
 8003a18:	011b      	lsls	r3, r3, #4
 8003a1a:	1a9b      	subs	r3, r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	440b      	add	r3, r1
 8003a20:	332a      	adds	r3, #42	@ 0x2a
 8003a22:	2200      	movs	r2, #0
 8003a24:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003a26:	e039      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a28:	78fa      	ldrb	r2, [r7, #3]
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	011b      	lsls	r3, r3, #4
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	332a      	adds	r3, #42	@ 0x2a
 8003a38:	2202      	movs	r2, #2
 8003a3a:	701a      	strb	r2, [r3, #0]
      break;
 8003a3c:	e02e      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003a3e:	78fa      	ldrb	r2, [r7, #3]
 8003a40:	6879      	ldr	r1, [r7, #4]
 8003a42:	4613      	mov	r3, r2
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	1a9b      	subs	r3, r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	440b      	add	r3, r1
 8003a4c:	333c      	adds	r3, #60	@ 0x3c
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10a      	bne.n	8003a6a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a54:	78fa      	ldrb	r2, [r7, #3]
 8003a56:	6879      	ldr	r1, [r7, #4]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	011b      	lsls	r3, r3, #4
 8003a5c:	1a9b      	subs	r3, r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	440b      	add	r3, r1
 8003a62:	332a      	adds	r3, #42	@ 0x2a
 8003a64:	2200      	movs	r2, #0
 8003a66:	701a      	strb	r2, [r3, #0]
      break;
 8003a68:	e018      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a6a:	78fa      	ldrb	r2, [r7, #3]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	440b      	add	r3, r1
 8003a78:	332a      	adds	r3, #42	@ 0x2a
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	701a      	strb	r2, [r3, #0]
      break;
 8003a7e:	e00d      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a80:	78fa      	ldrb	r2, [r7, #3]
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	4613      	mov	r3, r2
 8003a86:	011b      	lsls	r3, r3, #4
 8003a88:	1a9b      	subs	r3, r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	440b      	add	r3, r1
 8003a8e:	332a      	adds	r3, #42	@ 0x2a
 8003a90:	2200      	movs	r2, #0
 8003a92:	701a      	strb	r2, [r3, #0]
      break;
 8003a94:	e002      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003a96:	bf00      	nop
 8003a98:	e000      	b.n	8003a9c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003a9a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003a9c:	78fa      	ldrb	r2, [r7, #3]
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	1a9b      	subs	r3, r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	440b      	add	r3, r1
 8003aaa:	332c      	adds	r3, #44	@ 0x2c
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003ab0:	78fa      	ldrb	r2, [r7, #3]
 8003ab2:	8b39      	ldrh	r1, [r7, #24]
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	1a9b      	subs	r3, r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	4403      	add	r3, r0
 8003ac0:	3334      	adds	r3, #52	@ 0x34
 8003ac2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	334c      	adds	r3, #76	@ 0x4c
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	3338      	adds	r3, #56	@ 0x38
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	011b      	lsls	r3, r3, #4
 8003af4:	1a9b      	subs	r3, r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	3315      	adds	r3, #21
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003b00:	78fa      	ldrb	r2, [r7, #3]
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	4613      	mov	r3, r2
 8003b06:	011b      	lsls	r3, r3, #4
 8003b08:	1a9b      	subs	r3, r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	440b      	add	r3, r1
 8003b0e:	334d      	adds	r3, #77	@ 0x4d
 8003b10:	2200      	movs	r2, #0
 8003b12:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6818      	ldr	r0, [r3, #0]
 8003b18:	78fa      	ldrb	r2, [r7, #3]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	1a9b      	subs	r3, r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	3310      	adds	r3, #16
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	4413      	add	r3, r2
 8003b28:	1d19      	adds	r1, r3, #4
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	799b      	ldrb	r3, [r3, #6]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	f004 fcb0 	bl	8008494 <USB_HC_StartXfer>
 8003b34:	4603      	mov	r3, r0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop

08003b40 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f004 f99e 	bl	8007e98 <USB_GetMode>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	f040 80fb 	bne.w	8003d5a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f004 f961 	bl	8007e30 <USB_ReadInterrupts>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f000 80f1 	beq.w	8003d58 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f004 f958 	bl	8007e30 <USB_ReadInterrupts>
 8003b80:	4603      	mov	r3, r0
 8003b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b8a:	d104      	bne.n	8003b96 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003b94:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f004 f948 	bl	8007e30 <USB_ReadInterrupts>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ba6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003baa:	d104      	bne.n	8003bb6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003bb4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f004 f938 	bl	8007e30 <USB_ReadInterrupts>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003bc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bca:	d104      	bne.n	8003bd6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003bd4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f004 f928 	bl	8007e30 <USB_ReadInterrupts>
 8003be0:	4603      	mov	r3, r0
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d103      	bne.n	8003bf2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f004 f91a 	bl	8007e30 <USB_ReadInterrupts>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c06:	d120      	bne.n	8003c4a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003c10:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d113      	bne.n	8003c4a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003c22:	2110      	movs	r1, #16
 8003c24:	6938      	ldr	r0, [r7, #16]
 8003c26:	f004 f80d 	bl	8007c44 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003c2a:	6938      	ldr	r0, [r7, #16]
 8003c2c:	f004 f83c 	bl	8007ca8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	7a5b      	ldrb	r3, [r3, #9]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d105      	bne.n	8003c44 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f004 fa34 	bl	80080ac <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f007 fa01 	bl	800b04c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f004 f8ee 	bl	8007e30 <USB_ReadInterrupts>
 8003c54:	4603      	mov	r3, r0
 8003c56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c5e:	d102      	bne.n	8003c66 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f001 fd4d 	bl	8005700 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f004 f8e0 	bl	8007e30 <USB_ReadInterrupts>
 8003c70:	4603      	mov	r3, r0
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d106      	bne.n	8003c88 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f007 f9ca 	bl	800b014 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2208      	movs	r2, #8
 8003c86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f004 f8cf 	bl	8007e30 <USB_ReadInterrupts>
 8003c92:	4603      	mov	r3, r0
 8003c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c9c:	d139      	bne.n	8003d12 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f004 fe70 	bl	8008988 <USB_HC_ReadInterrupt>
 8003ca8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003caa:	2300      	movs	r3, #0
 8003cac:	617b      	str	r3, [r7, #20]
 8003cae:	e025      	b.n	8003cfc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	f003 030f 	and.w	r3, r3, #15
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8003cbc:	f003 0301 	and.w	r3, r3, #1
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d018      	beq.n	8003cf6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	015a      	lsls	r2, r3, #5
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4413      	add	r3, r2
 8003ccc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cda:	d106      	bne.n	8003cea <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f905 	bl	8003ef2 <HCD_HC_IN_IRQHandler>
 8003ce8:	e005      	b.n	8003cf6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	4619      	mov	r1, r3
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f000 ff67 	bl	8004bc4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	795b      	ldrb	r3, [r3, #5]
 8003d00:	461a      	mov	r2, r3
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d3d3      	bcc.n	8003cb0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f004 f88a 	bl	8007e30 <USB_ReadInterrupts>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f003 0310 	and.w	r3, r3, #16
 8003d22:	2b10      	cmp	r3, #16
 8003d24:	d101      	bne.n	8003d2a <HAL_HCD_IRQHandler+0x1ea>
 8003d26:	2301      	movs	r3, #1
 8003d28:	e000      	b.n	8003d2c <HAL_HCD_IRQHandler+0x1ec>
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d014      	beq.n	8003d5a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699a      	ldr	r2, [r3, #24]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0210 	bic.w	r2, r2, #16
 8003d3e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f001 fbfe 	bl	8005542 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	699a      	ldr	r2, [r3, #24]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f042 0210 	orr.w	r2, r2, #16
 8003d54:	619a      	str	r2, [r3, #24]
 8003d56:	e000      	b.n	8003d5a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003d58:	bf00      	nop
    }
  }
}
 8003d5a:	3718      	adds	r7, #24
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d101      	bne.n	8003d76 <HAL_HCD_Start+0x16>
 8003d72:	2302      	movs	r3, #2
 8003d74:	e013      	b.n	8003d9e <HAL_HCD_Start+0x3e>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2101      	movs	r1, #1
 8003d84:	4618      	mov	r0, r3
 8003d86:	f004 f9f8 	bl	800817a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f003 feea 	bl	8007b68 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b082      	sub	sp, #8
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d101      	bne.n	8003dbc <HAL_HCD_Stop+0x16>
 8003db8:	2302      	movs	r3, #2
 8003dba:	e00d      	b.n	8003dd8 <HAL_HCD_Stop+0x32>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f004 ff4b 	bl	8008c64 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3708      	adds	r7, #8
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f004 f99a 	bl	8008126 <USB_ResetPort>
 8003df2:	4603      	mov	r3, r0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	460b      	mov	r3, r1
 8003e06:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003e08:	78fa      	ldrb	r2, [r7, #3]
 8003e0a:	6879      	ldr	r1, [r7, #4]
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	011b      	lsls	r3, r3, #4
 8003e10:	1a9b      	subs	r3, r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	440b      	add	r3, r1
 8003e16:	334c      	adds	r3, #76	@ 0x4c
 8003e18:	781b      	ldrb	r3, [r3, #0]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr

08003e26 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
 8003e2e:	460b      	mov	r3, r1
 8003e30:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	3338      	adds	r3, #56	@ 0x38
 8003e42:	681b      	ldr	r3, [r3, #0]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f004 f9dc 	bl	800821a <USB_GetCurrentFrame>
 8003e62:	4603      	mov	r3, r0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3708      	adds	r7, #8
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f004 f9b7 	bl	80081ec <USB_GetHostSpeed>
 8003e7e:	4603      	mov	r3, r0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	331a      	adds	r3, #26
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	331b      	adds	r3, #27
 8003eb8:	2200      	movs	r2, #0
 8003eba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003ebc:	78fa      	ldrb	r2, [r7, #3]
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	011b      	lsls	r3, r3, #4
 8003ec4:	1a9b      	subs	r3, r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	3325      	adds	r3, #37	@ 0x25
 8003ecc:	2200      	movs	r2, #0
 8003ece:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	1a9b      	subs	r3, r3, r2
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	3324      	adds	r3, #36	@ 0x24
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b086      	sub	sp, #24
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
 8003efa:	460b      	mov	r3, r1
 8003efc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	78fa      	ldrb	r2, [r7, #3]
 8003f0e:	4611      	mov	r1, r2
 8003f10:	4618      	mov	r0, r3
 8003f12:	f003 ffa0 	bl	8007e56 <USB_ReadChInterrupts>
 8003f16:	4603      	mov	r3, r0
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b04      	cmp	r3, #4
 8003f1e:	d11a      	bne.n	8003f56 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003f20:	78fb      	ldrb	r3, [r7, #3]
 8003f22:	015a      	lsls	r2, r3, #5
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	4413      	add	r3, r2
 8003f28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	2304      	movs	r3, #4
 8003f30:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003f32:	78fa      	ldrb	r2, [r7, #3]
 8003f34:	6879      	ldr	r1, [r7, #4]
 8003f36:	4613      	mov	r3, r2
 8003f38:	011b      	lsls	r3, r3, #4
 8003f3a:	1a9b      	subs	r3, r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	440b      	add	r3, r1
 8003f40:	334d      	adds	r3, #77	@ 0x4d
 8003f42:	2207      	movs	r2, #7
 8003f44:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	78fa      	ldrb	r2, [r7, #3]
 8003f4c:	4611      	mov	r1, r2
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f004 fd2b 	bl	80089aa <USB_HC_Halt>
 8003f54:	e09e      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	78fa      	ldrb	r2, [r7, #3]
 8003f5c:	4611      	mov	r1, r2
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f003 ff79 	bl	8007e56 <USB_ReadChInterrupts>
 8003f64:	4603      	mov	r3, r0
 8003f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f6e:	d11b      	bne.n	8003fa8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003f70:	78fb      	ldrb	r3, [r7, #3]
 8003f72:	015a      	lsls	r2, r3, #5
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	4413      	add	r3, r2
 8003f78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f82:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003f84:	78fa      	ldrb	r2, [r7, #3]
 8003f86:	6879      	ldr	r1, [r7, #4]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	011b      	lsls	r3, r3, #4
 8003f8c:	1a9b      	subs	r3, r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	334d      	adds	r3, #77	@ 0x4d
 8003f94:	2208      	movs	r2, #8
 8003f96:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	78fa      	ldrb	r2, [r7, #3]
 8003f9e:	4611      	mov	r1, r2
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f004 fd02 	bl	80089aa <USB_HC_Halt>
 8003fa6:	e075      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	78fa      	ldrb	r2, [r7, #3]
 8003fae:	4611      	mov	r1, r2
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f003 ff50 	bl	8007e56 <USB_ReadChInterrupts>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	f003 0308 	and.w	r3, r3, #8
 8003fbc:	2b08      	cmp	r3, #8
 8003fbe:	d11a      	bne.n	8003ff6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003fc0:	78fb      	ldrb	r3, [r7, #3]
 8003fc2:	015a      	lsls	r2, r3, #5
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fcc:	461a      	mov	r2, r3
 8003fce:	2308      	movs	r3, #8
 8003fd0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003fd2:	78fa      	ldrb	r2, [r7, #3]
 8003fd4:	6879      	ldr	r1, [r7, #4]
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	011b      	lsls	r3, r3, #4
 8003fda:	1a9b      	subs	r3, r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	440b      	add	r3, r1
 8003fe0:	334d      	adds	r3, #77	@ 0x4d
 8003fe2:	2206      	movs	r2, #6
 8003fe4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	78fa      	ldrb	r2, [r7, #3]
 8003fec:	4611      	mov	r1, r2
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f004 fcdb 	bl	80089aa <USB_HC_Halt>
 8003ff4:	e04e      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	78fa      	ldrb	r2, [r7, #3]
 8003ffc:	4611      	mov	r1, r2
 8003ffe:	4618      	mov	r0, r3
 8004000:	f003 ff29 	bl	8007e56 <USB_ReadChInterrupts>
 8004004:	4603      	mov	r3, r0
 8004006:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800400a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800400e:	d11b      	bne.n	8004048 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004010:	78fb      	ldrb	r3, [r7, #3]
 8004012:	015a      	lsls	r2, r3, #5
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	4413      	add	r3, r2
 8004018:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800401c:	461a      	mov	r2, r3
 800401e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004022:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004024:	78fa      	ldrb	r2, [r7, #3]
 8004026:	6879      	ldr	r1, [r7, #4]
 8004028:	4613      	mov	r3, r2
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	1a9b      	subs	r3, r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	440b      	add	r3, r1
 8004032:	334d      	adds	r3, #77	@ 0x4d
 8004034:	2209      	movs	r2, #9
 8004036:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	78fa      	ldrb	r2, [r7, #3]
 800403e:	4611      	mov	r1, r2
 8004040:	4618      	mov	r0, r3
 8004042:	f004 fcb2 	bl	80089aa <USB_HC_Halt>
 8004046:	e025      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	78fa      	ldrb	r2, [r7, #3]
 800404e:	4611      	mov	r1, r2
 8004050:	4618      	mov	r0, r3
 8004052:	f003 ff00 	bl	8007e56 <USB_ReadChInterrupts>
 8004056:	4603      	mov	r3, r0
 8004058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800405c:	2b80      	cmp	r3, #128	@ 0x80
 800405e:	d119      	bne.n	8004094 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004060:	78fb      	ldrb	r3, [r7, #3]
 8004062:	015a      	lsls	r2, r3, #5
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	4413      	add	r3, r2
 8004068:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800406c:	461a      	mov	r2, r3
 800406e:	2380      	movs	r3, #128	@ 0x80
 8004070:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004072:	78fa      	ldrb	r2, [r7, #3]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	440b      	add	r3, r1
 8004080:	334d      	adds	r3, #77	@ 0x4d
 8004082:	2207      	movs	r2, #7
 8004084:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	78fa      	ldrb	r2, [r7, #3]
 800408c:	4611      	mov	r1, r2
 800408e:	4618      	mov	r0, r3
 8004090:	f004 fc8b 	bl	80089aa <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	78fa      	ldrb	r2, [r7, #3]
 800409a:	4611      	mov	r1, r2
 800409c:	4618      	mov	r0, r3
 800409e:	f003 feda 	bl	8007e56 <USB_ReadChInterrupts>
 80040a2:	4603      	mov	r3, r0
 80040a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040ac:	d112      	bne.n	80040d4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	78fa      	ldrb	r2, [r7, #3]
 80040b4:	4611      	mov	r1, r2
 80040b6:	4618      	mov	r0, r3
 80040b8:	f004 fc77 	bl	80089aa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80040bc:	78fb      	ldrb	r3, [r7, #3]
 80040be:	015a      	lsls	r2, r3, #5
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4413      	add	r3, r2
 80040c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040c8:	461a      	mov	r2, r3
 80040ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040ce:	6093      	str	r3, [r2, #8]
 80040d0:	f000 bd75 	b.w	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	78fa      	ldrb	r2, [r7, #3]
 80040da:	4611      	mov	r1, r2
 80040dc:	4618      	mov	r0, r3
 80040de:	f003 feba 	bl	8007e56 <USB_ReadChInterrupts>
 80040e2:	4603      	mov	r3, r0
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	f040 8128 	bne.w	800433e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80040ee:	78fb      	ldrb	r3, [r7, #3]
 80040f0:	015a      	lsls	r2, r3, #5
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	4413      	add	r3, r2
 80040f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040fa:	461a      	mov	r2, r3
 80040fc:	2320      	movs	r3, #32
 80040fe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004100:	78fa      	ldrb	r2, [r7, #3]
 8004102:	6879      	ldr	r1, [r7, #4]
 8004104:	4613      	mov	r3, r2
 8004106:	011b      	lsls	r3, r3, #4
 8004108:	1a9b      	subs	r3, r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	440b      	add	r3, r1
 800410e:	331b      	adds	r3, #27
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	2b01      	cmp	r3, #1
 8004114:	d119      	bne.n	800414a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004116:	78fa      	ldrb	r2, [r7, #3]
 8004118:	6879      	ldr	r1, [r7, #4]
 800411a:	4613      	mov	r3, r2
 800411c:	011b      	lsls	r3, r3, #4
 800411e:	1a9b      	subs	r3, r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	440b      	add	r3, r1
 8004124:	331b      	adds	r3, #27
 8004126:	2200      	movs	r2, #0
 8004128:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800412a:	78fb      	ldrb	r3, [r7, #3]
 800412c:	015a      	lsls	r2, r3, #5
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	4413      	add	r3, r2
 8004132:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	0151      	lsls	r1, r2, #5
 800413c:	693a      	ldr	r2, [r7, #16]
 800413e:	440a      	add	r2, r1
 8004140:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004144:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004148:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	799b      	ldrb	r3, [r3, #6]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d01b      	beq.n	800418a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004152:	78fa      	ldrb	r2, [r7, #3]
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	4613      	mov	r3, r2
 8004158:	011b      	lsls	r3, r3, #4
 800415a:	1a9b      	subs	r3, r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	3330      	adds	r3, #48	@ 0x30
 8004162:	6819      	ldr	r1, [r3, #0]
 8004164:	78fb      	ldrb	r3, [r7, #3]
 8004166:	015a      	lsls	r2, r3, #5
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	4413      	add	r3, r2
 800416c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004176:	78fa      	ldrb	r2, [r7, #3]
 8004178:	1ac9      	subs	r1, r1, r3
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	4613      	mov	r3, r2
 800417e:	011b      	lsls	r3, r3, #4
 8004180:	1a9b      	subs	r3, r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4403      	add	r3, r0
 8004186:	3338      	adds	r3, #56	@ 0x38
 8004188:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800418a:	78fa      	ldrb	r2, [r7, #3]
 800418c:	6879      	ldr	r1, [r7, #4]
 800418e:	4613      	mov	r3, r2
 8004190:	011b      	lsls	r3, r3, #4
 8004192:	1a9b      	subs	r3, r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	440b      	add	r3, r1
 8004198:	334d      	adds	r3, #77	@ 0x4d
 800419a:	2201      	movs	r2, #1
 800419c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800419e:	78fa      	ldrb	r2, [r7, #3]
 80041a0:	6879      	ldr	r1, [r7, #4]
 80041a2:	4613      	mov	r3, r2
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	1a9b      	subs	r3, r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	3344      	adds	r3, #68	@ 0x44
 80041ae:	2200      	movs	r2, #0
 80041b0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80041b2:	78fb      	ldrb	r3, [r7, #3]
 80041b4:	015a      	lsls	r2, r3, #5
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	4413      	add	r3, r2
 80041ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041be:	461a      	mov	r2, r3
 80041c0:	2301      	movs	r3, #1
 80041c2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041c4:	78fa      	ldrb	r2, [r7, #3]
 80041c6:	6879      	ldr	r1, [r7, #4]
 80041c8:	4613      	mov	r3, r2
 80041ca:	011b      	lsls	r3, r3, #4
 80041cc:	1a9b      	subs	r3, r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	3326      	adds	r3, #38	@ 0x26
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80041da:	78fa      	ldrb	r2, [r7, #3]
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	4613      	mov	r3, r2
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	1a9b      	subs	r3, r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	440b      	add	r3, r1
 80041e8:	3326      	adds	r3, #38	@ 0x26
 80041ea:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d110      	bne.n	8004212 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	78fa      	ldrb	r2, [r7, #3]
 80041f6:	4611      	mov	r1, r2
 80041f8:	4618      	mov	r0, r3
 80041fa:	f004 fbd6 	bl	80089aa <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80041fe:	78fb      	ldrb	r3, [r7, #3]
 8004200:	015a      	lsls	r2, r3, #5
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	4413      	add	r3, r2
 8004206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800420a:	461a      	mov	r2, r3
 800420c:	2310      	movs	r3, #16
 800420e:	6093      	str	r3, [r2, #8]
 8004210:	e03d      	b.n	800428e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004212:	78fa      	ldrb	r2, [r7, #3]
 8004214:	6879      	ldr	r1, [r7, #4]
 8004216:	4613      	mov	r3, r2
 8004218:	011b      	lsls	r3, r3, #4
 800421a:	1a9b      	subs	r3, r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	440b      	add	r3, r1
 8004220:	3326      	adds	r3, #38	@ 0x26
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	2b03      	cmp	r3, #3
 8004226:	d00a      	beq.n	800423e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004228:	78fa      	ldrb	r2, [r7, #3]
 800422a:	6879      	ldr	r1, [r7, #4]
 800422c:	4613      	mov	r3, r2
 800422e:	011b      	lsls	r3, r3, #4
 8004230:	1a9b      	subs	r3, r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	440b      	add	r3, r1
 8004236:	3326      	adds	r3, #38	@ 0x26
 8004238:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800423a:	2b01      	cmp	r3, #1
 800423c:	d127      	bne.n	800428e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800423e:	78fb      	ldrb	r3, [r7, #3]
 8004240:	015a      	lsls	r2, r3, #5
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4413      	add	r3, r2
 8004246:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	0151      	lsls	r1, r2, #5
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	440a      	add	r2, r1
 8004254:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004258:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800425c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800425e:	78fa      	ldrb	r2, [r7, #3]
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	4613      	mov	r3, r2
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	1a9b      	subs	r3, r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	334c      	adds	r3, #76	@ 0x4c
 800426e:	2201      	movs	r2, #1
 8004270:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004272:	78fa      	ldrb	r2, [r7, #3]
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	4613      	mov	r3, r2
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	1a9b      	subs	r3, r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	440b      	add	r3, r1
 8004280:	334c      	adds	r3, #76	@ 0x4c
 8004282:	781a      	ldrb	r2, [r3, #0]
 8004284:	78fb      	ldrb	r3, [r7, #3]
 8004286:	4619      	mov	r1, r3
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f006 feed 	bl	800b068 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	799b      	ldrb	r3, [r3, #6]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d13b      	bne.n	800430e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004296:	78fa      	ldrb	r2, [r7, #3]
 8004298:	6879      	ldr	r1, [r7, #4]
 800429a:	4613      	mov	r3, r2
 800429c:	011b      	lsls	r3, r3, #4
 800429e:	1a9b      	subs	r3, r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	440b      	add	r3, r1
 80042a4:	3338      	adds	r3, #56	@ 0x38
 80042a6:	6819      	ldr	r1, [r3, #0]
 80042a8:	78fa      	ldrb	r2, [r7, #3]
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	4613      	mov	r3, r2
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	1a9b      	subs	r3, r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	4403      	add	r3, r0
 80042b6:	3328      	adds	r3, #40	@ 0x28
 80042b8:	881b      	ldrh	r3, [r3, #0]
 80042ba:	440b      	add	r3, r1
 80042bc:	1e59      	subs	r1, r3, #1
 80042be:	78fa      	ldrb	r2, [r7, #3]
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	4613      	mov	r3, r2
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	1a9b      	subs	r3, r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	4403      	add	r3, r0
 80042cc:	3328      	adds	r3, #40	@ 0x28
 80042ce:	881b      	ldrh	r3, [r3, #0]
 80042d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 8470 	beq.w	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80042de:	78fa      	ldrb	r2, [r7, #3]
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	440b      	add	r3, r1
 80042ec:	333c      	adds	r3, #60	@ 0x3c
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	78fa      	ldrb	r2, [r7, #3]
 80042f2:	f083 0301 	eor.w	r3, r3, #1
 80042f6:	b2d8      	uxtb	r0, r3
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	4613      	mov	r3, r2
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	1a9b      	subs	r3, r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	333c      	adds	r3, #60	@ 0x3c
 8004306:	4602      	mov	r2, r0
 8004308:	701a      	strb	r2, [r3, #0]
 800430a:	f000 bc58 	b.w	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800430e:	78fa      	ldrb	r2, [r7, #3]
 8004310:	6879      	ldr	r1, [r7, #4]
 8004312:	4613      	mov	r3, r2
 8004314:	011b      	lsls	r3, r3, #4
 8004316:	1a9b      	subs	r3, r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	440b      	add	r3, r1
 800431c:	333c      	adds	r3, #60	@ 0x3c
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	78fa      	ldrb	r2, [r7, #3]
 8004322:	f083 0301 	eor.w	r3, r3, #1
 8004326:	b2d8      	uxtb	r0, r3
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	4613      	mov	r3, r2
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	1a9b      	subs	r3, r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	440b      	add	r3, r1
 8004334:	333c      	adds	r3, #60	@ 0x3c
 8004336:	4602      	mov	r2, r0
 8004338:	701a      	strb	r2, [r3, #0]
 800433a:	f000 bc40 	b.w	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	78fa      	ldrb	r2, [r7, #3]
 8004344:	4611      	mov	r1, r2
 8004346:	4618      	mov	r0, r3
 8004348:	f003 fd85 	bl	8007e56 <USB_ReadChInterrupts>
 800434c:	4603      	mov	r3, r0
 800434e:	f003 0320 	and.w	r3, r3, #32
 8004352:	2b20      	cmp	r3, #32
 8004354:	d131      	bne.n	80043ba <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004356:	78fb      	ldrb	r3, [r7, #3]
 8004358:	015a      	lsls	r2, r3, #5
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	4413      	add	r3, r2
 800435e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004362:	461a      	mov	r2, r3
 8004364:	2320      	movs	r3, #32
 8004366:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004368:	78fa      	ldrb	r2, [r7, #3]
 800436a:	6879      	ldr	r1, [r7, #4]
 800436c:	4613      	mov	r3, r2
 800436e:	011b      	lsls	r3, r3, #4
 8004370:	1a9b      	subs	r3, r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	331a      	adds	r3, #26
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	2b01      	cmp	r3, #1
 800437c:	f040 841f 	bne.w	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004380:	78fa      	ldrb	r2, [r7, #3]
 8004382:	6879      	ldr	r1, [r7, #4]
 8004384:	4613      	mov	r3, r2
 8004386:	011b      	lsls	r3, r3, #4
 8004388:	1a9b      	subs	r3, r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	331b      	adds	r3, #27
 8004390:	2201      	movs	r2, #1
 8004392:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004394:	78fa      	ldrb	r2, [r7, #3]
 8004396:	6879      	ldr	r1, [r7, #4]
 8004398:	4613      	mov	r3, r2
 800439a:	011b      	lsls	r3, r3, #4
 800439c:	1a9b      	subs	r3, r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	440b      	add	r3, r1
 80043a2:	334d      	adds	r3, #77	@ 0x4d
 80043a4:	2203      	movs	r2, #3
 80043a6:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	78fa      	ldrb	r2, [r7, #3]
 80043ae:	4611      	mov	r1, r2
 80043b0:	4618      	mov	r0, r3
 80043b2:	f004 fafa 	bl	80089aa <USB_HC_Halt>
 80043b6:	f000 bc02 	b.w	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	78fa      	ldrb	r2, [r7, #3]
 80043c0:	4611      	mov	r1, r2
 80043c2:	4618      	mov	r0, r3
 80043c4:	f003 fd47 	bl	8007e56 <USB_ReadChInterrupts>
 80043c8:	4603      	mov	r3, r0
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	f040 8305 	bne.w	80049de <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80043d4:	78fb      	ldrb	r3, [r7, #3]
 80043d6:	015a      	lsls	r2, r3, #5
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	4413      	add	r3, r2
 80043dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043e0:	461a      	mov	r2, r3
 80043e2:	2302      	movs	r3, #2
 80043e4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80043e6:	78fa      	ldrb	r2, [r7, #3]
 80043e8:	6879      	ldr	r1, [r7, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	011b      	lsls	r3, r3, #4
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	440b      	add	r3, r1
 80043f4:	334d      	adds	r3, #77	@ 0x4d
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d114      	bne.n	8004426 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043fc:	78fa      	ldrb	r2, [r7, #3]
 80043fe:	6879      	ldr	r1, [r7, #4]
 8004400:	4613      	mov	r3, r2
 8004402:	011b      	lsls	r3, r3, #4
 8004404:	1a9b      	subs	r3, r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	334d      	adds	r3, #77	@ 0x4d
 800440c:	2202      	movs	r2, #2
 800440e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004410:	78fa      	ldrb	r2, [r7, #3]
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	4613      	mov	r3, r2
 8004416:	011b      	lsls	r3, r3, #4
 8004418:	1a9b      	subs	r3, r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	440b      	add	r3, r1
 800441e:	334c      	adds	r3, #76	@ 0x4c
 8004420:	2201      	movs	r2, #1
 8004422:	701a      	strb	r2, [r3, #0]
 8004424:	e2cc      	b.n	80049c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004426:	78fa      	ldrb	r2, [r7, #3]
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	4613      	mov	r3, r2
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	1a9b      	subs	r3, r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	440b      	add	r3, r1
 8004434:	334d      	adds	r3, #77	@ 0x4d
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	2b06      	cmp	r3, #6
 800443a:	d114      	bne.n	8004466 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800443c:	78fa      	ldrb	r2, [r7, #3]
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	011b      	lsls	r3, r3, #4
 8004444:	1a9b      	subs	r3, r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	334d      	adds	r3, #77	@ 0x4d
 800444c:	2202      	movs	r2, #2
 800444e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004450:	78fa      	ldrb	r2, [r7, #3]
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	4613      	mov	r3, r2
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	1a9b      	subs	r3, r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	440b      	add	r3, r1
 800445e:	334c      	adds	r3, #76	@ 0x4c
 8004460:	2205      	movs	r2, #5
 8004462:	701a      	strb	r2, [r3, #0]
 8004464:	e2ac      	b.n	80049c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004466:	78fa      	ldrb	r2, [r7, #3]
 8004468:	6879      	ldr	r1, [r7, #4]
 800446a:	4613      	mov	r3, r2
 800446c:	011b      	lsls	r3, r3, #4
 800446e:	1a9b      	subs	r3, r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	440b      	add	r3, r1
 8004474:	334d      	adds	r3, #77	@ 0x4d
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	2b07      	cmp	r3, #7
 800447a:	d00b      	beq.n	8004494 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800447c:	78fa      	ldrb	r2, [r7, #3]
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	4613      	mov	r3, r2
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	440b      	add	r3, r1
 800448a:	334d      	adds	r3, #77	@ 0x4d
 800448c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800448e:	2b09      	cmp	r3, #9
 8004490:	f040 80a6 	bne.w	80045e0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004494:	78fa      	ldrb	r2, [r7, #3]
 8004496:	6879      	ldr	r1, [r7, #4]
 8004498:	4613      	mov	r3, r2
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	1a9b      	subs	r3, r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	440b      	add	r3, r1
 80044a2:	334d      	adds	r3, #77	@ 0x4d
 80044a4:	2202      	movs	r2, #2
 80044a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80044a8:	78fa      	ldrb	r2, [r7, #3]
 80044aa:	6879      	ldr	r1, [r7, #4]
 80044ac:	4613      	mov	r3, r2
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	1a9b      	subs	r3, r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	440b      	add	r3, r1
 80044b6:	3344      	adds	r3, #68	@ 0x44
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	1c59      	adds	r1, r3, #1
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	4613      	mov	r3, r2
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	1a9b      	subs	r3, r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4403      	add	r3, r0
 80044c8:	3344      	adds	r3, #68	@ 0x44
 80044ca:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80044cc:	78fa      	ldrb	r2, [r7, #3]
 80044ce:	6879      	ldr	r1, [r7, #4]
 80044d0:	4613      	mov	r3, r2
 80044d2:	011b      	lsls	r3, r3, #4
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	3344      	adds	r3, #68	@ 0x44
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d943      	bls.n	800456a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80044e2:	78fa      	ldrb	r2, [r7, #3]
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	1a9b      	subs	r3, r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	440b      	add	r3, r1
 80044f0:	3344      	adds	r3, #68	@ 0x44
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	331a      	adds	r3, #26
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d123      	bne.n	8004554 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800450c:	78fa      	ldrb	r2, [r7, #3]
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	4613      	mov	r3, r2
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	1a9b      	subs	r3, r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	440b      	add	r3, r1
 800451a:	331b      	adds	r3, #27
 800451c:	2200      	movs	r2, #0
 800451e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004520:	78fa      	ldrb	r2, [r7, #3]
 8004522:	6879      	ldr	r1, [r7, #4]
 8004524:	4613      	mov	r3, r2
 8004526:	011b      	lsls	r3, r3, #4
 8004528:	1a9b      	subs	r3, r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	440b      	add	r3, r1
 800452e:	331c      	adds	r3, #28
 8004530:	2200      	movs	r2, #0
 8004532:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004534:	78fb      	ldrb	r3, [r7, #3]
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	4413      	add	r3, r2
 800453c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	78fa      	ldrb	r2, [r7, #3]
 8004544:	0151      	lsls	r1, r2, #5
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	440a      	add	r2, r1
 800454a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800454e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004552:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004554:	78fa      	ldrb	r2, [r7, #3]
 8004556:	6879      	ldr	r1, [r7, #4]
 8004558:	4613      	mov	r3, r2
 800455a:	011b      	lsls	r3, r3, #4
 800455c:	1a9b      	subs	r3, r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	440b      	add	r3, r1
 8004562:	334c      	adds	r3, #76	@ 0x4c
 8004564:	2204      	movs	r2, #4
 8004566:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004568:	e229      	b.n	80049be <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800456a:	78fa      	ldrb	r2, [r7, #3]
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	1a9b      	subs	r3, r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	334c      	adds	r3, #76	@ 0x4c
 800457a:	2202      	movs	r2, #2
 800457c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800457e:	78fa      	ldrb	r2, [r7, #3]
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	4613      	mov	r3, r2
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	1a9b      	subs	r3, r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	440b      	add	r3, r1
 800458c:	3326      	adds	r3, #38	@ 0x26
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00b      	beq.n	80045ac <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004594:	78fa      	ldrb	r2, [r7, #3]
 8004596:	6879      	ldr	r1, [r7, #4]
 8004598:	4613      	mov	r3, r2
 800459a:	011b      	lsls	r3, r3, #4
 800459c:	1a9b      	subs	r3, r3, r2
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	440b      	add	r3, r1
 80045a2:	3326      	adds	r3, #38	@ 0x26
 80045a4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	f040 8209 	bne.w	80049be <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80045ac:	78fb      	ldrb	r3, [r7, #3]
 80045ae:	015a      	lsls	r2, r3, #5
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	4413      	add	r3, r2
 80045b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045c2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045ca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80045cc:	78fb      	ldrb	r3, [r7, #3]
 80045ce:	015a      	lsls	r2, r3, #5
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	4413      	add	r3, r2
 80045d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d8:	461a      	mov	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045de:	e1ee      	b.n	80049be <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80045e0:	78fa      	ldrb	r2, [r7, #3]
 80045e2:	6879      	ldr	r1, [r7, #4]
 80045e4:	4613      	mov	r3, r2
 80045e6:	011b      	lsls	r3, r3, #4
 80045e8:	1a9b      	subs	r3, r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	440b      	add	r3, r1
 80045ee:	334d      	adds	r3, #77	@ 0x4d
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	2b05      	cmp	r3, #5
 80045f4:	f040 80c8 	bne.w	8004788 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045f8:	78fa      	ldrb	r2, [r7, #3]
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	4613      	mov	r3, r2
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	1a9b      	subs	r3, r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	440b      	add	r3, r1
 8004606:	334d      	adds	r3, #77	@ 0x4d
 8004608:	2202      	movs	r2, #2
 800460a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800460c:	78fa      	ldrb	r2, [r7, #3]
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	4613      	mov	r3, r2
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	1a9b      	subs	r3, r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	331b      	adds	r3, #27
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	2b01      	cmp	r3, #1
 8004620:	f040 81ce 	bne.w	80049c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004624:	78fa      	ldrb	r2, [r7, #3]
 8004626:	6879      	ldr	r1, [r7, #4]
 8004628:	4613      	mov	r3, r2
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	440b      	add	r3, r1
 8004632:	3326      	adds	r3, #38	@ 0x26
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	2b03      	cmp	r3, #3
 8004638:	d16b      	bne.n	8004712 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800463a:	78fa      	ldrb	r2, [r7, #3]
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	011b      	lsls	r3, r3, #4
 8004642:	1a9b      	subs	r3, r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	440b      	add	r3, r1
 8004648:	3348      	adds	r3, #72	@ 0x48
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	1c59      	adds	r1, r3, #1
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	4613      	mov	r3, r2
 8004652:	011b      	lsls	r3, r3, #4
 8004654:	1a9b      	subs	r3, r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4403      	add	r3, r0
 800465a:	3348      	adds	r3, #72	@ 0x48
 800465c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800465e:	78fa      	ldrb	r2, [r7, #3]
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4613      	mov	r3, r2
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	440b      	add	r3, r1
 800466c:	3348      	adds	r3, #72	@ 0x48
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b02      	cmp	r3, #2
 8004672:	d943      	bls.n	80046fc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004674:	78fa      	ldrb	r2, [r7, #3]
 8004676:	6879      	ldr	r1, [r7, #4]
 8004678:	4613      	mov	r3, r2
 800467a:	011b      	lsls	r3, r3, #4
 800467c:	1a9b      	subs	r3, r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	440b      	add	r3, r1
 8004682:	3348      	adds	r3, #72	@ 0x48
 8004684:	2200      	movs	r2, #0
 8004686:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004688:	78fa      	ldrb	r2, [r7, #3]
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	4613      	mov	r3, r2
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	1a9b      	subs	r3, r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	331b      	adds	r3, #27
 8004698:	2200      	movs	r2, #0
 800469a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800469c:	78fa      	ldrb	r2, [r7, #3]
 800469e:	6879      	ldr	r1, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	3344      	adds	r3, #68	@ 0x44
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d809      	bhi.n	80046c6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80046b2:	78fa      	ldrb	r2, [r7, #3]
 80046b4:	6879      	ldr	r1, [r7, #4]
 80046b6:	4613      	mov	r3, r2
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	1a9b      	subs	r3, r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	440b      	add	r3, r1
 80046c0:	331c      	adds	r3, #28
 80046c2:	2201      	movs	r2, #1
 80046c4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80046c6:	78fb      	ldrb	r3, [r7, #3]
 80046c8:	015a      	lsls	r2, r3, #5
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	4413      	add	r3, r2
 80046ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	78fa      	ldrb	r2, [r7, #3]
 80046d6:	0151      	lsls	r1, r2, #5
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	440a      	add	r2, r1
 80046dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80046e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046e4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80046e6:	78fa      	ldrb	r2, [r7, #3]
 80046e8:	6879      	ldr	r1, [r7, #4]
 80046ea:	4613      	mov	r3, r2
 80046ec:	011b      	lsls	r3, r3, #4
 80046ee:	1a9b      	subs	r3, r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	440b      	add	r3, r1
 80046f4:	334c      	adds	r3, #76	@ 0x4c
 80046f6:	2204      	movs	r2, #4
 80046f8:	701a      	strb	r2, [r3, #0]
 80046fa:	e014      	b.n	8004726 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046fc:	78fa      	ldrb	r2, [r7, #3]
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	4613      	mov	r3, r2
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	1a9b      	subs	r3, r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	440b      	add	r3, r1
 800470a:	334c      	adds	r3, #76	@ 0x4c
 800470c:	2202      	movs	r2, #2
 800470e:	701a      	strb	r2, [r3, #0]
 8004710:	e009      	b.n	8004726 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004712:	78fa      	ldrb	r2, [r7, #3]
 8004714:	6879      	ldr	r1, [r7, #4]
 8004716:	4613      	mov	r3, r2
 8004718:	011b      	lsls	r3, r3, #4
 800471a:	1a9b      	subs	r3, r3, r2
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	440b      	add	r3, r1
 8004720:	334c      	adds	r3, #76	@ 0x4c
 8004722:	2202      	movs	r2, #2
 8004724:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004726:	78fa      	ldrb	r2, [r7, #3]
 8004728:	6879      	ldr	r1, [r7, #4]
 800472a:	4613      	mov	r3, r2
 800472c:	011b      	lsls	r3, r3, #4
 800472e:	1a9b      	subs	r3, r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	440b      	add	r3, r1
 8004734:	3326      	adds	r3, #38	@ 0x26
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00b      	beq.n	8004754 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800473c:	78fa      	ldrb	r2, [r7, #3]
 800473e:	6879      	ldr	r1, [r7, #4]
 8004740:	4613      	mov	r3, r2
 8004742:	011b      	lsls	r3, r3, #4
 8004744:	1a9b      	subs	r3, r3, r2
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	440b      	add	r3, r1
 800474a:	3326      	adds	r3, #38	@ 0x26
 800474c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800474e:	2b02      	cmp	r3, #2
 8004750:	f040 8136 	bne.w	80049c0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004754:	78fb      	ldrb	r3, [r7, #3]
 8004756:	015a      	lsls	r2, r3, #5
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	4413      	add	r3, r2
 800475c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800476a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004772:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	015a      	lsls	r2, r3, #5
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	4413      	add	r3, r2
 800477c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004780:	461a      	mov	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6013      	str	r3, [r2, #0]
 8004786:	e11b      	b.n	80049c0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004788:	78fa      	ldrb	r2, [r7, #3]
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	011b      	lsls	r3, r3, #4
 8004790:	1a9b      	subs	r3, r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	334d      	adds	r3, #77	@ 0x4d
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	2b03      	cmp	r3, #3
 800479c:	f040 8081 	bne.w	80048a2 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80047a0:	78fa      	ldrb	r2, [r7, #3]
 80047a2:	6879      	ldr	r1, [r7, #4]
 80047a4:	4613      	mov	r3, r2
 80047a6:	011b      	lsls	r3, r3, #4
 80047a8:	1a9b      	subs	r3, r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	440b      	add	r3, r1
 80047ae:	334d      	adds	r3, #77	@ 0x4d
 80047b0:	2202      	movs	r2, #2
 80047b2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80047b4:	78fa      	ldrb	r2, [r7, #3]
 80047b6:	6879      	ldr	r1, [r7, #4]
 80047b8:	4613      	mov	r3, r2
 80047ba:	011b      	lsls	r3, r3, #4
 80047bc:	1a9b      	subs	r3, r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	440b      	add	r3, r1
 80047c2:	331b      	adds	r3, #27
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	f040 80fa 	bne.w	80049c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80047cc:	78fa      	ldrb	r2, [r7, #3]
 80047ce:	6879      	ldr	r1, [r7, #4]
 80047d0:	4613      	mov	r3, r2
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	1a9b      	subs	r3, r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	440b      	add	r3, r1
 80047da:	334c      	adds	r3, #76	@ 0x4c
 80047dc:	2202      	movs	r2, #2
 80047de:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80047e0:	78fb      	ldrb	r3, [r7, #3]
 80047e2:	015a      	lsls	r2, r3, #5
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	4413      	add	r3, r2
 80047e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	78fa      	ldrb	r2, [r7, #3]
 80047f0:	0151      	lsls	r1, r2, #5
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	440a      	add	r2, r1
 80047f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80047fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047fe:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004800:	78fb      	ldrb	r3, [r7, #3]
 8004802:	015a      	lsls	r2, r3, #5
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	4413      	add	r3, r2
 8004808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	78fa      	ldrb	r2, [r7, #3]
 8004810:	0151      	lsls	r1, r2, #5
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	440a      	add	r2, r1
 8004816:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800481a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800481e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	015a      	lsls	r2, r3, #5
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	4413      	add	r3, r2
 8004828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	78fa      	ldrb	r2, [r7, #3]
 8004830:	0151      	lsls	r1, r2, #5
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	440a      	add	r2, r1
 8004836:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800483a:	f023 0320 	bic.w	r3, r3, #32
 800483e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004840:	78fa      	ldrb	r2, [r7, #3]
 8004842:	6879      	ldr	r1, [r7, #4]
 8004844:	4613      	mov	r3, r2
 8004846:	011b      	lsls	r3, r3, #4
 8004848:	1a9b      	subs	r3, r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	3326      	adds	r3, #38	@ 0x26
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00b      	beq.n	800486e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004856:	78fa      	ldrb	r2, [r7, #3]
 8004858:	6879      	ldr	r1, [r7, #4]
 800485a:	4613      	mov	r3, r2
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	1a9b      	subs	r3, r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	440b      	add	r3, r1
 8004864:	3326      	adds	r3, #38	@ 0x26
 8004866:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004868:	2b02      	cmp	r3, #2
 800486a:	f040 80a9 	bne.w	80049c0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800486e:	78fb      	ldrb	r3, [r7, #3]
 8004870:	015a      	lsls	r2, r3, #5
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	4413      	add	r3, r2
 8004876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004884:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800488c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800488e:	78fb      	ldrb	r3, [r7, #3]
 8004890:	015a      	lsls	r2, r3, #5
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	4413      	add	r3, r2
 8004896:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800489a:	461a      	mov	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6013      	str	r3, [r2, #0]
 80048a0:	e08e      	b.n	80049c0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80048a2:	78fa      	ldrb	r2, [r7, #3]
 80048a4:	6879      	ldr	r1, [r7, #4]
 80048a6:	4613      	mov	r3, r2
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	1a9b      	subs	r3, r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	440b      	add	r3, r1
 80048b0:	334d      	adds	r3, #77	@ 0x4d
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	2b04      	cmp	r3, #4
 80048b6:	d143      	bne.n	8004940 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	334d      	adds	r3, #77	@ 0x4d
 80048c8:	2202      	movs	r2, #2
 80048ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80048cc:	78fa      	ldrb	r2, [r7, #3]
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	4613      	mov	r3, r2
 80048d2:	011b      	lsls	r3, r3, #4
 80048d4:	1a9b      	subs	r3, r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	440b      	add	r3, r1
 80048da:	334c      	adds	r3, #76	@ 0x4c
 80048dc:	2202      	movs	r2, #2
 80048de:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80048e0:	78fa      	ldrb	r2, [r7, #3]
 80048e2:	6879      	ldr	r1, [r7, #4]
 80048e4:	4613      	mov	r3, r2
 80048e6:	011b      	lsls	r3, r3, #4
 80048e8:	1a9b      	subs	r3, r3, r2
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	440b      	add	r3, r1
 80048ee:	3326      	adds	r3, #38	@ 0x26
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	6879      	ldr	r1, [r7, #4]
 80048fa:	4613      	mov	r3, r2
 80048fc:	011b      	lsls	r3, r3, #4
 80048fe:	1a9b      	subs	r3, r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	3326      	adds	r3, #38	@ 0x26
 8004906:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004908:	2b02      	cmp	r3, #2
 800490a:	d159      	bne.n	80049c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800490c:	78fb      	ldrb	r3, [r7, #3]
 800490e:	015a      	lsls	r2, r3, #5
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	4413      	add	r3, r2
 8004914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004922:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800492a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800492c:	78fb      	ldrb	r3, [r7, #3]
 800492e:	015a      	lsls	r2, r3, #5
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	4413      	add	r3, r2
 8004934:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004938:	461a      	mov	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6013      	str	r3, [r2, #0]
 800493e:	e03f      	b.n	80049c0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004940:	78fa      	ldrb	r2, [r7, #3]
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	4613      	mov	r3, r2
 8004946:	011b      	lsls	r3, r3, #4
 8004948:	1a9b      	subs	r3, r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	440b      	add	r3, r1
 800494e:	334d      	adds	r3, #77	@ 0x4d
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	2b08      	cmp	r3, #8
 8004954:	d126      	bne.n	80049a4 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004956:	78fa      	ldrb	r2, [r7, #3]
 8004958:	6879      	ldr	r1, [r7, #4]
 800495a:	4613      	mov	r3, r2
 800495c:	011b      	lsls	r3, r3, #4
 800495e:	1a9b      	subs	r3, r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	440b      	add	r3, r1
 8004964:	334d      	adds	r3, #77	@ 0x4d
 8004966:	2202      	movs	r2, #2
 8004968:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800496a:	78fa      	ldrb	r2, [r7, #3]
 800496c:	6879      	ldr	r1, [r7, #4]
 800496e:	4613      	mov	r3, r2
 8004970:	011b      	lsls	r3, r3, #4
 8004972:	1a9b      	subs	r3, r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	440b      	add	r3, r1
 8004978:	3344      	adds	r3, #68	@ 0x44
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	1c59      	adds	r1, r3, #1
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	4613      	mov	r3, r2
 8004982:	011b      	lsls	r3, r3, #4
 8004984:	1a9b      	subs	r3, r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4403      	add	r3, r0
 800498a:	3344      	adds	r3, #68	@ 0x44
 800498c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800498e:	78fa      	ldrb	r2, [r7, #3]
 8004990:	6879      	ldr	r1, [r7, #4]
 8004992:	4613      	mov	r3, r2
 8004994:	011b      	lsls	r3, r3, #4
 8004996:	1a9b      	subs	r3, r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	440b      	add	r3, r1
 800499c:	334c      	adds	r3, #76	@ 0x4c
 800499e:	2204      	movs	r2, #4
 80049a0:	701a      	strb	r2, [r3, #0]
 80049a2:	e00d      	b.n	80049c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80049a4:	78fa      	ldrb	r2, [r7, #3]
 80049a6:	6879      	ldr	r1, [r7, #4]
 80049a8:	4613      	mov	r3, r2
 80049aa:	011b      	lsls	r3, r3, #4
 80049ac:	1a9b      	subs	r3, r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	440b      	add	r3, r1
 80049b2:	334d      	adds	r3, #77	@ 0x4d
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	f000 8100 	beq.w	8004bbc <HCD_HC_IN_IRQHandler+0xcca>
 80049bc:	e000      	b.n	80049c0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80049be:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80049c0:	78fa      	ldrb	r2, [r7, #3]
 80049c2:	6879      	ldr	r1, [r7, #4]
 80049c4:	4613      	mov	r3, r2
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	1a9b      	subs	r3, r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	440b      	add	r3, r1
 80049ce:	334c      	adds	r3, #76	@ 0x4c
 80049d0:	781a      	ldrb	r2, [r3, #0]
 80049d2:	78fb      	ldrb	r3, [r7, #3]
 80049d4:	4619      	mov	r1, r3
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f006 fb46 	bl	800b068 <HAL_HCD_HC_NotifyURBChange_Callback>
 80049dc:	e0ef      	b.n	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	78fa      	ldrb	r2, [r7, #3]
 80049e4:	4611      	mov	r1, r2
 80049e6:	4618      	mov	r0, r3
 80049e8:	f003 fa35 	bl	8007e56 <USB_ReadChInterrupts>
 80049ec:	4603      	mov	r3, r0
 80049ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049f2:	2b40      	cmp	r3, #64	@ 0x40
 80049f4:	d12f      	bne.n	8004a56 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80049f6:	78fb      	ldrb	r3, [r7, #3]
 80049f8:	015a      	lsls	r2, r3, #5
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	4413      	add	r3, r2
 80049fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a02:	461a      	mov	r2, r3
 8004a04:	2340      	movs	r3, #64	@ 0x40
 8004a06:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004a08:	78fa      	ldrb	r2, [r7, #3]
 8004a0a:	6879      	ldr	r1, [r7, #4]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	011b      	lsls	r3, r3, #4
 8004a10:	1a9b      	subs	r3, r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	440b      	add	r3, r1
 8004a16:	334d      	adds	r3, #77	@ 0x4d
 8004a18:	2205      	movs	r2, #5
 8004a1a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004a1c:	78fa      	ldrb	r2, [r7, #3]
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	4613      	mov	r3, r2
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	1a9b      	subs	r3, r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	440b      	add	r3, r1
 8004a2a:	331a      	adds	r3, #26
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d109      	bne.n	8004a46 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004a32:	78fa      	ldrb	r2, [r7, #3]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	3344      	adds	r3, #68	@ 0x44
 8004a42:	2200      	movs	r2, #0
 8004a44:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	78fa      	ldrb	r2, [r7, #3]
 8004a4c:	4611      	mov	r1, r2
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f003 ffab 	bl	80089aa <USB_HC_Halt>
 8004a54:	e0b3      	b.n	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	78fa      	ldrb	r2, [r7, #3]
 8004a5c:	4611      	mov	r1, r2
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f003 f9f9 	bl	8007e56 <USB_ReadChInterrupts>
 8004a64:	4603      	mov	r3, r0
 8004a66:	f003 0310 	and.w	r3, r3, #16
 8004a6a:	2b10      	cmp	r3, #16
 8004a6c:	f040 80a7 	bne.w	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004a70:	78fa      	ldrb	r2, [r7, #3]
 8004a72:	6879      	ldr	r1, [r7, #4]
 8004a74:	4613      	mov	r3, r2
 8004a76:	011b      	lsls	r3, r3, #4
 8004a78:	1a9b      	subs	r3, r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	440b      	add	r3, r1
 8004a7e:	3326      	adds	r3, #38	@ 0x26
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d11b      	bne.n	8004abe <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004a86:	78fa      	ldrb	r2, [r7, #3]
 8004a88:	6879      	ldr	r1, [r7, #4]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	011b      	lsls	r3, r3, #4
 8004a8e:	1a9b      	subs	r3, r3, r2
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	440b      	add	r3, r1
 8004a94:	3344      	adds	r3, #68	@ 0x44
 8004a96:	2200      	movs	r2, #0
 8004a98:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004a9a:	78fa      	ldrb	r2, [r7, #3]
 8004a9c:	6879      	ldr	r1, [r7, #4]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	011b      	lsls	r3, r3, #4
 8004aa2:	1a9b      	subs	r3, r3, r2
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	440b      	add	r3, r1
 8004aa8:	334d      	adds	r3, #77	@ 0x4d
 8004aaa:	2204      	movs	r2, #4
 8004aac:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	78fa      	ldrb	r2, [r7, #3]
 8004ab4:	4611      	mov	r1, r2
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f003 ff77 	bl	80089aa <USB_HC_Halt>
 8004abc:	e03f      	b.n	8004b3e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004abe:	78fa      	ldrb	r2, [r7, #3]
 8004ac0:	6879      	ldr	r1, [r7, #4]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	1a9b      	subs	r3, r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	440b      	add	r3, r1
 8004acc:	3326      	adds	r3, #38	@ 0x26
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00a      	beq.n	8004aea <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004ad4:	78fa      	ldrb	r2, [r7, #3]
 8004ad6:	6879      	ldr	r1, [r7, #4]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	1a9b      	subs	r3, r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	3326      	adds	r3, #38	@ 0x26
 8004ae4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d129      	bne.n	8004b3e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004aea:	78fa      	ldrb	r2, [r7, #3]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	3344      	adds	r3, #68	@ 0x44
 8004afa:	2200      	movs	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	799b      	ldrb	r3, [r3, #6]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00a      	beq.n	8004b1c <HCD_HC_IN_IRQHandler+0xc2a>
 8004b06:	78fa      	ldrb	r2, [r7, #3]
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	011b      	lsls	r3, r3, #4
 8004b0e:	1a9b      	subs	r3, r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	440b      	add	r3, r1
 8004b14:	331b      	adds	r3, #27
 8004b16:	781b      	ldrb	r3, [r3, #0]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d110      	bne.n	8004b3e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004b1c:	78fa      	ldrb	r2, [r7, #3]
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	334d      	adds	r3, #77	@ 0x4d
 8004b2c:	2204      	movs	r2, #4
 8004b2e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	78fa      	ldrb	r2, [r7, #3]
 8004b36:	4611      	mov	r1, r2
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f003 ff36 	bl	80089aa <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004b3e:	78fa      	ldrb	r2, [r7, #3]
 8004b40:	6879      	ldr	r1, [r7, #4]
 8004b42:	4613      	mov	r3, r2
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	1a9b      	subs	r3, r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	440b      	add	r3, r1
 8004b4c:	331b      	adds	r3, #27
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d129      	bne.n	8004ba8 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004b54:	78fa      	ldrb	r2, [r7, #3]
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	1a9b      	subs	r3, r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	440b      	add	r3, r1
 8004b62:	331b      	adds	r3, #27
 8004b64:	2200      	movs	r2, #0
 8004b66:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004b68:	78fb      	ldrb	r3, [r7, #3]
 8004b6a:	015a      	lsls	r2, r3, #5
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	4413      	add	r3, r2
 8004b70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	78fa      	ldrb	r2, [r7, #3]
 8004b78:	0151      	lsls	r1, r2, #5
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	440a      	add	r2, r1
 8004b7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b86:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004b88:	78fb      	ldrb	r3, [r7, #3]
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	78fa      	ldrb	r2, [r7, #3]
 8004b98:	0151      	lsls	r1, r2, #5
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	440a      	add	r2, r1
 8004b9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ba2:	f043 0320 	orr.w	r3, r3, #32
 8004ba6:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004ba8:	78fb      	ldrb	r3, [r7, #3]
 8004baa:	015a      	lsls	r2, r3, #5
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	4413      	add	r3, r2
 8004bb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	2310      	movs	r3, #16
 8004bb8:	6093      	str	r3, [r2, #8]
 8004bba:	e000      	b.n	8004bbe <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004bbc:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004bbe:	3718      	adds	r7, #24
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	78fa      	ldrb	r2, [r7, #3]
 8004be0:	4611      	mov	r1, r2
 8004be2:	4618      	mov	r0, r3
 8004be4:	f003 f937 	bl	8007e56 <USB_ReadChInterrupts>
 8004be8:	4603      	mov	r3, r0
 8004bea:	f003 0304 	and.w	r3, r3, #4
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d11b      	bne.n	8004c2a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004bf2:	78fb      	ldrb	r3, [r7, #3]
 8004bf4:	015a      	lsls	r2, r3, #5
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bfe:	461a      	mov	r2, r3
 8004c00:	2304      	movs	r3, #4
 8004c02:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004c04:	78fa      	ldrb	r2, [r7, #3]
 8004c06:	6879      	ldr	r1, [r7, #4]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	334d      	adds	r3, #77	@ 0x4d
 8004c14:	2207      	movs	r2, #7
 8004c16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	78fa      	ldrb	r2, [r7, #3]
 8004c1e:	4611      	mov	r1, r2
 8004c20:	4618      	mov	r0, r3
 8004c22:	f003 fec2 	bl	80089aa <USB_HC_Halt>
 8004c26:	f000 bc89 	b.w	800553c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	78fa      	ldrb	r2, [r7, #3]
 8004c30:	4611      	mov	r1, r2
 8004c32:	4618      	mov	r0, r3
 8004c34:	f003 f90f 	bl	8007e56 <USB_ReadChInterrupts>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	f003 0320 	and.w	r3, r3, #32
 8004c3e:	2b20      	cmp	r3, #32
 8004c40:	f040 8082 	bne.w	8004d48 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004c44:	78fb      	ldrb	r3, [r7, #3]
 8004c46:	015a      	lsls	r2, r3, #5
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c50:	461a      	mov	r2, r3
 8004c52:	2320      	movs	r3, #32
 8004c54:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004c56:	78fa      	ldrb	r2, [r7, #3]
 8004c58:	6879      	ldr	r1, [r7, #4]
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	011b      	lsls	r3, r3, #4
 8004c5e:	1a9b      	subs	r3, r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	440b      	add	r3, r1
 8004c64:	3319      	adds	r3, #25
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d124      	bne.n	8004cb6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004c6c:	78fa      	ldrb	r2, [r7, #3]
 8004c6e:	6879      	ldr	r1, [r7, #4]
 8004c70:	4613      	mov	r3, r2
 8004c72:	011b      	lsls	r3, r3, #4
 8004c74:	1a9b      	subs	r3, r3, r2
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	440b      	add	r3, r1
 8004c7a:	3319      	adds	r3, #25
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c80:	78fa      	ldrb	r2, [r7, #3]
 8004c82:	6879      	ldr	r1, [r7, #4]
 8004c84:	4613      	mov	r3, r2
 8004c86:	011b      	lsls	r3, r3, #4
 8004c88:	1a9b      	subs	r3, r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	440b      	add	r3, r1
 8004c8e:	334c      	adds	r3, #76	@ 0x4c
 8004c90:	2202      	movs	r2, #2
 8004c92:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004c94:	78fa      	ldrb	r2, [r7, #3]
 8004c96:	6879      	ldr	r1, [r7, #4]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	011b      	lsls	r3, r3, #4
 8004c9c:	1a9b      	subs	r3, r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	440b      	add	r3, r1
 8004ca2:	334d      	adds	r3, #77	@ 0x4d
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	78fa      	ldrb	r2, [r7, #3]
 8004cae:	4611      	mov	r1, r2
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f003 fe7a 	bl	80089aa <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004cb6:	78fa      	ldrb	r2, [r7, #3]
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	331a      	adds	r3, #26
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	f040 8437 	bne.w	800553c <HCD_HC_OUT_IRQHandler+0x978>
 8004cce:	78fa      	ldrb	r2, [r7, #3]
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	011b      	lsls	r3, r3, #4
 8004cd6:	1a9b      	subs	r3, r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	331b      	adds	r3, #27
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f040 842b 	bne.w	800553c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004ce6:	78fa      	ldrb	r2, [r7, #3]
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	4613      	mov	r3, r2
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	1a9b      	subs	r3, r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	440b      	add	r3, r1
 8004cf4:	3326      	adds	r3, #38	@ 0x26
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d009      	beq.n	8004d10 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004cfc:	78fa      	ldrb	r2, [r7, #3]
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	4613      	mov	r3, r2
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	1a9b      	subs	r3, r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	440b      	add	r3, r1
 8004d0a:	331b      	adds	r3, #27
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004d10:	78fa      	ldrb	r2, [r7, #3]
 8004d12:	6879      	ldr	r1, [r7, #4]
 8004d14:	4613      	mov	r3, r2
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	1a9b      	subs	r3, r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	334d      	adds	r3, #77	@ 0x4d
 8004d20:	2203      	movs	r2, #3
 8004d22:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	78fa      	ldrb	r2, [r7, #3]
 8004d2a:	4611      	mov	r1, r2
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f003 fe3c 	bl	80089aa <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004d32:	78fa      	ldrb	r2, [r7, #3]
 8004d34:	6879      	ldr	r1, [r7, #4]
 8004d36:	4613      	mov	r3, r2
 8004d38:	011b      	lsls	r3, r3, #4
 8004d3a:	1a9b      	subs	r3, r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	440b      	add	r3, r1
 8004d40:	3344      	adds	r3, #68	@ 0x44
 8004d42:	2200      	movs	r2, #0
 8004d44:	601a      	str	r2, [r3, #0]
 8004d46:	e3f9      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	78fa      	ldrb	r2, [r7, #3]
 8004d4e:	4611      	mov	r1, r2
 8004d50:	4618      	mov	r0, r3
 8004d52:	f003 f880 	bl	8007e56 <USB_ReadChInterrupts>
 8004d56:	4603      	mov	r3, r0
 8004d58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d60:	d111      	bne.n	8004d86 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004d62:	78fb      	ldrb	r3, [r7, #3]
 8004d64:	015a      	lsls	r2, r3, #5
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d6e:	461a      	mov	r2, r3
 8004d70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d74:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	78fa      	ldrb	r2, [r7, #3]
 8004d7c:	4611      	mov	r1, r2
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f003 fe13 	bl	80089aa <USB_HC_Halt>
 8004d84:	e3da      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	78fa      	ldrb	r2, [r7, #3]
 8004d8c:	4611      	mov	r1, r2
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f003 f861 	bl	8007e56 <USB_ReadChInterrupts>
 8004d94:	4603      	mov	r3, r0
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d168      	bne.n	8004e70 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004d9e:	78fa      	ldrb	r2, [r7, #3]
 8004da0:	6879      	ldr	r1, [r7, #4]
 8004da2:	4613      	mov	r3, r2
 8004da4:	011b      	lsls	r3, r3, #4
 8004da6:	1a9b      	subs	r3, r3, r2
 8004da8:	009b      	lsls	r3, r3, #2
 8004daa:	440b      	add	r3, r1
 8004dac:	3344      	adds	r3, #68	@ 0x44
 8004dae:	2200      	movs	r2, #0
 8004db0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	78fa      	ldrb	r2, [r7, #3]
 8004db8:	4611      	mov	r1, r2
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f003 f84b 	bl	8007e56 <USB_ReadChInterrupts>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc6:	2b40      	cmp	r3, #64	@ 0x40
 8004dc8:	d112      	bne.n	8004df0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004dca:	78fa      	ldrb	r2, [r7, #3]
 8004dcc:	6879      	ldr	r1, [r7, #4]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	011b      	lsls	r3, r3, #4
 8004dd2:	1a9b      	subs	r3, r3, r2
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	440b      	add	r3, r1
 8004dd8:	3319      	adds	r3, #25
 8004dda:	2201      	movs	r2, #1
 8004ddc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004dde:	78fb      	ldrb	r3, [r7, #3]
 8004de0:	015a      	lsls	r2, r3, #5
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	4413      	add	r3, r2
 8004de6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dea:	461a      	mov	r2, r3
 8004dec:	2340      	movs	r3, #64	@ 0x40
 8004dee:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004df0:	78fa      	ldrb	r2, [r7, #3]
 8004df2:	6879      	ldr	r1, [r7, #4]
 8004df4:	4613      	mov	r3, r2
 8004df6:	011b      	lsls	r3, r3, #4
 8004df8:	1a9b      	subs	r3, r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	331b      	adds	r3, #27
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d019      	beq.n	8004e3a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004e06:	78fa      	ldrb	r2, [r7, #3]
 8004e08:	6879      	ldr	r1, [r7, #4]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	011b      	lsls	r3, r3, #4
 8004e0e:	1a9b      	subs	r3, r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	440b      	add	r3, r1
 8004e14:	331b      	adds	r3, #27
 8004e16:	2200      	movs	r2, #0
 8004e18:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004e1a:	78fb      	ldrb	r3, [r7, #3]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	78fa      	ldrb	r2, [r7, #3]
 8004e2a:	0151      	lsls	r1, r2, #5
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	440a      	add	r2, r1
 8004e30:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e38:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004e3a:	78fb      	ldrb	r3, [r7, #3]
 8004e3c:	015a      	lsls	r2, r3, #5
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	4413      	add	r3, r2
 8004e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e46:	461a      	mov	r2, r3
 8004e48:	2301      	movs	r3, #1
 8004e4a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004e4c:	78fa      	ldrb	r2, [r7, #3]
 8004e4e:	6879      	ldr	r1, [r7, #4]
 8004e50:	4613      	mov	r3, r2
 8004e52:	011b      	lsls	r3, r3, #4
 8004e54:	1a9b      	subs	r3, r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	440b      	add	r3, r1
 8004e5a:	334d      	adds	r3, #77	@ 0x4d
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	78fa      	ldrb	r2, [r7, #3]
 8004e66:	4611      	mov	r1, r2
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f003 fd9e 	bl	80089aa <USB_HC_Halt>
 8004e6e:	e365      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	78fa      	ldrb	r2, [r7, #3]
 8004e76:	4611      	mov	r1, r2
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f002 ffec 	bl	8007e56 <USB_ReadChInterrupts>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e84:	2b40      	cmp	r3, #64	@ 0x40
 8004e86:	d139      	bne.n	8004efc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004e88:	78fa      	ldrb	r2, [r7, #3]
 8004e8a:	6879      	ldr	r1, [r7, #4]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	011b      	lsls	r3, r3, #4
 8004e90:	1a9b      	subs	r3, r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	440b      	add	r3, r1
 8004e96:	334d      	adds	r3, #77	@ 0x4d
 8004e98:	2205      	movs	r2, #5
 8004e9a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004e9c:	78fa      	ldrb	r2, [r7, #3]
 8004e9e:	6879      	ldr	r1, [r7, #4]
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	011b      	lsls	r3, r3, #4
 8004ea4:	1a9b      	subs	r3, r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	440b      	add	r3, r1
 8004eaa:	331a      	adds	r3, #26
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d109      	bne.n	8004ec6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004eb2:	78fa      	ldrb	r2, [r7, #3]
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	1a9b      	subs	r3, r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	3319      	adds	r3, #25
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004ec6:	78fa      	ldrb	r2, [r7, #3]
 8004ec8:	6879      	ldr	r1, [r7, #4]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	011b      	lsls	r3, r3, #4
 8004ece:	1a9b      	subs	r3, r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	440b      	add	r3, r1
 8004ed4:	3344      	adds	r3, #68	@ 0x44
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	78fa      	ldrb	r2, [r7, #3]
 8004ee0:	4611      	mov	r1, r2
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f003 fd61 	bl	80089aa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004ee8:	78fb      	ldrb	r3, [r7, #3]
 8004eea:	015a      	lsls	r2, r3, #5
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	4413      	add	r3, r2
 8004ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	2340      	movs	r3, #64	@ 0x40
 8004ef8:	6093      	str	r3, [r2, #8]
 8004efa:	e31f      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	78fa      	ldrb	r2, [r7, #3]
 8004f02:	4611      	mov	r1, r2
 8004f04:	4618      	mov	r0, r3
 8004f06:	f002 ffa6 	bl	8007e56 <USB_ReadChInterrupts>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	f003 0308 	and.w	r3, r3, #8
 8004f10:	2b08      	cmp	r3, #8
 8004f12:	d11a      	bne.n	8004f4a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004f14:	78fb      	ldrb	r3, [r7, #3]
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f20:	461a      	mov	r2, r3
 8004f22:	2308      	movs	r3, #8
 8004f24:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004f26:	78fa      	ldrb	r2, [r7, #3]
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	011b      	lsls	r3, r3, #4
 8004f2e:	1a9b      	subs	r3, r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	440b      	add	r3, r1
 8004f34:	334d      	adds	r3, #77	@ 0x4d
 8004f36:	2206      	movs	r2, #6
 8004f38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	78fa      	ldrb	r2, [r7, #3]
 8004f40:	4611      	mov	r1, r2
 8004f42:	4618      	mov	r0, r3
 8004f44:	f003 fd31 	bl	80089aa <USB_HC_Halt>
 8004f48:	e2f8      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	78fa      	ldrb	r2, [r7, #3]
 8004f50:	4611      	mov	r1, r2
 8004f52:	4618      	mov	r0, r3
 8004f54:	f002 ff7f 	bl	8007e56 <USB_ReadChInterrupts>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	f003 0310 	and.w	r3, r3, #16
 8004f5e:	2b10      	cmp	r3, #16
 8004f60:	d144      	bne.n	8004fec <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004f62:	78fa      	ldrb	r2, [r7, #3]
 8004f64:	6879      	ldr	r1, [r7, #4]
 8004f66:	4613      	mov	r3, r2
 8004f68:	011b      	lsls	r3, r3, #4
 8004f6a:	1a9b      	subs	r3, r3, r2
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	440b      	add	r3, r1
 8004f70:	3344      	adds	r3, #68	@ 0x44
 8004f72:	2200      	movs	r2, #0
 8004f74:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004f76:	78fa      	ldrb	r2, [r7, #3]
 8004f78:	6879      	ldr	r1, [r7, #4]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	1a9b      	subs	r3, r3, r2
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	440b      	add	r3, r1
 8004f84:	334d      	adds	r3, #77	@ 0x4d
 8004f86:	2204      	movs	r2, #4
 8004f88:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004f8a:	78fa      	ldrb	r2, [r7, #3]
 8004f8c:	6879      	ldr	r1, [r7, #4]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	011b      	lsls	r3, r3, #4
 8004f92:	1a9b      	subs	r3, r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	440b      	add	r3, r1
 8004f98:	3319      	adds	r3, #25
 8004f9a:	781b      	ldrb	r3, [r3, #0]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d114      	bne.n	8004fca <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004fa0:	78fa      	ldrb	r2, [r7, #3]
 8004fa2:	6879      	ldr	r1, [r7, #4]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	011b      	lsls	r3, r3, #4
 8004fa8:	1a9b      	subs	r3, r3, r2
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	440b      	add	r3, r1
 8004fae:	3318      	adds	r3, #24
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d109      	bne.n	8004fca <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004fb6:	78fa      	ldrb	r2, [r7, #3]
 8004fb8:	6879      	ldr	r1, [r7, #4]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	1a9b      	subs	r3, r3, r2
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	440b      	add	r3, r1
 8004fc4:	3319      	adds	r3, #25
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	78fa      	ldrb	r2, [r7, #3]
 8004fd0:	4611      	mov	r1, r2
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f003 fce9 	bl	80089aa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004fd8:	78fb      	ldrb	r3, [r7, #3]
 8004fda:	015a      	lsls	r2, r3, #5
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	4413      	add	r3, r2
 8004fe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	2310      	movs	r3, #16
 8004fe8:	6093      	str	r3, [r2, #8]
 8004fea:	e2a7      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	78fa      	ldrb	r2, [r7, #3]
 8004ff2:	4611      	mov	r1, r2
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f002 ff2e 	bl	8007e56 <USB_ReadChInterrupts>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005000:	2b80      	cmp	r3, #128	@ 0x80
 8005002:	f040 8083 	bne.w	800510c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	799b      	ldrb	r3, [r3, #6]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d111      	bne.n	8005032 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800500e:	78fa      	ldrb	r2, [r7, #3]
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	4613      	mov	r3, r2
 8005014:	011b      	lsls	r3, r3, #4
 8005016:	1a9b      	subs	r3, r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	440b      	add	r3, r1
 800501c:	334d      	adds	r3, #77	@ 0x4d
 800501e:	2207      	movs	r2, #7
 8005020:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	78fa      	ldrb	r2, [r7, #3]
 8005028:	4611      	mov	r1, r2
 800502a:	4618      	mov	r0, r3
 800502c:	f003 fcbd 	bl	80089aa <USB_HC_Halt>
 8005030:	e062      	b.n	80050f8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8005032:	78fa      	ldrb	r2, [r7, #3]
 8005034:	6879      	ldr	r1, [r7, #4]
 8005036:	4613      	mov	r3, r2
 8005038:	011b      	lsls	r3, r3, #4
 800503a:	1a9b      	subs	r3, r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	440b      	add	r3, r1
 8005040:	3344      	adds	r3, #68	@ 0x44
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	1c59      	adds	r1, r3, #1
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	4613      	mov	r3, r2
 800504a:	011b      	lsls	r3, r3, #4
 800504c:	1a9b      	subs	r3, r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	4403      	add	r3, r0
 8005052:	3344      	adds	r3, #68	@ 0x44
 8005054:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005056:	78fa      	ldrb	r2, [r7, #3]
 8005058:	6879      	ldr	r1, [r7, #4]
 800505a:	4613      	mov	r3, r2
 800505c:	011b      	lsls	r3, r3, #4
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	440b      	add	r3, r1
 8005064:	3344      	adds	r3, #68	@ 0x44
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2b02      	cmp	r3, #2
 800506a:	d922      	bls.n	80050b2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800506c:	78fa      	ldrb	r2, [r7, #3]
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	4613      	mov	r3, r2
 8005072:	011b      	lsls	r3, r3, #4
 8005074:	1a9b      	subs	r3, r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	440b      	add	r3, r1
 800507a:	3344      	adds	r3, #68	@ 0x44
 800507c:	2200      	movs	r2, #0
 800507e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005080:	78fa      	ldrb	r2, [r7, #3]
 8005082:	6879      	ldr	r1, [r7, #4]
 8005084:	4613      	mov	r3, r2
 8005086:	011b      	lsls	r3, r3, #4
 8005088:	1a9b      	subs	r3, r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	440b      	add	r3, r1
 800508e:	334c      	adds	r3, #76	@ 0x4c
 8005090:	2204      	movs	r2, #4
 8005092:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005094:	78fa      	ldrb	r2, [r7, #3]
 8005096:	6879      	ldr	r1, [r7, #4]
 8005098:	4613      	mov	r3, r2
 800509a:	011b      	lsls	r3, r3, #4
 800509c:	1a9b      	subs	r3, r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	440b      	add	r3, r1
 80050a2:	334c      	adds	r3, #76	@ 0x4c
 80050a4:	781a      	ldrb	r2, [r3, #0]
 80050a6:	78fb      	ldrb	r3, [r7, #3]
 80050a8:	4619      	mov	r1, r3
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f005 ffdc 	bl	800b068 <HAL_HCD_HC_NotifyURBChange_Callback>
 80050b0:	e022      	b.n	80050f8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80050b2:	78fa      	ldrb	r2, [r7, #3]
 80050b4:	6879      	ldr	r1, [r7, #4]
 80050b6:	4613      	mov	r3, r2
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	1a9b      	subs	r3, r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	440b      	add	r3, r1
 80050c0:	334c      	adds	r3, #76	@ 0x4c
 80050c2:	2202      	movs	r2, #2
 80050c4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80050c6:	78fb      	ldrb	r3, [r7, #3]
 80050c8:	015a      	lsls	r2, r3, #5
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	4413      	add	r3, r2
 80050ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80050dc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80050e4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80050e6:	78fb      	ldrb	r3, [r7, #3]
 80050e8:	015a      	lsls	r2, r3, #5
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	4413      	add	r3, r2
 80050ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050f2:	461a      	mov	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80050f8:	78fb      	ldrb	r3, [r7, #3]
 80050fa:	015a      	lsls	r2, r3, #5
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	4413      	add	r3, r2
 8005100:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005104:	461a      	mov	r2, r3
 8005106:	2380      	movs	r3, #128	@ 0x80
 8005108:	6093      	str	r3, [r2, #8]
 800510a:	e217      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	78fa      	ldrb	r2, [r7, #3]
 8005112:	4611      	mov	r1, r2
 8005114:	4618      	mov	r0, r3
 8005116:	f002 fe9e 	bl	8007e56 <USB_ReadChInterrupts>
 800511a:	4603      	mov	r3, r0
 800511c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005120:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005124:	d11b      	bne.n	800515e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005126:	78fa      	ldrb	r2, [r7, #3]
 8005128:	6879      	ldr	r1, [r7, #4]
 800512a:	4613      	mov	r3, r2
 800512c:	011b      	lsls	r3, r3, #4
 800512e:	1a9b      	subs	r3, r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	440b      	add	r3, r1
 8005134:	334d      	adds	r3, #77	@ 0x4d
 8005136:	2209      	movs	r2, #9
 8005138:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	78fa      	ldrb	r2, [r7, #3]
 8005140:	4611      	mov	r1, r2
 8005142:	4618      	mov	r0, r3
 8005144:	f003 fc31 	bl	80089aa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005148:	78fb      	ldrb	r3, [r7, #3]
 800514a:	015a      	lsls	r2, r3, #5
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	4413      	add	r3, r2
 8005150:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005154:	461a      	mov	r2, r3
 8005156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800515a:	6093      	str	r3, [r2, #8]
 800515c:	e1ee      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	78fa      	ldrb	r2, [r7, #3]
 8005164:	4611      	mov	r1, r2
 8005166:	4618      	mov	r0, r3
 8005168:	f002 fe75 	bl	8007e56 <USB_ReadChInterrupts>
 800516c:	4603      	mov	r3, r0
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b02      	cmp	r3, #2
 8005174:	f040 81df 	bne.w	8005536 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005178:	78fb      	ldrb	r3, [r7, #3]
 800517a:	015a      	lsls	r2, r3, #5
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	4413      	add	r3, r2
 8005180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005184:	461a      	mov	r2, r3
 8005186:	2302      	movs	r3, #2
 8005188:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800518a:	78fa      	ldrb	r2, [r7, #3]
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	4613      	mov	r3, r2
 8005190:	011b      	lsls	r3, r3, #4
 8005192:	1a9b      	subs	r3, r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	440b      	add	r3, r1
 8005198:	334d      	adds	r3, #77	@ 0x4d
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	2b01      	cmp	r3, #1
 800519e:	f040 8093 	bne.w	80052c8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80051a2:	78fa      	ldrb	r2, [r7, #3]
 80051a4:	6879      	ldr	r1, [r7, #4]
 80051a6:	4613      	mov	r3, r2
 80051a8:	011b      	lsls	r3, r3, #4
 80051aa:	1a9b      	subs	r3, r3, r2
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	440b      	add	r3, r1
 80051b0:	334d      	adds	r3, #77	@ 0x4d
 80051b2:	2202      	movs	r2, #2
 80051b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80051b6:	78fa      	ldrb	r2, [r7, #3]
 80051b8:	6879      	ldr	r1, [r7, #4]
 80051ba:	4613      	mov	r3, r2
 80051bc:	011b      	lsls	r3, r3, #4
 80051be:	1a9b      	subs	r3, r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	440b      	add	r3, r1
 80051c4:	334c      	adds	r3, #76	@ 0x4c
 80051c6:	2201      	movs	r2, #1
 80051c8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80051ca:	78fa      	ldrb	r2, [r7, #3]
 80051cc:	6879      	ldr	r1, [r7, #4]
 80051ce:	4613      	mov	r3, r2
 80051d0:	011b      	lsls	r3, r3, #4
 80051d2:	1a9b      	subs	r3, r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	440b      	add	r3, r1
 80051d8:	3326      	adds	r3, #38	@ 0x26
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d00b      	beq.n	80051f8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80051e0:	78fa      	ldrb	r2, [r7, #3]
 80051e2:	6879      	ldr	r1, [r7, #4]
 80051e4:	4613      	mov	r3, r2
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	1a9b      	subs	r3, r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	440b      	add	r3, r1
 80051ee:	3326      	adds	r3, #38	@ 0x26
 80051f0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80051f2:	2b03      	cmp	r3, #3
 80051f4:	f040 8190 	bne.w	8005518 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	799b      	ldrb	r3, [r3, #6]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d115      	bne.n	800522c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005200:	78fa      	ldrb	r2, [r7, #3]
 8005202:	6879      	ldr	r1, [r7, #4]
 8005204:	4613      	mov	r3, r2
 8005206:	011b      	lsls	r3, r3, #4
 8005208:	1a9b      	subs	r3, r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	440b      	add	r3, r1
 800520e:	333d      	adds	r3, #61	@ 0x3d
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	78fa      	ldrb	r2, [r7, #3]
 8005214:	f083 0301 	eor.w	r3, r3, #1
 8005218:	b2d8      	uxtb	r0, r3
 800521a:	6879      	ldr	r1, [r7, #4]
 800521c:	4613      	mov	r3, r2
 800521e:	011b      	lsls	r3, r3, #4
 8005220:	1a9b      	subs	r3, r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	440b      	add	r3, r1
 8005226:	333d      	adds	r3, #61	@ 0x3d
 8005228:	4602      	mov	r2, r0
 800522a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	799b      	ldrb	r3, [r3, #6]
 8005230:	2b01      	cmp	r3, #1
 8005232:	f040 8171 	bne.w	8005518 <HCD_HC_OUT_IRQHandler+0x954>
 8005236:	78fa      	ldrb	r2, [r7, #3]
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	4613      	mov	r3, r2
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	440b      	add	r3, r1
 8005244:	3334      	adds	r3, #52	@ 0x34
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	f000 8165 	beq.w	8005518 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800524e:	78fa      	ldrb	r2, [r7, #3]
 8005250:	6879      	ldr	r1, [r7, #4]
 8005252:	4613      	mov	r3, r2
 8005254:	011b      	lsls	r3, r3, #4
 8005256:	1a9b      	subs	r3, r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	440b      	add	r3, r1
 800525c:	3334      	adds	r3, #52	@ 0x34
 800525e:	6819      	ldr	r1, [r3, #0]
 8005260:	78fa      	ldrb	r2, [r7, #3]
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	4613      	mov	r3, r2
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	1a9b      	subs	r3, r3, r2
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	4403      	add	r3, r0
 800526e:	3328      	adds	r3, #40	@ 0x28
 8005270:	881b      	ldrh	r3, [r3, #0]
 8005272:	440b      	add	r3, r1
 8005274:	1e59      	subs	r1, r3, #1
 8005276:	78fa      	ldrb	r2, [r7, #3]
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	4613      	mov	r3, r2
 800527c:	011b      	lsls	r3, r3, #4
 800527e:	1a9b      	subs	r3, r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4403      	add	r3, r0
 8005284:	3328      	adds	r3, #40	@ 0x28
 8005286:	881b      	ldrh	r3, [r3, #0]
 8005288:	fbb1 f3f3 	udiv	r3, r1, r3
 800528c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 813f 	beq.w	8005518 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800529a:	78fa      	ldrb	r2, [r7, #3]
 800529c:	6879      	ldr	r1, [r7, #4]
 800529e:	4613      	mov	r3, r2
 80052a0:	011b      	lsls	r3, r3, #4
 80052a2:	1a9b      	subs	r3, r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	440b      	add	r3, r1
 80052a8:	333d      	adds	r3, #61	@ 0x3d
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	78fa      	ldrb	r2, [r7, #3]
 80052ae:	f083 0301 	eor.w	r3, r3, #1
 80052b2:	b2d8      	uxtb	r0, r3
 80052b4:	6879      	ldr	r1, [r7, #4]
 80052b6:	4613      	mov	r3, r2
 80052b8:	011b      	lsls	r3, r3, #4
 80052ba:	1a9b      	subs	r3, r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	440b      	add	r3, r1
 80052c0:	333d      	adds	r3, #61	@ 0x3d
 80052c2:	4602      	mov	r2, r0
 80052c4:	701a      	strb	r2, [r3, #0]
 80052c6:	e127      	b.n	8005518 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80052c8:	78fa      	ldrb	r2, [r7, #3]
 80052ca:	6879      	ldr	r1, [r7, #4]
 80052cc:	4613      	mov	r3, r2
 80052ce:	011b      	lsls	r3, r3, #4
 80052d0:	1a9b      	subs	r3, r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	440b      	add	r3, r1
 80052d6:	334d      	adds	r3, #77	@ 0x4d
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	2b03      	cmp	r3, #3
 80052dc:	d120      	bne.n	8005320 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80052de:	78fa      	ldrb	r2, [r7, #3]
 80052e0:	6879      	ldr	r1, [r7, #4]
 80052e2:	4613      	mov	r3, r2
 80052e4:	011b      	lsls	r3, r3, #4
 80052e6:	1a9b      	subs	r3, r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	334d      	adds	r3, #77	@ 0x4d
 80052ee:	2202      	movs	r2, #2
 80052f0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80052f2:	78fa      	ldrb	r2, [r7, #3]
 80052f4:	6879      	ldr	r1, [r7, #4]
 80052f6:	4613      	mov	r3, r2
 80052f8:	011b      	lsls	r3, r3, #4
 80052fa:	1a9b      	subs	r3, r3, r2
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	440b      	add	r3, r1
 8005300:	331b      	adds	r3, #27
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	2b01      	cmp	r3, #1
 8005306:	f040 8107 	bne.w	8005518 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800530a:	78fa      	ldrb	r2, [r7, #3]
 800530c:	6879      	ldr	r1, [r7, #4]
 800530e:	4613      	mov	r3, r2
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	1a9b      	subs	r3, r3, r2
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	440b      	add	r3, r1
 8005318:	334c      	adds	r3, #76	@ 0x4c
 800531a:	2202      	movs	r2, #2
 800531c:	701a      	strb	r2, [r3, #0]
 800531e:	e0fb      	b.n	8005518 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005320:	78fa      	ldrb	r2, [r7, #3]
 8005322:	6879      	ldr	r1, [r7, #4]
 8005324:	4613      	mov	r3, r2
 8005326:	011b      	lsls	r3, r3, #4
 8005328:	1a9b      	subs	r3, r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	440b      	add	r3, r1
 800532e:	334d      	adds	r3, #77	@ 0x4d
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	2b04      	cmp	r3, #4
 8005334:	d13a      	bne.n	80053ac <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005336:	78fa      	ldrb	r2, [r7, #3]
 8005338:	6879      	ldr	r1, [r7, #4]
 800533a:	4613      	mov	r3, r2
 800533c:	011b      	lsls	r3, r3, #4
 800533e:	1a9b      	subs	r3, r3, r2
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	440b      	add	r3, r1
 8005344:	334d      	adds	r3, #77	@ 0x4d
 8005346:	2202      	movs	r2, #2
 8005348:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800534a:	78fa      	ldrb	r2, [r7, #3]
 800534c:	6879      	ldr	r1, [r7, #4]
 800534e:	4613      	mov	r3, r2
 8005350:	011b      	lsls	r3, r3, #4
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	440b      	add	r3, r1
 8005358:	334c      	adds	r3, #76	@ 0x4c
 800535a:	2202      	movs	r2, #2
 800535c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800535e:	78fa      	ldrb	r2, [r7, #3]
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	4613      	mov	r3, r2
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	1a9b      	subs	r3, r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	440b      	add	r3, r1
 800536c:	331b      	adds	r3, #27
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	2b01      	cmp	r3, #1
 8005372:	f040 80d1 	bne.w	8005518 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005376:	78fa      	ldrb	r2, [r7, #3]
 8005378:	6879      	ldr	r1, [r7, #4]
 800537a:	4613      	mov	r3, r2
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	1a9b      	subs	r3, r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	440b      	add	r3, r1
 8005384:	331b      	adds	r3, #27
 8005386:	2200      	movs	r2, #0
 8005388:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800538a:	78fb      	ldrb	r3, [r7, #3]
 800538c:	015a      	lsls	r2, r3, #5
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	4413      	add	r3, r2
 8005392:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	78fa      	ldrb	r2, [r7, #3]
 800539a:	0151      	lsls	r1, r2, #5
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	440a      	add	r2, r1
 80053a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053a8:	6053      	str	r3, [r2, #4]
 80053aa:	e0b5      	b.n	8005518 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80053ac:	78fa      	ldrb	r2, [r7, #3]
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	4613      	mov	r3, r2
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	1a9b      	subs	r3, r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	440b      	add	r3, r1
 80053ba:	334d      	adds	r3, #77	@ 0x4d
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	2b05      	cmp	r3, #5
 80053c0:	d114      	bne.n	80053ec <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80053c2:	78fa      	ldrb	r2, [r7, #3]
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	4613      	mov	r3, r2
 80053c8:	011b      	lsls	r3, r3, #4
 80053ca:	1a9b      	subs	r3, r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	334d      	adds	r3, #77	@ 0x4d
 80053d2:	2202      	movs	r2, #2
 80053d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80053d6:	78fa      	ldrb	r2, [r7, #3]
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	4613      	mov	r3, r2
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	334c      	adds	r3, #76	@ 0x4c
 80053e6:	2202      	movs	r2, #2
 80053e8:	701a      	strb	r2, [r3, #0]
 80053ea:	e095      	b.n	8005518 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80053ec:	78fa      	ldrb	r2, [r7, #3]
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	4613      	mov	r3, r2
 80053f2:	011b      	lsls	r3, r3, #4
 80053f4:	1a9b      	subs	r3, r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	440b      	add	r3, r1
 80053fa:	334d      	adds	r3, #77	@ 0x4d
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	2b06      	cmp	r3, #6
 8005400:	d114      	bne.n	800542c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	6879      	ldr	r1, [r7, #4]
 8005406:	4613      	mov	r3, r2
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	1a9b      	subs	r3, r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	440b      	add	r3, r1
 8005410:	334d      	adds	r3, #77	@ 0x4d
 8005412:	2202      	movs	r2, #2
 8005414:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005416:	78fa      	ldrb	r2, [r7, #3]
 8005418:	6879      	ldr	r1, [r7, #4]
 800541a:	4613      	mov	r3, r2
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	1a9b      	subs	r3, r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	440b      	add	r3, r1
 8005424:	334c      	adds	r3, #76	@ 0x4c
 8005426:	2205      	movs	r2, #5
 8005428:	701a      	strb	r2, [r3, #0]
 800542a:	e075      	b.n	8005518 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800542c:	78fa      	ldrb	r2, [r7, #3]
 800542e:	6879      	ldr	r1, [r7, #4]
 8005430:	4613      	mov	r3, r2
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	1a9b      	subs	r3, r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	440b      	add	r3, r1
 800543a:	334d      	adds	r3, #77	@ 0x4d
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	2b07      	cmp	r3, #7
 8005440:	d00a      	beq.n	8005458 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005442:	78fa      	ldrb	r2, [r7, #3]
 8005444:	6879      	ldr	r1, [r7, #4]
 8005446:	4613      	mov	r3, r2
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	1a9b      	subs	r3, r3, r2
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	440b      	add	r3, r1
 8005450:	334d      	adds	r3, #77	@ 0x4d
 8005452:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005454:	2b09      	cmp	r3, #9
 8005456:	d170      	bne.n	800553a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005458:	78fa      	ldrb	r2, [r7, #3]
 800545a:	6879      	ldr	r1, [r7, #4]
 800545c:	4613      	mov	r3, r2
 800545e:	011b      	lsls	r3, r3, #4
 8005460:	1a9b      	subs	r3, r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	334d      	adds	r3, #77	@ 0x4d
 8005468:	2202      	movs	r2, #2
 800546a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800546c:	78fa      	ldrb	r2, [r7, #3]
 800546e:	6879      	ldr	r1, [r7, #4]
 8005470:	4613      	mov	r3, r2
 8005472:	011b      	lsls	r3, r3, #4
 8005474:	1a9b      	subs	r3, r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	440b      	add	r3, r1
 800547a:	3344      	adds	r3, #68	@ 0x44
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	1c59      	adds	r1, r3, #1
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	4613      	mov	r3, r2
 8005484:	011b      	lsls	r3, r3, #4
 8005486:	1a9b      	subs	r3, r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	4403      	add	r3, r0
 800548c:	3344      	adds	r3, #68	@ 0x44
 800548e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005490:	78fa      	ldrb	r2, [r7, #3]
 8005492:	6879      	ldr	r1, [r7, #4]
 8005494:	4613      	mov	r3, r2
 8005496:	011b      	lsls	r3, r3, #4
 8005498:	1a9b      	subs	r3, r3, r2
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	440b      	add	r3, r1
 800549e:	3344      	adds	r3, #68	@ 0x44
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d914      	bls.n	80054d0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80054a6:	78fa      	ldrb	r2, [r7, #3]
 80054a8:	6879      	ldr	r1, [r7, #4]
 80054aa:	4613      	mov	r3, r2
 80054ac:	011b      	lsls	r3, r3, #4
 80054ae:	1a9b      	subs	r3, r3, r2
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	440b      	add	r3, r1
 80054b4:	3344      	adds	r3, #68	@ 0x44
 80054b6:	2200      	movs	r2, #0
 80054b8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80054ba:	78fa      	ldrb	r2, [r7, #3]
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	4613      	mov	r3, r2
 80054c0:	011b      	lsls	r3, r3, #4
 80054c2:	1a9b      	subs	r3, r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	440b      	add	r3, r1
 80054c8:	334c      	adds	r3, #76	@ 0x4c
 80054ca:	2204      	movs	r2, #4
 80054cc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80054ce:	e022      	b.n	8005516 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80054d0:	78fa      	ldrb	r2, [r7, #3]
 80054d2:	6879      	ldr	r1, [r7, #4]
 80054d4:	4613      	mov	r3, r2
 80054d6:	011b      	lsls	r3, r3, #4
 80054d8:	1a9b      	subs	r3, r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	440b      	add	r3, r1
 80054de:	334c      	adds	r3, #76	@ 0x4c
 80054e0:	2202      	movs	r2, #2
 80054e2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80054e4:	78fb      	ldrb	r3, [r7, #3]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80054fa:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005502:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005504:	78fb      	ldrb	r3, [r7, #3]
 8005506:	015a      	lsls	r2, r3, #5
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	4413      	add	r3, r2
 800550c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005510:	461a      	mov	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005516:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005518:	78fa      	ldrb	r2, [r7, #3]
 800551a:	6879      	ldr	r1, [r7, #4]
 800551c:	4613      	mov	r3, r2
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	1a9b      	subs	r3, r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	440b      	add	r3, r1
 8005526:	334c      	adds	r3, #76	@ 0x4c
 8005528:	781a      	ldrb	r2, [r3, #0]
 800552a:	78fb      	ldrb	r3, [r7, #3]
 800552c:	4619      	mov	r1, r3
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f005 fd9a 	bl	800b068 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005534:	e002      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005536:	bf00      	nop
 8005538:	e000      	b.n	800553c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800553a:	bf00      	nop
  }
}
 800553c:	3718      	adds	r7, #24
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b08a      	sub	sp, #40	@ 0x28
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005552:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f003 030f 	and.w	r3, r3, #15
 8005562:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	0c5b      	lsrs	r3, r3, #17
 8005568:	f003 030f 	and.w	r3, r3, #15
 800556c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	091b      	lsrs	r3, r3, #4
 8005572:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005576:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	2b02      	cmp	r3, #2
 800557c:	d004      	beq.n	8005588 <HCD_RXQLVL_IRQHandler+0x46>
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	2b05      	cmp	r3, #5
 8005582:	f000 80b6 	beq.w	80056f2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005586:	e0b7      	b.n	80056f8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 80b3 	beq.w	80056f6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005590:	6879      	ldr	r1, [r7, #4]
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	4613      	mov	r3, r2
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	1a9b      	subs	r3, r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	332c      	adds	r3, #44	@ 0x2c
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 80a7 	beq.w	80056f6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	69ba      	ldr	r2, [r7, #24]
 80055ac:	4613      	mov	r3, r2
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	1a9b      	subs	r3, r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	440b      	add	r3, r1
 80055b6:	3338      	adds	r3, #56	@ 0x38
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	18d1      	adds	r1, r2, r3
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	69ba      	ldr	r2, [r7, #24]
 80055c2:	4613      	mov	r3, r2
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	1a9b      	subs	r3, r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	4403      	add	r3, r0
 80055cc:	3334      	adds	r3, #52	@ 0x34
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4299      	cmp	r1, r3
 80055d2:	f200 8083 	bhi.w	80056dc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6818      	ldr	r0, [r3, #0]
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	4613      	mov	r3, r2
 80055e0:	011b      	lsls	r3, r3, #4
 80055e2:	1a9b      	subs	r3, r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	440b      	add	r3, r1
 80055e8:	332c      	adds	r3, #44	@ 0x2c
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	b292      	uxth	r2, r2
 80055f0:	4619      	mov	r1, r3
 80055f2:	f002 fbc5 	bl	8007d80 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80055f6:	6879      	ldr	r1, [r7, #4]
 80055f8:	69ba      	ldr	r2, [r7, #24]
 80055fa:	4613      	mov	r3, r2
 80055fc:	011b      	lsls	r3, r3, #4
 80055fe:	1a9b      	subs	r3, r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	440b      	add	r3, r1
 8005604:	332c      	adds	r3, #44	@ 0x2c
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	18d1      	adds	r1, r2, r3
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	69ba      	ldr	r2, [r7, #24]
 8005610:	4613      	mov	r3, r2
 8005612:	011b      	lsls	r3, r3, #4
 8005614:	1a9b      	subs	r3, r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	4403      	add	r3, r0
 800561a:	332c      	adds	r3, #44	@ 0x2c
 800561c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800561e:	6879      	ldr	r1, [r7, #4]
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	4613      	mov	r3, r2
 8005624:	011b      	lsls	r3, r3, #4
 8005626:	1a9b      	subs	r3, r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	440b      	add	r3, r1
 800562c:	3338      	adds	r3, #56	@ 0x38
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	18d1      	adds	r1, r2, r3
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	69ba      	ldr	r2, [r7, #24]
 8005638:	4613      	mov	r3, r2
 800563a:	011b      	lsls	r3, r3, #4
 800563c:	1a9b      	subs	r3, r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4403      	add	r3, r0
 8005642:	3338      	adds	r3, #56	@ 0x38
 8005644:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	4413      	add	r3, r2
 800564e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	0cdb      	lsrs	r3, r3, #19
 8005656:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800565a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800565c:	6879      	ldr	r1, [r7, #4]
 800565e:	69ba      	ldr	r2, [r7, #24]
 8005660:	4613      	mov	r3, r2
 8005662:	011b      	lsls	r3, r3, #4
 8005664:	1a9b      	subs	r3, r3, r2
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	440b      	add	r3, r1
 800566a:	3328      	adds	r3, #40	@ 0x28
 800566c:	881b      	ldrh	r3, [r3, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	4293      	cmp	r3, r2
 8005674:	d13f      	bne.n	80056f6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d03c      	beq.n	80056f6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	015a      	lsls	r2, r3, #5
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	4413      	add	r3, r2
 8005684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005692:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800569a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	015a      	lsls	r2, r3, #5
 80056a0:	6a3b      	ldr	r3, [r7, #32]
 80056a2:	4413      	add	r3, r2
 80056a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056a8:	461a      	mov	r2, r3
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	69ba      	ldr	r2, [r7, #24]
 80056b2:	4613      	mov	r3, r2
 80056b4:	011b      	lsls	r3, r3, #4
 80056b6:	1a9b      	subs	r3, r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	440b      	add	r3, r1
 80056bc:	333c      	adds	r3, #60	@ 0x3c
 80056be:	781b      	ldrb	r3, [r3, #0]
 80056c0:	f083 0301 	eor.w	r3, r3, #1
 80056c4:	b2d8      	uxtb	r0, r3
 80056c6:	6879      	ldr	r1, [r7, #4]
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	4613      	mov	r3, r2
 80056cc:	011b      	lsls	r3, r3, #4
 80056ce:	1a9b      	subs	r3, r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	440b      	add	r3, r1
 80056d4:	333c      	adds	r3, #60	@ 0x3c
 80056d6:	4602      	mov	r2, r0
 80056d8:	701a      	strb	r2, [r3, #0]
      break;
 80056da:	e00c      	b.n	80056f6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	69ba      	ldr	r2, [r7, #24]
 80056e0:	4613      	mov	r3, r2
 80056e2:	011b      	lsls	r3, r3, #4
 80056e4:	1a9b      	subs	r3, r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	440b      	add	r3, r1
 80056ea:	334c      	adds	r3, #76	@ 0x4c
 80056ec:	2204      	movs	r2, #4
 80056ee:	701a      	strb	r2, [r3, #0]
      break;
 80056f0:	e001      	b.n	80056f6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80056f2:	bf00      	nop
 80056f4:	e000      	b.n	80056f8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80056f6:	bf00      	nop
  }
}
 80056f8:	bf00      	nop
 80056fa:	3728      	adds	r7, #40	@ 0x28
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800572c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f003 0302 	and.w	r3, r3, #2
 8005734:	2b02      	cmp	r3, #2
 8005736:	d10b      	bne.n	8005750 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b01      	cmp	r3, #1
 8005740:	d102      	bne.n	8005748 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f005 fc74 	bl	800b030 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	f043 0302 	orr.w	r3, r3, #2
 800574e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f003 0308 	and.w	r3, r3, #8
 8005756:	2b08      	cmp	r3, #8
 8005758:	d132      	bne.n	80057c0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	f043 0308 	orr.w	r3, r3, #8
 8005760:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b04      	cmp	r3, #4
 800576a:	d126      	bne.n	80057ba <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	7a5b      	ldrb	r3, [r3, #9]
 8005770:	2b02      	cmp	r3, #2
 8005772:	d113      	bne.n	800579c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800577a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800577e:	d106      	bne.n	800578e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2102      	movs	r1, #2
 8005786:	4618      	mov	r0, r3
 8005788:	f002 fc90 	bl	80080ac <USB_InitFSLSPClkSel>
 800578c:	e011      	b.n	80057b2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2101      	movs	r1, #1
 8005794:	4618      	mov	r0, r3
 8005796:	f002 fc89 	bl	80080ac <USB_InitFSLSPClkSel>
 800579a:	e00a      	b.n	80057b2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	79db      	ldrb	r3, [r3, #7]
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d106      	bne.n	80057b2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057aa:	461a      	mov	r2, r3
 80057ac:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80057b0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f005 fc66 	bl	800b084 <HAL_HCD_PortEnabled_Callback>
 80057b8:	e002      	b.n	80057c0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f005 fc70 	bl	800b0a0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f003 0320 	and.w	r3, r3, #32
 80057c6:	2b20      	cmp	r3, #32
 80057c8:	d103      	bne.n	80057d2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	f043 0320 	orr.w	r3, r3, #32
 80057d0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80057d8:	461a      	mov	r2, r3
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	6013      	str	r3, [r2, #0]
}
 80057de:	bf00      	nop
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
	...

080057e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e12b      	b.n	8005a52 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d106      	bne.n	8005814 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f7fc f926 	bl	8001a60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2224      	movs	r2, #36	@ 0x24
 8005818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f022 0201 	bic.w	r2, r2, #1
 800582a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800583a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800584a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800584c:	f000 fd80 	bl	8006350 <HAL_RCC_GetPCLK1Freq>
 8005850:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	4a81      	ldr	r2, [pc, #516]	@ (8005a5c <HAL_I2C_Init+0x274>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d807      	bhi.n	800586c <HAL_I2C_Init+0x84>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4a80      	ldr	r2, [pc, #512]	@ (8005a60 <HAL_I2C_Init+0x278>)
 8005860:	4293      	cmp	r3, r2
 8005862:	bf94      	ite	ls
 8005864:	2301      	movls	r3, #1
 8005866:	2300      	movhi	r3, #0
 8005868:	b2db      	uxtb	r3, r3
 800586a:	e006      	b.n	800587a <HAL_I2C_Init+0x92>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	4a7d      	ldr	r2, [pc, #500]	@ (8005a64 <HAL_I2C_Init+0x27c>)
 8005870:	4293      	cmp	r3, r2
 8005872:	bf94      	ite	ls
 8005874:	2301      	movls	r3, #1
 8005876:	2300      	movhi	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d001      	beq.n	8005882 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e0e7      	b.n	8005a52 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	4a78      	ldr	r2, [pc, #480]	@ (8005a68 <HAL_I2C_Init+0x280>)
 8005886:	fba2 2303 	umull	r2, r3, r2, r3
 800588a:	0c9b      	lsrs	r3, r3, #18
 800588c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	430a      	orrs	r2, r1
 80058a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	6a1b      	ldr	r3, [r3, #32]
 80058a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	4a6a      	ldr	r2, [pc, #424]	@ (8005a5c <HAL_I2C_Init+0x274>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d802      	bhi.n	80058bc <HAL_I2C_Init+0xd4>
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	3301      	adds	r3, #1
 80058ba:	e009      	b.n	80058d0 <HAL_I2C_Init+0xe8>
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80058c2:	fb02 f303 	mul.w	r3, r2, r3
 80058c6:	4a69      	ldr	r2, [pc, #420]	@ (8005a6c <HAL_I2C_Init+0x284>)
 80058c8:	fba2 2303 	umull	r2, r3, r2, r3
 80058cc:	099b      	lsrs	r3, r3, #6
 80058ce:	3301      	adds	r3, #1
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	6812      	ldr	r2, [r2, #0]
 80058d4:	430b      	orrs	r3, r1
 80058d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	69db      	ldr	r3, [r3, #28]
 80058de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80058e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	495c      	ldr	r1, [pc, #368]	@ (8005a5c <HAL_I2C_Init+0x274>)
 80058ec:	428b      	cmp	r3, r1
 80058ee:	d819      	bhi.n	8005924 <HAL_I2C_Init+0x13c>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	1e59      	subs	r1, r3, #1
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80058fe:	1c59      	adds	r1, r3, #1
 8005900:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005904:	400b      	ands	r3, r1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00a      	beq.n	8005920 <HAL_I2C_Init+0x138>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	1e59      	subs	r1, r3, #1
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	fbb1 f3f3 	udiv	r3, r1, r3
 8005918:	3301      	adds	r3, #1
 800591a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800591e:	e051      	b.n	80059c4 <HAL_I2C_Init+0x1dc>
 8005920:	2304      	movs	r3, #4
 8005922:	e04f      	b.n	80059c4 <HAL_I2C_Init+0x1dc>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d111      	bne.n	8005950 <HAL_I2C_Init+0x168>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	1e58      	subs	r0, r3, #1
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6859      	ldr	r1, [r3, #4]
 8005934:	460b      	mov	r3, r1
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	440b      	add	r3, r1
 800593a:	fbb0 f3f3 	udiv	r3, r0, r3
 800593e:	3301      	adds	r3, #1
 8005940:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005944:	2b00      	cmp	r3, #0
 8005946:	bf0c      	ite	eq
 8005948:	2301      	moveq	r3, #1
 800594a:	2300      	movne	r3, #0
 800594c:	b2db      	uxtb	r3, r3
 800594e:	e012      	b.n	8005976 <HAL_I2C_Init+0x18e>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	1e58      	subs	r0, r3, #1
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6859      	ldr	r1, [r3, #4]
 8005958:	460b      	mov	r3, r1
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	440b      	add	r3, r1
 800595e:	0099      	lsls	r1, r3, #2
 8005960:	440b      	add	r3, r1
 8005962:	fbb0 f3f3 	udiv	r3, r0, r3
 8005966:	3301      	adds	r3, #1
 8005968:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800596c:	2b00      	cmp	r3, #0
 800596e:	bf0c      	ite	eq
 8005970:	2301      	moveq	r3, #1
 8005972:	2300      	movne	r3, #0
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d001      	beq.n	800597e <HAL_I2C_Init+0x196>
 800597a:	2301      	movs	r3, #1
 800597c:	e022      	b.n	80059c4 <HAL_I2C_Init+0x1dc>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10e      	bne.n	80059a4 <HAL_I2C_Init+0x1bc>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	1e58      	subs	r0, r3, #1
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6859      	ldr	r1, [r3, #4]
 800598e:	460b      	mov	r3, r1
 8005990:	005b      	lsls	r3, r3, #1
 8005992:	440b      	add	r3, r1
 8005994:	fbb0 f3f3 	udiv	r3, r0, r3
 8005998:	3301      	adds	r3, #1
 800599a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800599e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059a2:	e00f      	b.n	80059c4 <HAL_I2C_Init+0x1dc>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	1e58      	subs	r0, r3, #1
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6859      	ldr	r1, [r3, #4]
 80059ac:	460b      	mov	r3, r1
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	440b      	add	r3, r1
 80059b2:	0099      	lsls	r1, r3, #2
 80059b4:	440b      	add	r3, r1
 80059b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80059ba:	3301      	adds	r3, #1
 80059bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80059c4:	6879      	ldr	r1, [r7, #4]
 80059c6:	6809      	ldr	r1, [r1, #0]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	69da      	ldr	r2, [r3, #28]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	431a      	orrs	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	430a      	orrs	r2, r1
 80059e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80059f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	6911      	ldr	r1, [r2, #16]
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	68d2      	ldr	r2, [r2, #12]
 80059fe:	4311      	orrs	r1, r2
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	6812      	ldr	r2, [r2, #0]
 8005a04:	430b      	orrs	r3, r1
 8005a06:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	695a      	ldr	r2, [r3, #20]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	430a      	orrs	r2, r1
 8005a22:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f042 0201 	orr.w	r2, r2, #1
 8005a32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	000186a0 	.word	0x000186a0
 8005a60:	001e847f 	.word	0x001e847f
 8005a64:	003d08ff 	.word	0x003d08ff
 8005a68:	431bde83 	.word	0x431bde83
 8005a6c:	10624dd3 	.word	0x10624dd3

08005a70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e267      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d075      	beq.n	8005b7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a8e:	4b88      	ldr	r3, [pc, #544]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f003 030c 	and.w	r3, r3, #12
 8005a96:	2b04      	cmp	r3, #4
 8005a98:	d00c      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a9a:	4b85      	ldr	r3, [pc, #532]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005aa2:	2b08      	cmp	r3, #8
 8005aa4:	d112      	bne.n	8005acc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aa6:	4b82      	ldr	r3, [pc, #520]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ab2:	d10b      	bne.n	8005acc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab4:	4b7e      	ldr	r3, [pc, #504]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d05b      	beq.n	8005b78 <HAL_RCC_OscConfig+0x108>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d157      	bne.n	8005b78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e242      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ad4:	d106      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x74>
 8005ad6:	4b76      	ldr	r3, [pc, #472]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a75      	ldr	r2, [pc, #468]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	e01d      	b.n	8005b20 <HAL_RCC_OscConfig+0xb0>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005aec:	d10c      	bne.n	8005b08 <HAL_RCC_OscConfig+0x98>
 8005aee:	4b70      	ldr	r3, [pc, #448]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a6f      	ldr	r2, [pc, #444]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005af4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005af8:	6013      	str	r3, [r2, #0]
 8005afa:	4b6d      	ldr	r3, [pc, #436]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a6c      	ldr	r2, [pc, #432]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	e00b      	b.n	8005b20 <HAL_RCC_OscConfig+0xb0>
 8005b08:	4b69      	ldr	r3, [pc, #420]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a68      	ldr	r2, [pc, #416]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b12:	6013      	str	r3, [r2, #0]
 8005b14:	4b66      	ldr	r3, [pc, #408]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a65      	ldr	r2, [pc, #404]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d013      	beq.n	8005b50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b28:	f7fc fa5e 	bl	8001fe8 <HAL_GetTick>
 8005b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b30:	f7fc fa5a 	bl	8001fe8 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b64      	cmp	r3, #100	@ 0x64
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e207      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b42:	4b5b      	ldr	r3, [pc, #364]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0f0      	beq.n	8005b30 <HAL_RCC_OscConfig+0xc0>
 8005b4e:	e014      	b.n	8005b7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b50:	f7fc fa4a 	bl	8001fe8 <HAL_GetTick>
 8005b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b56:	e008      	b.n	8005b6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b58:	f7fc fa46 	bl	8001fe8 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	2b64      	cmp	r3, #100	@ 0x64
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e1f3      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b6a:	4b51      	ldr	r3, [pc, #324]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1f0      	bne.n	8005b58 <HAL_RCC_OscConfig+0xe8>
 8005b76:	e000      	b.n	8005b7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d063      	beq.n	8005c4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b86:	4b4a      	ldr	r3, [pc, #296]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 030c 	and.w	r3, r3, #12
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00b      	beq.n	8005baa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b92:	4b47      	ldr	r3, [pc, #284]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b9a:	2b08      	cmp	r3, #8
 8005b9c:	d11c      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b9e:	4b44      	ldr	r3, [pc, #272]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d116      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005baa:	4b41      	ldr	r3, [pc, #260]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x152>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d001      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e1c7      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bc2:	4b3b      	ldr	r3, [pc, #236]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	00db      	lsls	r3, r3, #3
 8005bd0:	4937      	ldr	r1, [pc, #220]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bd6:	e03a      	b.n	8005c4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d020      	beq.n	8005c22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005be0:	4b34      	ldr	r3, [pc, #208]	@ (8005cb4 <HAL_RCC_OscConfig+0x244>)
 8005be2:	2201      	movs	r2, #1
 8005be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be6:	f7fc f9ff 	bl	8001fe8 <HAL_GetTick>
 8005bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bec:	e008      	b.n	8005c00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bee:	f7fc f9fb 	bl	8001fe8 <HAL_GetTick>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	1ad3      	subs	r3, r2, r3
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d901      	bls.n	8005c00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e1a8      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c00:	4b2b      	ldr	r3, [pc, #172]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0302 	and.w	r3, r3, #2
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d0f0      	beq.n	8005bee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c0c:	4b28      	ldr	r3, [pc, #160]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	4925      	ldr	r1, [pc, #148]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	600b      	str	r3, [r1, #0]
 8005c20:	e015      	b.n	8005c4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c22:	4b24      	ldr	r3, [pc, #144]	@ (8005cb4 <HAL_RCC_OscConfig+0x244>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c28:	f7fc f9de 	bl	8001fe8 <HAL_GetTick>
 8005c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c2e:	e008      	b.n	8005c42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c30:	f7fc f9da 	bl	8001fe8 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e187      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c42:	4b1b      	ldr	r3, [pc, #108]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1f0      	bne.n	8005c30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0308 	and.w	r3, r3, #8
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d036      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d016      	beq.n	8005c90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c62:	4b15      	ldr	r3, [pc, #84]	@ (8005cb8 <HAL_RCC_OscConfig+0x248>)
 8005c64:	2201      	movs	r2, #1
 8005c66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c68:	f7fc f9be 	bl	8001fe8 <HAL_GetTick>
 8005c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c70:	f7fc f9ba 	bl	8001fe8 <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e167      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c82:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d0f0      	beq.n	8005c70 <HAL_RCC_OscConfig+0x200>
 8005c8e:	e01b      	b.n	8005cc8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c90:	4b09      	ldr	r3, [pc, #36]	@ (8005cb8 <HAL_RCC_OscConfig+0x248>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c96:	f7fc f9a7 	bl	8001fe8 <HAL_GetTick>
 8005c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c9c:	e00e      	b.n	8005cbc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c9e:	f7fc f9a3 	bl	8001fe8 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d907      	bls.n	8005cbc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e150      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
 8005cb0:	40023800 	.word	0x40023800
 8005cb4:	42470000 	.word	0x42470000
 8005cb8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cbc:	4b88      	ldr	r3, [pc, #544]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1ea      	bne.n	8005c9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 8097 	beq.w	8005e04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cda:	4b81      	ldr	r3, [pc, #516]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10f      	bne.n	8005d06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60bb      	str	r3, [r7, #8]
 8005cea:	4b7d      	ldr	r3, [pc, #500]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cee:	4a7c      	ldr	r2, [pc, #496]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cf6:	4b7a      	ldr	r3, [pc, #488]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cfe:	60bb      	str	r3, [r7, #8]
 8005d00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d02:	2301      	movs	r3, #1
 8005d04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d06:	4b77      	ldr	r3, [pc, #476]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d118      	bne.n	8005d44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d12:	4b74      	ldr	r3, [pc, #464]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a73      	ldr	r2, [pc, #460]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d1e:	f7fc f963 	bl	8001fe8 <HAL_GetTick>
 8005d22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d24:	e008      	b.n	8005d38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d26:	f7fc f95f 	bl	8001fe8 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d901      	bls.n	8005d38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e10c      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d38:	4b6a      	ldr	r3, [pc, #424]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d0f0      	beq.n	8005d26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d106      	bne.n	8005d5a <HAL_RCC_OscConfig+0x2ea>
 8005d4c:	4b64      	ldr	r3, [pc, #400]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d50:	4a63      	ldr	r2, [pc, #396]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d52:	f043 0301 	orr.w	r3, r3, #1
 8005d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d58:	e01c      	b.n	8005d94 <HAL_RCC_OscConfig+0x324>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	2b05      	cmp	r3, #5
 8005d60:	d10c      	bne.n	8005d7c <HAL_RCC_OscConfig+0x30c>
 8005d62:	4b5f      	ldr	r3, [pc, #380]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d66:	4a5e      	ldr	r2, [pc, #376]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d68:	f043 0304 	orr.w	r3, r3, #4
 8005d6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d6e:	4b5c      	ldr	r3, [pc, #368]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d72:	4a5b      	ldr	r2, [pc, #364]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d74:	f043 0301 	orr.w	r3, r3, #1
 8005d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d7a:	e00b      	b.n	8005d94 <HAL_RCC_OscConfig+0x324>
 8005d7c:	4b58      	ldr	r3, [pc, #352]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d80:	4a57      	ldr	r2, [pc, #348]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d82:	f023 0301 	bic.w	r3, r3, #1
 8005d86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d88:	4b55      	ldr	r3, [pc, #340]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d8c:	4a54      	ldr	r2, [pc, #336]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d8e:	f023 0304 	bic.w	r3, r3, #4
 8005d92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d015      	beq.n	8005dc8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d9c:	f7fc f924 	bl	8001fe8 <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005da2:	e00a      	b.n	8005dba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005da4:	f7fc f920 	bl	8001fe8 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d901      	bls.n	8005dba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e0cb      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dba:	4b49      	ldr	r3, [pc, #292]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d0ee      	beq.n	8005da4 <HAL_RCC_OscConfig+0x334>
 8005dc6:	e014      	b.n	8005df2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dc8:	f7fc f90e 	bl	8001fe8 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dce:	e00a      	b.n	8005de6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dd0:	f7fc f90a 	bl	8001fe8 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e0b5      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005de6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1ee      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005df2:	7dfb      	ldrb	r3, [r7, #23]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d105      	bne.n	8005e04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005df8:	4b39      	ldr	r3, [pc, #228]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfc:	4a38      	ldr	r2, [pc, #224]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 80a1 	beq.w	8005f50 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e0e:	4b34      	ldr	r3, [pc, #208]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 030c 	and.w	r3, r3, #12
 8005e16:	2b08      	cmp	r3, #8
 8005e18:	d05c      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d141      	bne.n	8005ea6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e22:	4b31      	ldr	r3, [pc, #196]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e28:	f7fc f8de 	bl	8001fe8 <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e30:	f7fc f8da 	bl	8001fe8 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e087      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e42:	4b27      	ldr	r3, [pc, #156]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1f0      	bne.n	8005e30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	69da      	ldr	r2, [r3, #28]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5c:	019b      	lsls	r3, r3, #6
 8005e5e:	431a      	orrs	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e64:	085b      	lsrs	r3, r3, #1
 8005e66:	3b01      	subs	r3, #1
 8005e68:	041b      	lsls	r3, r3, #16
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	061b      	lsls	r3, r3, #24
 8005e72:	491b      	ldr	r1, [pc, #108]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e78:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e7e:	f7fc f8b3 	bl	8001fe8 <HAL_GetTick>
 8005e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e84:	e008      	b.n	8005e98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e86:	f7fc f8af 	bl	8001fe8 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d901      	bls.n	8005e98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e05c      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e98:	4b11      	ldr	r3, [pc, #68]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d0f0      	beq.n	8005e86 <HAL_RCC_OscConfig+0x416>
 8005ea4:	e054      	b.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea6:	4b10      	ldr	r3, [pc, #64]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eac:	f7fc f89c 	bl	8001fe8 <HAL_GetTick>
 8005eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eb4:	f7fc f898 	bl	8001fe8 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e045      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ec6:	4b06      	ldr	r3, [pc, #24]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1f0      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x444>
 8005ed2:	e03d      	b.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d107      	bne.n	8005eec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e038      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
 8005ee0:	40023800 	.word	0x40023800
 8005ee4:	40007000 	.word	0x40007000
 8005ee8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005eec:	4b1b      	ldr	r3, [pc, #108]	@ (8005f5c <HAL_RCC_OscConfig+0x4ec>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d028      	beq.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d121      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d11a      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d111      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f32:	085b      	lsrs	r3, r3, #1
 8005f34:	3b01      	subs	r3, #1
 8005f36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d107      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d001      	beq.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e000      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3718      	adds	r7, #24
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40023800 	.word	0x40023800

08005f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e0cc      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f74:	4b68      	ldr	r3, [pc, #416]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 0307 	and.w	r3, r3, #7
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d90c      	bls.n	8005f9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f82:	4b65      	ldr	r3, [pc, #404]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f8a:	4b63      	ldr	r3, [pc, #396]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d001      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e0b8      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0302 	and.w	r3, r3, #2
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d020      	beq.n	8005fea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0304 	and.w	r3, r3, #4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d005      	beq.n	8005fc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fb4:	4b59      	ldr	r3, [pc, #356]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	4a58      	ldr	r2, [pc, #352]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005fbe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d005      	beq.n	8005fd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fcc:	4b53      	ldr	r3, [pc, #332]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	4a52      	ldr	r2, [pc, #328]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fd2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005fd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fd8:	4b50      	ldr	r3, [pc, #320]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	494d      	ldr	r1, [pc, #308]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d044      	beq.n	8006080 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d107      	bne.n	800600e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ffe:	4b47      	ldr	r3, [pc, #284]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d119      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e07f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	2b02      	cmp	r3, #2
 8006014:	d003      	beq.n	800601e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800601a:	2b03      	cmp	r3, #3
 800601c:	d107      	bne.n	800602e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800601e:	4b3f      	ldr	r3, [pc, #252]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d109      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e06f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800602e:	4b3b      	ldr	r3, [pc, #236]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e067      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800603e:	4b37      	ldr	r3, [pc, #220]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f023 0203 	bic.w	r2, r3, #3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	4934      	ldr	r1, [pc, #208]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 800604c:	4313      	orrs	r3, r2
 800604e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006050:	f7fb ffca 	bl	8001fe8 <HAL_GetTick>
 8006054:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006056:	e00a      	b.n	800606e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006058:	f7fb ffc6 	bl	8001fe8 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006066:	4293      	cmp	r3, r2
 8006068:	d901      	bls.n	800606e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e04f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800606e:	4b2b      	ldr	r3, [pc, #172]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 020c 	and.w	r2, r3, #12
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	429a      	cmp	r2, r3
 800607e:	d1eb      	bne.n	8006058 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006080:	4b25      	ldr	r3, [pc, #148]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 0307 	and.w	r3, r3, #7
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	429a      	cmp	r2, r3
 800608c:	d20c      	bcs.n	80060a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800608e:	4b22      	ldr	r3, [pc, #136]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	b2d2      	uxtb	r2, r2
 8006094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006096:	4b20      	ldr	r3, [pc, #128]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 0307 	and.w	r3, r3, #7
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d001      	beq.n	80060a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e032      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 0304 	and.w	r3, r3, #4
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d008      	beq.n	80060c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060b4:	4b19      	ldr	r3, [pc, #100]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	4916      	ldr	r1, [pc, #88]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0308 	and.w	r3, r3, #8
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d009      	beq.n	80060e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060d2:	4b12      	ldr	r3, [pc, #72]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	00db      	lsls	r3, r3, #3
 80060e0:	490e      	ldr	r1, [pc, #56]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060e6:	f000 f821 	bl	800612c <HAL_RCC_GetSysClockFreq>
 80060ea:	4602      	mov	r2, r0
 80060ec:	4b0b      	ldr	r3, [pc, #44]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	091b      	lsrs	r3, r3, #4
 80060f2:	f003 030f 	and.w	r3, r3, #15
 80060f6:	490a      	ldr	r1, [pc, #40]	@ (8006120 <HAL_RCC_ClockConfig+0x1c0>)
 80060f8:	5ccb      	ldrb	r3, [r1, r3]
 80060fa:	fa22 f303 	lsr.w	r3, r2, r3
 80060fe:	4a09      	ldr	r2, [pc, #36]	@ (8006124 <HAL_RCC_ClockConfig+0x1c4>)
 8006100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006102:	4b09      	ldr	r3, [pc, #36]	@ (8006128 <HAL_RCC_ClockConfig+0x1c8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4618      	mov	r0, r3
 8006108:	f7fb ff2a 	bl	8001f60 <HAL_InitTick>

  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	40023c00 	.word	0x40023c00
 800611c:	40023800 	.word	0x40023800
 8006120:	0800be40 	.word	0x0800be40
 8006124:	20000014 	.word	0x20000014
 8006128:	20000018 	.word	0x20000018

0800612c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800612c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006130:	b094      	sub	sp, #80	@ 0x50
 8006132:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006138:	2300      	movs	r3, #0
 800613a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800613c:	2300      	movs	r3, #0
 800613e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006140:	2300      	movs	r3, #0
 8006142:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006144:	4b79      	ldr	r3, [pc, #484]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f003 030c 	and.w	r3, r3, #12
 800614c:	2b08      	cmp	r3, #8
 800614e:	d00d      	beq.n	800616c <HAL_RCC_GetSysClockFreq+0x40>
 8006150:	2b08      	cmp	r3, #8
 8006152:	f200 80e1 	bhi.w	8006318 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <HAL_RCC_GetSysClockFreq+0x34>
 800615a:	2b04      	cmp	r3, #4
 800615c:	d003      	beq.n	8006166 <HAL_RCC_GetSysClockFreq+0x3a>
 800615e:	e0db      	b.n	8006318 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006160:	4b73      	ldr	r3, [pc, #460]	@ (8006330 <HAL_RCC_GetSysClockFreq+0x204>)
 8006162:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006164:	e0db      	b.n	800631e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006166:	4b73      	ldr	r3, [pc, #460]	@ (8006334 <HAL_RCC_GetSysClockFreq+0x208>)
 8006168:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800616a:	e0d8      	b.n	800631e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800616c:	4b6f      	ldr	r3, [pc, #444]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006174:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006176:	4b6d      	ldr	r3, [pc, #436]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d063      	beq.n	800624a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006182:	4b6a      	ldr	r3, [pc, #424]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	099b      	lsrs	r3, r3, #6
 8006188:	2200      	movs	r2, #0
 800618a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800618c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800618e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006194:	633b      	str	r3, [r7, #48]	@ 0x30
 8006196:	2300      	movs	r3, #0
 8006198:	637b      	str	r3, [r7, #52]	@ 0x34
 800619a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800619e:	4622      	mov	r2, r4
 80061a0:	462b      	mov	r3, r5
 80061a2:	f04f 0000 	mov.w	r0, #0
 80061a6:	f04f 0100 	mov.w	r1, #0
 80061aa:	0159      	lsls	r1, r3, #5
 80061ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061b0:	0150      	lsls	r0, r2, #5
 80061b2:	4602      	mov	r2, r0
 80061b4:	460b      	mov	r3, r1
 80061b6:	4621      	mov	r1, r4
 80061b8:	1a51      	subs	r1, r2, r1
 80061ba:	6139      	str	r1, [r7, #16]
 80061bc:	4629      	mov	r1, r5
 80061be:	eb63 0301 	sbc.w	r3, r3, r1
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	f04f 0200 	mov.w	r2, #0
 80061c8:	f04f 0300 	mov.w	r3, #0
 80061cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061d0:	4659      	mov	r1, fp
 80061d2:	018b      	lsls	r3, r1, #6
 80061d4:	4651      	mov	r1, sl
 80061d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80061da:	4651      	mov	r1, sl
 80061dc:	018a      	lsls	r2, r1, #6
 80061de:	4651      	mov	r1, sl
 80061e0:	ebb2 0801 	subs.w	r8, r2, r1
 80061e4:	4659      	mov	r1, fp
 80061e6:	eb63 0901 	sbc.w	r9, r3, r1
 80061ea:	f04f 0200 	mov.w	r2, #0
 80061ee:	f04f 0300 	mov.w	r3, #0
 80061f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061fe:	4690      	mov	r8, r2
 8006200:	4699      	mov	r9, r3
 8006202:	4623      	mov	r3, r4
 8006204:	eb18 0303 	adds.w	r3, r8, r3
 8006208:	60bb      	str	r3, [r7, #8]
 800620a:	462b      	mov	r3, r5
 800620c:	eb49 0303 	adc.w	r3, r9, r3
 8006210:	60fb      	str	r3, [r7, #12]
 8006212:	f04f 0200 	mov.w	r2, #0
 8006216:	f04f 0300 	mov.w	r3, #0
 800621a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800621e:	4629      	mov	r1, r5
 8006220:	024b      	lsls	r3, r1, #9
 8006222:	4621      	mov	r1, r4
 8006224:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006228:	4621      	mov	r1, r4
 800622a:	024a      	lsls	r2, r1, #9
 800622c:	4610      	mov	r0, r2
 800622e:	4619      	mov	r1, r3
 8006230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006232:	2200      	movs	r2, #0
 8006234:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006236:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006238:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800623c:	f7fa f820 	bl	8000280 <__aeabi_uldivmod>
 8006240:	4602      	mov	r2, r0
 8006242:	460b      	mov	r3, r1
 8006244:	4613      	mov	r3, r2
 8006246:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006248:	e058      	b.n	80062fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800624a:	4b38      	ldr	r3, [pc, #224]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	099b      	lsrs	r3, r3, #6
 8006250:	2200      	movs	r2, #0
 8006252:	4618      	mov	r0, r3
 8006254:	4611      	mov	r1, r2
 8006256:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800625a:	623b      	str	r3, [r7, #32]
 800625c:	2300      	movs	r3, #0
 800625e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006260:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006264:	4642      	mov	r2, r8
 8006266:	464b      	mov	r3, r9
 8006268:	f04f 0000 	mov.w	r0, #0
 800626c:	f04f 0100 	mov.w	r1, #0
 8006270:	0159      	lsls	r1, r3, #5
 8006272:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006276:	0150      	lsls	r0, r2, #5
 8006278:	4602      	mov	r2, r0
 800627a:	460b      	mov	r3, r1
 800627c:	4641      	mov	r1, r8
 800627e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006282:	4649      	mov	r1, r9
 8006284:	eb63 0b01 	sbc.w	fp, r3, r1
 8006288:	f04f 0200 	mov.w	r2, #0
 800628c:	f04f 0300 	mov.w	r3, #0
 8006290:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006294:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006298:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800629c:	ebb2 040a 	subs.w	r4, r2, sl
 80062a0:	eb63 050b 	sbc.w	r5, r3, fp
 80062a4:	f04f 0200 	mov.w	r2, #0
 80062a8:	f04f 0300 	mov.w	r3, #0
 80062ac:	00eb      	lsls	r3, r5, #3
 80062ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062b2:	00e2      	lsls	r2, r4, #3
 80062b4:	4614      	mov	r4, r2
 80062b6:	461d      	mov	r5, r3
 80062b8:	4643      	mov	r3, r8
 80062ba:	18e3      	adds	r3, r4, r3
 80062bc:	603b      	str	r3, [r7, #0]
 80062be:	464b      	mov	r3, r9
 80062c0:	eb45 0303 	adc.w	r3, r5, r3
 80062c4:	607b      	str	r3, [r7, #4]
 80062c6:	f04f 0200 	mov.w	r2, #0
 80062ca:	f04f 0300 	mov.w	r3, #0
 80062ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062d2:	4629      	mov	r1, r5
 80062d4:	028b      	lsls	r3, r1, #10
 80062d6:	4621      	mov	r1, r4
 80062d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062dc:	4621      	mov	r1, r4
 80062de:	028a      	lsls	r2, r1, #10
 80062e0:	4610      	mov	r0, r2
 80062e2:	4619      	mov	r1, r3
 80062e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062e6:	2200      	movs	r2, #0
 80062e8:	61bb      	str	r3, [r7, #24]
 80062ea:	61fa      	str	r2, [r7, #28]
 80062ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062f0:	f7f9 ffc6 	bl	8000280 <__aeabi_uldivmod>
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	4613      	mov	r3, r2
 80062fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80062fc:	4b0b      	ldr	r3, [pc, #44]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	0c1b      	lsrs	r3, r3, #16
 8006302:	f003 0303 	and.w	r3, r3, #3
 8006306:	3301      	adds	r3, #1
 8006308:	005b      	lsls	r3, r3, #1
 800630a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800630c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800630e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006310:	fbb2 f3f3 	udiv	r3, r2, r3
 8006314:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006316:	e002      	b.n	800631e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006318:	4b05      	ldr	r3, [pc, #20]	@ (8006330 <HAL_RCC_GetSysClockFreq+0x204>)
 800631a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800631c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800631e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006320:	4618      	mov	r0, r3
 8006322:	3750      	adds	r7, #80	@ 0x50
 8006324:	46bd      	mov	sp, r7
 8006326:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800632a:	bf00      	nop
 800632c:	40023800 	.word	0x40023800
 8006330:	00f42400 	.word	0x00f42400
 8006334:	007a1200 	.word	0x007a1200

08006338 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006338:	b480      	push	{r7}
 800633a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800633c:	4b03      	ldr	r3, [pc, #12]	@ (800634c <HAL_RCC_GetHCLKFreq+0x14>)
 800633e:	681b      	ldr	r3, [r3, #0]
}
 8006340:	4618      	mov	r0, r3
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	20000014 	.word	0x20000014

08006350 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006354:	f7ff fff0 	bl	8006338 <HAL_RCC_GetHCLKFreq>
 8006358:	4602      	mov	r2, r0
 800635a:	4b05      	ldr	r3, [pc, #20]	@ (8006370 <HAL_RCC_GetPCLK1Freq+0x20>)
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	0a9b      	lsrs	r3, r3, #10
 8006360:	f003 0307 	and.w	r3, r3, #7
 8006364:	4903      	ldr	r1, [pc, #12]	@ (8006374 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006366:	5ccb      	ldrb	r3, [r1, r3]
 8006368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800636c:	4618      	mov	r0, r3
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40023800 	.word	0x40023800
 8006374:	0800be50 	.word	0x0800be50

08006378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800637c:	f7ff ffdc 	bl	8006338 <HAL_RCC_GetHCLKFreq>
 8006380:	4602      	mov	r2, r0
 8006382:	4b05      	ldr	r3, [pc, #20]	@ (8006398 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	0b5b      	lsrs	r3, r3, #13
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	4903      	ldr	r1, [pc, #12]	@ (800639c <HAL_RCC_GetPCLK2Freq+0x24>)
 800638e:	5ccb      	ldrb	r3, [r1, r3]
 8006390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006394:	4618      	mov	r0, r3
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40023800 	.word	0x40023800
 800639c:	0800be50 	.word	0x0800be50

080063a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e07b      	b.n	80064aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d108      	bne.n	80063cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063c2:	d009      	beq.n	80063d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	61da      	str	r2, [r3, #28]
 80063ca:	e005      	b.n	80063d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d106      	bne.n	80063f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f7fb fb7c 	bl	8001af0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2202      	movs	r2, #2
 80063fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800640e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006420:	431a      	orrs	r2, r3
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800642a:	431a      	orrs	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	f003 0302 	and.w	r3, r3, #2
 8006434:	431a      	orrs	r2, r3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	f003 0301 	and.w	r3, r3, #1
 800643e:	431a      	orrs	r2, r3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006448:	431a      	orrs	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	69db      	ldr	r3, [r3, #28]
 800644e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006452:	431a      	orrs	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a1b      	ldr	r3, [r3, #32]
 8006458:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800645c:	ea42 0103 	orr.w	r1, r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006464:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	430a      	orrs	r2, r1
 800646e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	699b      	ldr	r3, [r3, #24]
 8006474:	0c1b      	lsrs	r3, r3, #16
 8006476:	f003 0104 	and.w	r1, r3, #4
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800647e:	f003 0210 	and.w	r2, r3, #16
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	430a      	orrs	r2, r1
 8006488:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	69da      	ldr	r2, [r3, #28]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006498:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b082      	sub	sp, #8
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e041      	b.n	8006548 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d106      	bne.n	80064de <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f7fb fb51 	bl	8001b80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2202      	movs	r2, #2
 80064e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	3304      	adds	r3, #4
 80064ee:	4619      	mov	r1, r3
 80064f0:	4610      	mov	r0, r2
 80064f2:	f000 fad9 	bl	8006aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	3708      	adds	r7, #8
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d101      	bne.n	8006562 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e041      	b.n	80065e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b00      	cmp	r3, #0
 800656c:	d106      	bne.n	800657c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f839 	bl	80065ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	3304      	adds	r3, #4
 800658c:	4619      	mov	r1, r3
 800658e:	4610      	mov	r0, r2
 8006590:	f000 fa8a 	bl	8006aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}

080065ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80065f6:	bf00      	nop
 80065f8:	370c      	adds	r7, #12
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
	...

08006604 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d109      	bne.n	8006628 <HAL_TIM_PWM_Start+0x24>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b01      	cmp	r3, #1
 800661e:	bf14      	ite	ne
 8006620:	2301      	movne	r3, #1
 8006622:	2300      	moveq	r3, #0
 8006624:	b2db      	uxtb	r3, r3
 8006626:	e022      	b.n	800666e <HAL_TIM_PWM_Start+0x6a>
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	2b04      	cmp	r3, #4
 800662c:	d109      	bne.n	8006642 <HAL_TIM_PWM_Start+0x3e>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006634:	b2db      	uxtb	r3, r3
 8006636:	2b01      	cmp	r3, #1
 8006638:	bf14      	ite	ne
 800663a:	2301      	movne	r3, #1
 800663c:	2300      	moveq	r3, #0
 800663e:	b2db      	uxtb	r3, r3
 8006640:	e015      	b.n	800666e <HAL_TIM_PWM_Start+0x6a>
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b08      	cmp	r3, #8
 8006646:	d109      	bne.n	800665c <HAL_TIM_PWM_Start+0x58>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800664e:	b2db      	uxtb	r3, r3
 8006650:	2b01      	cmp	r3, #1
 8006652:	bf14      	ite	ne
 8006654:	2301      	movne	r3, #1
 8006656:	2300      	moveq	r3, #0
 8006658:	b2db      	uxtb	r3, r3
 800665a:	e008      	b.n	800666e <HAL_TIM_PWM_Start+0x6a>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006662:	b2db      	uxtb	r3, r3
 8006664:	2b01      	cmp	r3, #1
 8006666:	bf14      	ite	ne
 8006668:	2301      	movne	r3, #1
 800666a:	2300      	moveq	r3, #0
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e07c      	b.n	8006770 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d104      	bne.n	8006686 <HAL_TIM_PWM_Start+0x82>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2202      	movs	r2, #2
 8006680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006684:	e013      	b.n	80066ae <HAL_TIM_PWM_Start+0xaa>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b04      	cmp	r3, #4
 800668a:	d104      	bne.n	8006696 <HAL_TIM_PWM_Start+0x92>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2202      	movs	r2, #2
 8006690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006694:	e00b      	b.n	80066ae <HAL_TIM_PWM_Start+0xaa>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	2b08      	cmp	r3, #8
 800669a:	d104      	bne.n	80066a6 <HAL_TIM_PWM_Start+0xa2>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2202      	movs	r2, #2
 80066a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066a4:	e003      	b.n	80066ae <HAL_TIM_PWM_Start+0xaa>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2202      	movs	r2, #2
 80066aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2201      	movs	r2, #1
 80066b4:	6839      	ldr	r1, [r7, #0]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f000 fce6 	bl	8007088 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006778 <HAL_TIM_PWM_Start+0x174>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d004      	beq.n	80066d0 <HAL_TIM_PWM_Start+0xcc>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a2c      	ldr	r2, [pc, #176]	@ (800677c <HAL_TIM_PWM_Start+0x178>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d101      	bne.n	80066d4 <HAL_TIM_PWM_Start+0xd0>
 80066d0:	2301      	movs	r3, #1
 80066d2:	e000      	b.n	80066d6 <HAL_TIM_PWM_Start+0xd2>
 80066d4:	2300      	movs	r3, #0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d007      	beq.n	80066ea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80066e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a22      	ldr	r2, [pc, #136]	@ (8006778 <HAL_TIM_PWM_Start+0x174>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d022      	beq.n	800673a <HAL_TIM_PWM_Start+0x136>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066fc:	d01d      	beq.n	800673a <HAL_TIM_PWM_Start+0x136>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a1f      	ldr	r2, [pc, #124]	@ (8006780 <HAL_TIM_PWM_Start+0x17c>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d018      	beq.n	800673a <HAL_TIM_PWM_Start+0x136>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a1d      	ldr	r2, [pc, #116]	@ (8006784 <HAL_TIM_PWM_Start+0x180>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d013      	beq.n	800673a <HAL_TIM_PWM_Start+0x136>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a1c      	ldr	r2, [pc, #112]	@ (8006788 <HAL_TIM_PWM_Start+0x184>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d00e      	beq.n	800673a <HAL_TIM_PWM_Start+0x136>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a16      	ldr	r2, [pc, #88]	@ (800677c <HAL_TIM_PWM_Start+0x178>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d009      	beq.n	800673a <HAL_TIM_PWM_Start+0x136>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a18      	ldr	r2, [pc, #96]	@ (800678c <HAL_TIM_PWM_Start+0x188>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d004      	beq.n	800673a <HAL_TIM_PWM_Start+0x136>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a16      	ldr	r2, [pc, #88]	@ (8006790 <HAL_TIM_PWM_Start+0x18c>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d111      	bne.n	800675e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f003 0307 	and.w	r3, r3, #7
 8006744:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2b06      	cmp	r3, #6
 800674a:	d010      	beq.n	800676e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0201 	orr.w	r2, r2, #1
 800675a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800675c:	e007      	b.n	800676e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f042 0201 	orr.w	r2, r2, #1
 800676c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	40010000 	.word	0x40010000
 800677c:	40010400 	.word	0x40010400
 8006780:	40000400 	.word	0x40000400
 8006784:	40000800 	.word	0x40000800
 8006788:	40000c00 	.word	0x40000c00
 800678c:	40014000 	.word	0x40014000
 8006790:	40001800 	.word	0x40001800

08006794 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b086      	sub	sp, #24
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067a0:	2300      	movs	r3, #0
 80067a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d101      	bne.n	80067b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80067ae:	2302      	movs	r3, #2
 80067b0:	e0ae      	b.n	8006910 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2b0c      	cmp	r3, #12
 80067be:	f200 809f 	bhi.w	8006900 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80067c2:	a201      	add	r2, pc, #4	@ (adr r2, 80067c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80067c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c8:	080067fd 	.word	0x080067fd
 80067cc:	08006901 	.word	0x08006901
 80067d0:	08006901 	.word	0x08006901
 80067d4:	08006901 	.word	0x08006901
 80067d8:	0800683d 	.word	0x0800683d
 80067dc:	08006901 	.word	0x08006901
 80067e0:	08006901 	.word	0x08006901
 80067e4:	08006901 	.word	0x08006901
 80067e8:	0800687f 	.word	0x0800687f
 80067ec:	08006901 	.word	0x08006901
 80067f0:	08006901 	.word	0x08006901
 80067f4:	08006901 	.word	0x08006901
 80067f8:	080068bf 	.word	0x080068bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68b9      	ldr	r1, [r7, #8]
 8006802:	4618      	mov	r0, r3
 8006804:	f000 f9f6 	bl	8006bf4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	699a      	ldr	r2, [r3, #24]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f042 0208 	orr.w	r2, r2, #8
 8006816:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	699a      	ldr	r2, [r3, #24]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f022 0204 	bic.w	r2, r2, #4
 8006826:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	6999      	ldr	r1, [r3, #24]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	691a      	ldr	r2, [r3, #16]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	430a      	orrs	r2, r1
 8006838:	619a      	str	r2, [r3, #24]
      break;
 800683a:	e064      	b.n	8006906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68b9      	ldr	r1, [r7, #8]
 8006842:	4618      	mov	r0, r3
 8006844:	f000 fa46 	bl	8006cd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	699a      	ldr	r2, [r3, #24]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006856:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	699a      	ldr	r2, [r3, #24]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006866:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	6999      	ldr	r1, [r3, #24]
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	021a      	lsls	r2, r3, #8
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	430a      	orrs	r2, r1
 800687a:	619a      	str	r2, [r3, #24]
      break;
 800687c:	e043      	b.n	8006906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68b9      	ldr	r1, [r7, #8]
 8006884:	4618      	mov	r0, r3
 8006886:	f000 fa9b 	bl	8006dc0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	69da      	ldr	r2, [r3, #28]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f042 0208 	orr.w	r2, r2, #8
 8006898:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	69da      	ldr	r2, [r3, #28]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f022 0204 	bic.w	r2, r2, #4
 80068a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	69d9      	ldr	r1, [r3, #28]
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	691a      	ldr	r2, [r3, #16]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	430a      	orrs	r2, r1
 80068ba:	61da      	str	r2, [r3, #28]
      break;
 80068bc:	e023      	b.n	8006906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68b9      	ldr	r1, [r7, #8]
 80068c4:	4618      	mov	r0, r3
 80068c6:	f000 faef 	bl	8006ea8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	69da      	ldr	r2, [r3, #28]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	69da      	ldr	r2, [r3, #28]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	69d9      	ldr	r1, [r3, #28]
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	691b      	ldr	r3, [r3, #16]
 80068f4:	021a      	lsls	r2, r3, #8
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	61da      	str	r2, [r3, #28]
      break;
 80068fe:	e002      	b.n	8006906 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	75fb      	strb	r3, [r7, #23]
      break;
 8006904:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800690e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006910:	4618      	mov	r0, r3
 8006912:	3718      	adds	r7, #24
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006922:	2300      	movs	r3, #0
 8006924:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800692c:	2b01      	cmp	r3, #1
 800692e:	d101      	bne.n	8006934 <HAL_TIM_ConfigClockSource+0x1c>
 8006930:	2302      	movs	r3, #2
 8006932:	e0b4      	b.n	8006a9e <HAL_TIM_ConfigClockSource+0x186>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2202      	movs	r2, #2
 8006940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800695a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68ba      	ldr	r2, [r7, #8]
 8006962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800696c:	d03e      	beq.n	80069ec <HAL_TIM_ConfigClockSource+0xd4>
 800696e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006972:	f200 8087 	bhi.w	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
 8006976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800697a:	f000 8086 	beq.w	8006a8a <HAL_TIM_ConfigClockSource+0x172>
 800697e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006982:	d87f      	bhi.n	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
 8006984:	2b70      	cmp	r3, #112	@ 0x70
 8006986:	d01a      	beq.n	80069be <HAL_TIM_ConfigClockSource+0xa6>
 8006988:	2b70      	cmp	r3, #112	@ 0x70
 800698a:	d87b      	bhi.n	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
 800698c:	2b60      	cmp	r3, #96	@ 0x60
 800698e:	d050      	beq.n	8006a32 <HAL_TIM_ConfigClockSource+0x11a>
 8006990:	2b60      	cmp	r3, #96	@ 0x60
 8006992:	d877      	bhi.n	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
 8006994:	2b50      	cmp	r3, #80	@ 0x50
 8006996:	d03c      	beq.n	8006a12 <HAL_TIM_ConfigClockSource+0xfa>
 8006998:	2b50      	cmp	r3, #80	@ 0x50
 800699a:	d873      	bhi.n	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
 800699c:	2b40      	cmp	r3, #64	@ 0x40
 800699e:	d058      	beq.n	8006a52 <HAL_TIM_ConfigClockSource+0x13a>
 80069a0:	2b40      	cmp	r3, #64	@ 0x40
 80069a2:	d86f      	bhi.n	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
 80069a4:	2b30      	cmp	r3, #48	@ 0x30
 80069a6:	d064      	beq.n	8006a72 <HAL_TIM_ConfigClockSource+0x15a>
 80069a8:	2b30      	cmp	r3, #48	@ 0x30
 80069aa:	d86b      	bhi.n	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
 80069ac:	2b20      	cmp	r3, #32
 80069ae:	d060      	beq.n	8006a72 <HAL_TIM_ConfigClockSource+0x15a>
 80069b0:	2b20      	cmp	r3, #32
 80069b2:	d867      	bhi.n	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d05c      	beq.n	8006a72 <HAL_TIM_ConfigClockSource+0x15a>
 80069b8:	2b10      	cmp	r3, #16
 80069ba:	d05a      	beq.n	8006a72 <HAL_TIM_ConfigClockSource+0x15a>
 80069bc:	e062      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80069ce:	f000 fb3b 	bl	8007048 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80069e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68ba      	ldr	r2, [r7, #8]
 80069e8:	609a      	str	r2, [r3, #8]
      break;
 80069ea:	e04f      	b.n	8006a8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80069fc:	f000 fb24 	bl	8007048 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	689a      	ldr	r2, [r3, #8]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a0e:	609a      	str	r2, [r3, #8]
      break;
 8006a10:	e03c      	b.n	8006a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a1e:	461a      	mov	r2, r3
 8006a20:	f000 fa98 	bl	8006f54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2150      	movs	r1, #80	@ 0x50
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f000 faf1 	bl	8007012 <TIM_ITRx_SetConfig>
      break;
 8006a30:	e02c      	b.n	8006a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a3e:	461a      	mov	r2, r3
 8006a40:	f000 fab7 	bl	8006fb2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2160      	movs	r1, #96	@ 0x60
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f000 fae1 	bl	8007012 <TIM_ITRx_SetConfig>
      break;
 8006a50:	e01c      	b.n	8006a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a5e:	461a      	mov	r2, r3
 8006a60:	f000 fa78 	bl	8006f54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2140      	movs	r1, #64	@ 0x40
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f000 fad1 	bl	8007012 <TIM_ITRx_SetConfig>
      break;
 8006a70:	e00c      	b.n	8006a8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	4610      	mov	r0, r2
 8006a7e:	f000 fac8 	bl	8007012 <TIM_ITRx_SetConfig>
      break;
 8006a82:	e003      	b.n	8006a8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	73fb      	strb	r3, [r7, #15]
      break;
 8006a88:	e000      	b.n	8006a8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3710      	adds	r7, #16
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
	...

08006aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a43      	ldr	r2, [pc, #268]	@ (8006bc8 <TIM_Base_SetConfig+0x120>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d013      	beq.n	8006ae8 <TIM_Base_SetConfig+0x40>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ac6:	d00f      	beq.n	8006ae8 <TIM_Base_SetConfig+0x40>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a40      	ldr	r2, [pc, #256]	@ (8006bcc <TIM_Base_SetConfig+0x124>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d00b      	beq.n	8006ae8 <TIM_Base_SetConfig+0x40>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a3f      	ldr	r2, [pc, #252]	@ (8006bd0 <TIM_Base_SetConfig+0x128>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d007      	beq.n	8006ae8 <TIM_Base_SetConfig+0x40>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a3e      	ldr	r2, [pc, #248]	@ (8006bd4 <TIM_Base_SetConfig+0x12c>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d003      	beq.n	8006ae8 <TIM_Base_SetConfig+0x40>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a3d      	ldr	r2, [pc, #244]	@ (8006bd8 <TIM_Base_SetConfig+0x130>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d108      	bne.n	8006afa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a32      	ldr	r2, [pc, #200]	@ (8006bc8 <TIM_Base_SetConfig+0x120>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d02b      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b08:	d027      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a2f      	ldr	r2, [pc, #188]	@ (8006bcc <TIM_Base_SetConfig+0x124>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d023      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a2e      	ldr	r2, [pc, #184]	@ (8006bd0 <TIM_Base_SetConfig+0x128>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d01f      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8006bd4 <TIM_Base_SetConfig+0x12c>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d01b      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a2c      	ldr	r2, [pc, #176]	@ (8006bd8 <TIM_Base_SetConfig+0x130>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d017      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a2b      	ldr	r2, [pc, #172]	@ (8006bdc <TIM_Base_SetConfig+0x134>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d013      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a2a      	ldr	r2, [pc, #168]	@ (8006be0 <TIM_Base_SetConfig+0x138>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d00f      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a29      	ldr	r2, [pc, #164]	@ (8006be4 <TIM_Base_SetConfig+0x13c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d00b      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a28      	ldr	r2, [pc, #160]	@ (8006be8 <TIM_Base_SetConfig+0x140>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d007      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a27      	ldr	r2, [pc, #156]	@ (8006bec <TIM_Base_SetConfig+0x144>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d003      	beq.n	8006b5a <TIM_Base_SetConfig+0xb2>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a26      	ldr	r2, [pc, #152]	@ (8006bf0 <TIM_Base_SetConfig+0x148>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d108      	bne.n	8006b6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	695b      	ldr	r3, [r3, #20]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	689a      	ldr	r2, [r3, #8]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a0e      	ldr	r2, [pc, #56]	@ (8006bc8 <TIM_Base_SetConfig+0x120>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d003      	beq.n	8006b9a <TIM_Base_SetConfig+0xf2>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a10      	ldr	r2, [pc, #64]	@ (8006bd8 <TIM_Base_SetConfig+0x130>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d103      	bne.n	8006ba2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	691a      	ldr	r2, [r3, #16]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f043 0204 	orr.w	r2, r3, #4
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	601a      	str	r2, [r3, #0]
}
 8006bba:	bf00      	nop
 8006bbc:	3714      	adds	r7, #20
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop
 8006bc8:	40010000 	.word	0x40010000
 8006bcc:	40000400 	.word	0x40000400
 8006bd0:	40000800 	.word	0x40000800
 8006bd4:	40000c00 	.word	0x40000c00
 8006bd8:	40010400 	.word	0x40010400
 8006bdc:	40014000 	.word	0x40014000
 8006be0:	40014400 	.word	0x40014400
 8006be4:	40014800 	.word	0x40014800
 8006be8:	40001800 	.word	0x40001800
 8006bec:	40001c00 	.word	0x40001c00
 8006bf0:	40002000 	.word	0x40002000

08006bf4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b087      	sub	sp, #28
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	f023 0201 	bic.w	r2, r3, #1
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f023 0303 	bic.w	r3, r3, #3
 8006c2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f023 0302 	bic.w	r3, r3, #2
 8006c3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	697a      	ldr	r2, [r7, #20]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a20      	ldr	r2, [pc, #128]	@ (8006ccc <TIM_OC1_SetConfig+0xd8>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d003      	beq.n	8006c58 <TIM_OC1_SetConfig+0x64>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a1f      	ldr	r2, [pc, #124]	@ (8006cd0 <TIM_OC1_SetConfig+0xdc>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d10c      	bne.n	8006c72 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	f023 0308 	bic.w	r3, r3, #8
 8006c5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f023 0304 	bic.w	r3, r3, #4
 8006c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a15      	ldr	r2, [pc, #84]	@ (8006ccc <TIM_OC1_SetConfig+0xd8>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d003      	beq.n	8006c82 <TIM_OC1_SetConfig+0x8e>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a14      	ldr	r2, [pc, #80]	@ (8006cd0 <TIM_OC1_SetConfig+0xdc>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d111      	bne.n	8006ca6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	695b      	ldr	r3, [r3, #20]
 8006c96:	693a      	ldr	r2, [r7, #16]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	68fa      	ldr	r2, [r7, #12]
 8006cb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	685a      	ldr	r2, [r3, #4]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	697a      	ldr	r2, [r7, #20]
 8006cbe:	621a      	str	r2, [r3, #32]
}
 8006cc0:	bf00      	nop
 8006cc2:	371c      	adds	r7, #28
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	40010000 	.word	0x40010000
 8006cd0:	40010400 	.word	0x40010400

08006cd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b087      	sub	sp, #28
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a1b      	ldr	r3, [r3, #32]
 8006ce2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a1b      	ldr	r3, [r3, #32]
 8006ce8:	f023 0210 	bic.w	r2, r3, #16
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	021b      	lsls	r3, r3, #8
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	f023 0320 	bic.w	r3, r3, #32
 8006d1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	011b      	lsls	r3, r3, #4
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4a22      	ldr	r2, [pc, #136]	@ (8006db8 <TIM_OC2_SetConfig+0xe4>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d003      	beq.n	8006d3c <TIM_OC2_SetConfig+0x68>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	4a21      	ldr	r2, [pc, #132]	@ (8006dbc <TIM_OC2_SetConfig+0xe8>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d10d      	bne.n	8006d58 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	011b      	lsls	r3, r3, #4
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a17      	ldr	r2, [pc, #92]	@ (8006db8 <TIM_OC2_SetConfig+0xe4>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d003      	beq.n	8006d68 <TIM_OC2_SetConfig+0x94>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a16      	ldr	r2, [pc, #88]	@ (8006dbc <TIM_OC2_SetConfig+0xe8>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d113      	bne.n	8006d90 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	695b      	ldr	r3, [r3, #20]
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	693a      	ldr	r2, [r7, #16]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	699b      	ldr	r3, [r3, #24]
 8006d88:	009b      	lsls	r3, r3, #2
 8006d8a:	693a      	ldr	r2, [r7, #16]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	693a      	ldr	r2, [r7, #16]
 8006d94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	621a      	str	r2, [r3, #32]
}
 8006daa:	bf00      	nop
 8006dac:	371c      	adds	r7, #28
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	40010000 	.word	0x40010000
 8006dbc:	40010400 	.word	0x40010400

08006dc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b087      	sub	sp, #28
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6a1b      	ldr	r3, [r3, #32]
 8006dd4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f023 0303 	bic.w	r3, r3, #3
 8006df6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	021b      	lsls	r3, r3, #8
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a21      	ldr	r2, [pc, #132]	@ (8006ea0 <TIM_OC3_SetConfig+0xe0>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d003      	beq.n	8006e26 <TIM_OC3_SetConfig+0x66>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a20      	ldr	r2, [pc, #128]	@ (8006ea4 <TIM_OC3_SetConfig+0xe4>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d10d      	bne.n	8006e42 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	021b      	lsls	r3, r3, #8
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a16      	ldr	r2, [pc, #88]	@ (8006ea0 <TIM_OC3_SetConfig+0xe0>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d003      	beq.n	8006e52 <TIM_OC3_SetConfig+0x92>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a15      	ldr	r2, [pc, #84]	@ (8006ea4 <TIM_OC3_SetConfig+0xe4>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d113      	bne.n	8006e7a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	011b      	lsls	r3, r3, #4
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	011b      	lsls	r3, r3, #4
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	693a      	ldr	r2, [r7, #16]
 8006e7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	685a      	ldr	r2, [r3, #4]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	621a      	str	r2, [r3, #32]
}
 8006e94:	bf00      	nop
 8006e96:	371c      	adds	r7, #28
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	40010000 	.word	0x40010000
 8006ea4:	40010400 	.word	0x40010400

08006ea8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b087      	sub	sp, #28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a1b      	ldr	r3, [r3, #32]
 8006eb6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6a1b      	ldr	r3, [r3, #32]
 8006ebc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ede:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	021b      	lsls	r3, r3, #8
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ef2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	031b      	lsls	r3, r3, #12
 8006efa:	693a      	ldr	r2, [r7, #16]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a12      	ldr	r2, [pc, #72]	@ (8006f4c <TIM_OC4_SetConfig+0xa4>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d003      	beq.n	8006f10 <TIM_OC4_SetConfig+0x68>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a11      	ldr	r2, [pc, #68]	@ (8006f50 <TIM_OC4_SetConfig+0xa8>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d109      	bne.n	8006f24 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	695b      	ldr	r3, [r3, #20]
 8006f1c:	019b      	lsls	r3, r3, #6
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	685a      	ldr	r2, [r3, #4]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	621a      	str	r2, [r3, #32]
}
 8006f3e:	bf00      	nop
 8006f40:	371c      	adds	r7, #28
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	40010000 	.word	0x40010000
 8006f50:	40010400 	.word	0x40010400

08006f54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b087      	sub	sp, #28
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6a1b      	ldr	r3, [r3, #32]
 8006f64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6a1b      	ldr	r3, [r3, #32]
 8006f6a:	f023 0201 	bic.w	r2, r3, #1
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	699b      	ldr	r3, [r3, #24]
 8006f76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	011b      	lsls	r3, r3, #4
 8006f84:	693a      	ldr	r2, [r7, #16]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f023 030a 	bic.w	r3, r3, #10
 8006f90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	693a      	ldr	r2, [r7, #16]
 8006f9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	697a      	ldr	r2, [r7, #20]
 8006fa4:	621a      	str	r2, [r3, #32]
}
 8006fa6:	bf00      	nop
 8006fa8:	371c      	adds	r7, #28
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr

08006fb2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b087      	sub	sp, #28
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	60f8      	str	r0, [r7, #12]
 8006fba:	60b9      	str	r1, [r7, #8]
 8006fbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6a1b      	ldr	r3, [r3, #32]
 8006fc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6a1b      	ldr	r3, [r3, #32]
 8006fc8:	f023 0210 	bic.w	r2, r3, #16
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006fdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	031b      	lsls	r3, r3, #12
 8006fe2:	693a      	ldr	r2, [r7, #16]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006fee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	011b      	lsls	r3, r3, #4
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	693a      	ldr	r2, [r7, #16]
 8006ffe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	621a      	str	r2, [r3, #32]
}
 8007006:	bf00      	nop
 8007008:	371c      	adds	r7, #28
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007012:	b480      	push	{r7}
 8007014:	b085      	sub	sp, #20
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
 800701a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007028:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800702a:	683a      	ldr	r2, [r7, #0]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	4313      	orrs	r3, r2
 8007030:	f043 0307 	orr.w	r3, r3, #7
 8007034:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	609a      	str	r2, [r3, #8]
}
 800703c:	bf00      	nop
 800703e:	3714      	adds	r7, #20
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007048:	b480      	push	{r7}
 800704a:	b087      	sub	sp, #28
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
 8007054:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007062:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	021a      	lsls	r2, r3, #8
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	431a      	orrs	r2, r3
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	4313      	orrs	r3, r2
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	4313      	orrs	r3, r2
 8007074:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	697a      	ldr	r2, [r7, #20]
 800707a:	609a      	str	r2, [r3, #8]
}
 800707c:	bf00      	nop
 800707e:	371c      	adds	r7, #28
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007088:	b480      	push	{r7}
 800708a:	b087      	sub	sp, #28
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	f003 031f 	and.w	r3, r3, #31
 800709a:	2201      	movs	r2, #1
 800709c:	fa02 f303 	lsl.w	r3, r2, r3
 80070a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6a1a      	ldr	r2, [r3, #32]
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	43db      	mvns	r3, r3
 80070aa:	401a      	ands	r2, r3
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6a1a      	ldr	r2, [r3, #32]
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	f003 031f 	and.w	r3, r3, #31
 80070ba:	6879      	ldr	r1, [r7, #4]
 80070bc:	fa01 f303 	lsl.w	r3, r1, r3
 80070c0:	431a      	orrs	r2, r3
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	621a      	str	r2, [r3, #32]
}
 80070c6:	bf00      	nop
 80070c8:	371c      	adds	r7, #28
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr
	...

080070d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b085      	sub	sp, #20
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d101      	bne.n	80070ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070e8:	2302      	movs	r3, #2
 80070ea:	e05a      	b.n	80071a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2202      	movs	r2, #2
 80070f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007112:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	4313      	orrs	r3, r2
 800711c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68fa      	ldr	r2, [r7, #12]
 8007124:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a21      	ldr	r2, [pc, #132]	@ (80071b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d022      	beq.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007138:	d01d      	beq.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a1d      	ldr	r2, [pc, #116]	@ (80071b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d018      	beq.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a1b      	ldr	r2, [pc, #108]	@ (80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d013      	beq.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a1a      	ldr	r2, [pc, #104]	@ (80071bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d00e      	beq.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a18      	ldr	r2, [pc, #96]	@ (80071c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d009      	beq.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a17      	ldr	r2, [pc, #92]	@ (80071c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d004      	beq.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a15      	ldr	r2, [pc, #84]	@ (80071c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d10c      	bne.n	8007190 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800717c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	4313      	orrs	r3, r2
 8007186:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	40010000 	.word	0x40010000
 80071b4:	40000400 	.word	0x40000400
 80071b8:	40000800 	.word	0x40000800
 80071bc:	40000c00 	.word	0x40000c00
 80071c0:	40010400 	.word	0x40010400
 80071c4:	40014000 	.word	0x40014000
 80071c8:	40001800 	.word	0x40001800

080071cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d101      	bne.n	80071de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e042      	b.n	8007264 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d106      	bne.n	80071f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f7fa fd20 	bl	8001c38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2224      	movs	r2, #36	@ 0x24
 80071fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68da      	ldr	r2, [r3, #12]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800720e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 f9d1 	bl	80075b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	691a      	ldr	r2, [r3, #16]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007224:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	695a      	ldr	r2, [r3, #20]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007234:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68da      	ldr	r2, [r3, #12]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007244:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2220      	movs	r2, #32
 8007250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2220      	movs	r2, #32
 8007258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3708      	adds	r7, #8
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b08a      	sub	sp, #40	@ 0x28
 8007270:	af02      	add	r7, sp, #8
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	603b      	str	r3, [r7, #0]
 8007278:	4613      	mov	r3, r2
 800727a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007286:	b2db      	uxtb	r3, r3
 8007288:	2b20      	cmp	r3, #32
 800728a:	d175      	bne.n	8007378 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d002      	beq.n	8007298 <HAL_UART_Transmit+0x2c>
 8007292:	88fb      	ldrh	r3, [r7, #6]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e06e      	b.n	800737a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2200      	movs	r2, #0
 80072a0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2221      	movs	r2, #33	@ 0x21
 80072a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072aa:	f7fa fe9d 	bl	8001fe8 <HAL_GetTick>
 80072ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	88fa      	ldrh	r2, [r7, #6]
 80072b4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	88fa      	ldrh	r2, [r7, #6]
 80072ba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072c4:	d108      	bne.n	80072d8 <HAL_UART_Transmit+0x6c>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d104      	bne.n	80072d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80072ce:	2300      	movs	r3, #0
 80072d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	61bb      	str	r3, [r7, #24]
 80072d6:	e003      	b.n	80072e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072dc:	2300      	movs	r3, #0
 80072de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80072e0:	e02e      	b.n	8007340 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	2200      	movs	r2, #0
 80072ea:	2180      	movs	r1, #128	@ 0x80
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f000 f86d 	bl	80073cc <UART_WaitOnFlagUntilTimeout>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d005      	beq.n	8007304 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2220      	movs	r2, #32
 80072fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007300:	2303      	movs	r3, #3
 8007302:	e03a      	b.n	800737a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d10b      	bne.n	8007322 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800730a:	69bb      	ldr	r3, [r7, #24]
 800730c:	881b      	ldrh	r3, [r3, #0]
 800730e:	461a      	mov	r2, r3
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007318:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800731a:	69bb      	ldr	r3, [r7, #24]
 800731c:	3302      	adds	r3, #2
 800731e:	61bb      	str	r3, [r7, #24]
 8007320:	e007      	b.n	8007332 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	781a      	ldrb	r2, [r3, #0]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	3301      	adds	r3, #1
 8007330:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007336:	b29b      	uxth	r3, r3
 8007338:	3b01      	subs	r3, #1
 800733a:	b29a      	uxth	r2, r3
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007344:	b29b      	uxth	r3, r3
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1cb      	bne.n	80072e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	2200      	movs	r2, #0
 8007352:	2140      	movs	r1, #64	@ 0x40
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 f839 	bl	80073cc <UART_WaitOnFlagUntilTimeout>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d005      	beq.n	800736c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2220      	movs	r2, #32
 8007364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	e006      	b.n	800737a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2220      	movs	r2, #32
 8007370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007374:	2300      	movs	r3, #0
 8007376:	e000      	b.n	800737a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007378:	2302      	movs	r3, #2
  }
}
 800737a:	4618      	mov	r0, r3
 800737c:	3720      	adds	r7, #32
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}

08007382 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007382:	b580      	push	{r7, lr}
 8007384:	b084      	sub	sp, #16
 8007386:	af00      	add	r7, sp, #0
 8007388:	60f8      	str	r0, [r7, #12]
 800738a:	60b9      	str	r1, [r7, #8]
 800738c:	4613      	mov	r3, r2
 800738e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007396:	b2db      	uxtb	r3, r3
 8007398:	2b20      	cmp	r3, #32
 800739a:	d112      	bne.n	80073c2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d002      	beq.n	80073a8 <HAL_UART_Receive_IT+0x26>
 80073a2:	88fb      	ldrh	r3, [r7, #6]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e00b      	b.n	80073c4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80073b2:	88fb      	ldrh	r3, [r7, #6]
 80073b4:	461a      	mov	r2, r3
 80073b6:	68b9      	ldr	r1, [r7, #8]
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 f860 	bl	800747e <UART_Start_Receive_IT>
 80073be:	4603      	mov	r3, r0
 80073c0:	e000      	b.n	80073c4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80073c2:	2302      	movs	r3, #2
  }
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3710      	adds	r7, #16
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b086      	sub	sp, #24
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	603b      	str	r3, [r7, #0]
 80073d8:	4613      	mov	r3, r2
 80073da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073dc:	e03b      	b.n	8007456 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073de:	6a3b      	ldr	r3, [r7, #32]
 80073e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e4:	d037      	beq.n	8007456 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073e6:	f7fa fdff 	bl	8001fe8 <HAL_GetTick>
 80073ea:	4602      	mov	r2, r0
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	6a3a      	ldr	r2, [r7, #32]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d302      	bcc.n	80073fc <UART_WaitOnFlagUntilTimeout+0x30>
 80073f6:	6a3b      	ldr	r3, [r7, #32]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d101      	bne.n	8007400 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073fc:	2303      	movs	r3, #3
 80073fe:	e03a      	b.n	8007476 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	f003 0304 	and.w	r3, r3, #4
 800740a:	2b00      	cmp	r3, #0
 800740c:	d023      	beq.n	8007456 <UART_WaitOnFlagUntilTimeout+0x8a>
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	2b80      	cmp	r3, #128	@ 0x80
 8007412:	d020      	beq.n	8007456 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	2b40      	cmp	r3, #64	@ 0x40
 8007418:	d01d      	beq.n	8007456 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 0308 	and.w	r3, r3, #8
 8007424:	2b08      	cmp	r3, #8
 8007426:	d116      	bne.n	8007456 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007428:	2300      	movs	r3, #0
 800742a:	617b      	str	r3, [r7, #20]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	617b      	str	r3, [r7, #20]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	617b      	str	r3, [r7, #20]
 800743c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f000 f857 	bl	80074f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2208      	movs	r2, #8
 8007448:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2200      	movs	r2, #0
 800744e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e00f      	b.n	8007476 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	4013      	ands	r3, r2
 8007460:	68ba      	ldr	r2, [r7, #8]
 8007462:	429a      	cmp	r2, r3
 8007464:	bf0c      	ite	eq
 8007466:	2301      	moveq	r3, #1
 8007468:	2300      	movne	r3, #0
 800746a:	b2db      	uxtb	r3, r3
 800746c:	461a      	mov	r2, r3
 800746e:	79fb      	ldrb	r3, [r7, #7]
 8007470:	429a      	cmp	r2, r3
 8007472:	d0b4      	beq.n	80073de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3718      	adds	r7, #24
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800747e:	b480      	push	{r7}
 8007480:	b085      	sub	sp, #20
 8007482:	af00      	add	r7, sp, #0
 8007484:	60f8      	str	r0, [r7, #12]
 8007486:	60b9      	str	r1, [r7, #8]
 8007488:	4613      	mov	r3, r2
 800748a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	68ba      	ldr	r2, [r7, #8]
 8007490:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	88fa      	ldrh	r2, [r7, #6]
 8007496:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	88fa      	ldrh	r2, [r7, #6]
 800749c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2222      	movs	r2, #34	@ 0x22
 80074a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	691b      	ldr	r3, [r3, #16]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d007      	beq.n	80074c4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	68da      	ldr	r2, [r3, #12]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074c2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	695a      	ldr	r2, [r3, #20]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f042 0201 	orr.w	r2, r2, #1
 80074d2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68da      	ldr	r2, [r3, #12]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f042 0220 	orr.w	r2, r2, #32
 80074e2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3714      	adds	r7, #20
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr

080074f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074f2:	b480      	push	{r7}
 80074f4:	b095      	sub	sp, #84	@ 0x54
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	330c      	adds	r3, #12
 8007500:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007504:	e853 3f00 	ldrex	r3, [r3]
 8007508:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800750a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007510:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	330c      	adds	r3, #12
 8007518:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800751a:	643a      	str	r2, [r7, #64]	@ 0x40
 800751c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007520:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007522:	e841 2300 	strex	r3, r2, [r1]
 8007526:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1e5      	bne.n	80074fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	3314      	adds	r3, #20
 8007534:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007536:	6a3b      	ldr	r3, [r7, #32]
 8007538:	e853 3f00 	ldrex	r3, [r3]
 800753c:	61fb      	str	r3, [r7, #28]
   return(result);
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	f023 0301 	bic.w	r3, r3, #1
 8007544:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	3314      	adds	r3, #20
 800754c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800754e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007550:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007552:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007554:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007556:	e841 2300 	strex	r3, r2, [r1]
 800755a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800755c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1e5      	bne.n	800752e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007566:	2b01      	cmp	r3, #1
 8007568:	d119      	bne.n	800759e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	330c      	adds	r3, #12
 8007570:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	e853 3f00 	ldrex	r3, [r3]
 8007578:	60bb      	str	r3, [r7, #8]
   return(result);
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	f023 0310 	bic.w	r3, r3, #16
 8007580:	647b      	str	r3, [r7, #68]	@ 0x44
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	330c      	adds	r3, #12
 8007588:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800758a:	61ba      	str	r2, [r7, #24]
 800758c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758e:	6979      	ldr	r1, [r7, #20]
 8007590:	69ba      	ldr	r2, [r7, #24]
 8007592:	e841 2300 	strex	r3, r2, [r1]
 8007596:	613b      	str	r3, [r7, #16]
   return(result);
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1e5      	bne.n	800756a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2220      	movs	r2, #32
 80075a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80075ac:	bf00      	nop
 80075ae:	3754      	adds	r7, #84	@ 0x54
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr

080075b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075bc:	b0c0      	sub	sp, #256	@ 0x100
 80075be:	af00      	add	r7, sp, #0
 80075c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80075d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d4:	68d9      	ldr	r1, [r3, #12]
 80075d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	ea40 0301 	orr.w	r3, r0, r1
 80075e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80075e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e6:	689a      	ldr	r2, [r3, #8]
 80075e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	431a      	orrs	r2, r3
 80075f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	431a      	orrs	r2, r3
 80075f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075fc:	69db      	ldr	r3, [r3, #28]
 80075fe:	4313      	orrs	r3, r2
 8007600:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007610:	f021 010c 	bic.w	r1, r1, #12
 8007614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800761e:	430b      	orrs	r3, r1
 8007620:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800762e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007632:	6999      	ldr	r1, [r3, #24]
 8007634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	ea40 0301 	orr.w	r3, r0, r1
 800763e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	4b8f      	ldr	r3, [pc, #572]	@ (8007884 <UART_SetConfig+0x2cc>)
 8007648:	429a      	cmp	r2, r3
 800764a:	d005      	beq.n	8007658 <UART_SetConfig+0xa0>
 800764c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	4b8d      	ldr	r3, [pc, #564]	@ (8007888 <UART_SetConfig+0x2d0>)
 8007654:	429a      	cmp	r2, r3
 8007656:	d104      	bne.n	8007662 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007658:	f7fe fe8e 	bl	8006378 <HAL_RCC_GetPCLK2Freq>
 800765c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007660:	e003      	b.n	800766a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007662:	f7fe fe75 	bl	8006350 <HAL_RCC_GetPCLK1Freq>
 8007666:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800766a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800766e:	69db      	ldr	r3, [r3, #28]
 8007670:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007674:	f040 810c 	bne.w	8007890 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800767c:	2200      	movs	r2, #0
 800767e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007682:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007686:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800768a:	4622      	mov	r2, r4
 800768c:	462b      	mov	r3, r5
 800768e:	1891      	adds	r1, r2, r2
 8007690:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007692:	415b      	adcs	r3, r3
 8007694:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007696:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800769a:	4621      	mov	r1, r4
 800769c:	eb12 0801 	adds.w	r8, r2, r1
 80076a0:	4629      	mov	r1, r5
 80076a2:	eb43 0901 	adc.w	r9, r3, r1
 80076a6:	f04f 0200 	mov.w	r2, #0
 80076aa:	f04f 0300 	mov.w	r3, #0
 80076ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80076b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80076b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80076ba:	4690      	mov	r8, r2
 80076bc:	4699      	mov	r9, r3
 80076be:	4623      	mov	r3, r4
 80076c0:	eb18 0303 	adds.w	r3, r8, r3
 80076c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80076c8:	462b      	mov	r3, r5
 80076ca:	eb49 0303 	adc.w	r3, r9, r3
 80076ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80076d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80076de:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80076e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80076e6:	460b      	mov	r3, r1
 80076e8:	18db      	adds	r3, r3, r3
 80076ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80076ec:	4613      	mov	r3, r2
 80076ee:	eb42 0303 	adc.w	r3, r2, r3
 80076f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80076f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80076f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80076fc:	f7f8 fdc0 	bl	8000280 <__aeabi_uldivmod>
 8007700:	4602      	mov	r2, r0
 8007702:	460b      	mov	r3, r1
 8007704:	4b61      	ldr	r3, [pc, #388]	@ (800788c <UART_SetConfig+0x2d4>)
 8007706:	fba3 2302 	umull	r2, r3, r3, r2
 800770a:	095b      	lsrs	r3, r3, #5
 800770c:	011c      	lsls	r4, r3, #4
 800770e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007712:	2200      	movs	r2, #0
 8007714:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007718:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800771c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007720:	4642      	mov	r2, r8
 8007722:	464b      	mov	r3, r9
 8007724:	1891      	adds	r1, r2, r2
 8007726:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007728:	415b      	adcs	r3, r3
 800772a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800772c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007730:	4641      	mov	r1, r8
 8007732:	eb12 0a01 	adds.w	sl, r2, r1
 8007736:	4649      	mov	r1, r9
 8007738:	eb43 0b01 	adc.w	fp, r3, r1
 800773c:	f04f 0200 	mov.w	r2, #0
 8007740:	f04f 0300 	mov.w	r3, #0
 8007744:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007748:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800774c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007750:	4692      	mov	sl, r2
 8007752:	469b      	mov	fp, r3
 8007754:	4643      	mov	r3, r8
 8007756:	eb1a 0303 	adds.w	r3, sl, r3
 800775a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800775e:	464b      	mov	r3, r9
 8007760:	eb4b 0303 	adc.w	r3, fp, r3
 8007764:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007774:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007778:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800777c:	460b      	mov	r3, r1
 800777e:	18db      	adds	r3, r3, r3
 8007780:	643b      	str	r3, [r7, #64]	@ 0x40
 8007782:	4613      	mov	r3, r2
 8007784:	eb42 0303 	adc.w	r3, r2, r3
 8007788:	647b      	str	r3, [r7, #68]	@ 0x44
 800778a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800778e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007792:	f7f8 fd75 	bl	8000280 <__aeabi_uldivmod>
 8007796:	4602      	mov	r2, r0
 8007798:	460b      	mov	r3, r1
 800779a:	4611      	mov	r1, r2
 800779c:	4b3b      	ldr	r3, [pc, #236]	@ (800788c <UART_SetConfig+0x2d4>)
 800779e:	fba3 2301 	umull	r2, r3, r3, r1
 80077a2:	095b      	lsrs	r3, r3, #5
 80077a4:	2264      	movs	r2, #100	@ 0x64
 80077a6:	fb02 f303 	mul.w	r3, r2, r3
 80077aa:	1acb      	subs	r3, r1, r3
 80077ac:	00db      	lsls	r3, r3, #3
 80077ae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80077b2:	4b36      	ldr	r3, [pc, #216]	@ (800788c <UART_SetConfig+0x2d4>)
 80077b4:	fba3 2302 	umull	r2, r3, r3, r2
 80077b8:	095b      	lsrs	r3, r3, #5
 80077ba:	005b      	lsls	r3, r3, #1
 80077bc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80077c0:	441c      	add	r4, r3
 80077c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077c6:	2200      	movs	r2, #0
 80077c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077cc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80077d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80077d4:	4642      	mov	r2, r8
 80077d6:	464b      	mov	r3, r9
 80077d8:	1891      	adds	r1, r2, r2
 80077da:	63b9      	str	r1, [r7, #56]	@ 0x38
 80077dc:	415b      	adcs	r3, r3
 80077de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80077e4:	4641      	mov	r1, r8
 80077e6:	1851      	adds	r1, r2, r1
 80077e8:	6339      	str	r1, [r7, #48]	@ 0x30
 80077ea:	4649      	mov	r1, r9
 80077ec:	414b      	adcs	r3, r1
 80077ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80077f0:	f04f 0200 	mov.w	r2, #0
 80077f4:	f04f 0300 	mov.w	r3, #0
 80077f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80077fc:	4659      	mov	r1, fp
 80077fe:	00cb      	lsls	r3, r1, #3
 8007800:	4651      	mov	r1, sl
 8007802:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007806:	4651      	mov	r1, sl
 8007808:	00ca      	lsls	r2, r1, #3
 800780a:	4610      	mov	r0, r2
 800780c:	4619      	mov	r1, r3
 800780e:	4603      	mov	r3, r0
 8007810:	4642      	mov	r2, r8
 8007812:	189b      	adds	r3, r3, r2
 8007814:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007818:	464b      	mov	r3, r9
 800781a:	460a      	mov	r2, r1
 800781c:	eb42 0303 	adc.w	r3, r2, r3
 8007820:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007830:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007834:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007838:	460b      	mov	r3, r1
 800783a:	18db      	adds	r3, r3, r3
 800783c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800783e:	4613      	mov	r3, r2
 8007840:	eb42 0303 	adc.w	r3, r2, r3
 8007844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007846:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800784a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800784e:	f7f8 fd17 	bl	8000280 <__aeabi_uldivmod>
 8007852:	4602      	mov	r2, r0
 8007854:	460b      	mov	r3, r1
 8007856:	4b0d      	ldr	r3, [pc, #52]	@ (800788c <UART_SetConfig+0x2d4>)
 8007858:	fba3 1302 	umull	r1, r3, r3, r2
 800785c:	095b      	lsrs	r3, r3, #5
 800785e:	2164      	movs	r1, #100	@ 0x64
 8007860:	fb01 f303 	mul.w	r3, r1, r3
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	00db      	lsls	r3, r3, #3
 8007868:	3332      	adds	r3, #50	@ 0x32
 800786a:	4a08      	ldr	r2, [pc, #32]	@ (800788c <UART_SetConfig+0x2d4>)
 800786c:	fba2 2303 	umull	r2, r3, r2, r3
 8007870:	095b      	lsrs	r3, r3, #5
 8007872:	f003 0207 	and.w	r2, r3, #7
 8007876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4422      	add	r2, r4
 800787e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007880:	e106      	b.n	8007a90 <UART_SetConfig+0x4d8>
 8007882:	bf00      	nop
 8007884:	40011000 	.word	0x40011000
 8007888:	40011400 	.word	0x40011400
 800788c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007890:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007894:	2200      	movs	r2, #0
 8007896:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800789a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800789e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80078a2:	4642      	mov	r2, r8
 80078a4:	464b      	mov	r3, r9
 80078a6:	1891      	adds	r1, r2, r2
 80078a8:	6239      	str	r1, [r7, #32]
 80078aa:	415b      	adcs	r3, r3
 80078ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80078ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80078b2:	4641      	mov	r1, r8
 80078b4:	1854      	adds	r4, r2, r1
 80078b6:	4649      	mov	r1, r9
 80078b8:	eb43 0501 	adc.w	r5, r3, r1
 80078bc:	f04f 0200 	mov.w	r2, #0
 80078c0:	f04f 0300 	mov.w	r3, #0
 80078c4:	00eb      	lsls	r3, r5, #3
 80078c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80078ca:	00e2      	lsls	r2, r4, #3
 80078cc:	4614      	mov	r4, r2
 80078ce:	461d      	mov	r5, r3
 80078d0:	4643      	mov	r3, r8
 80078d2:	18e3      	adds	r3, r4, r3
 80078d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80078d8:	464b      	mov	r3, r9
 80078da:	eb45 0303 	adc.w	r3, r5, r3
 80078de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80078e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80078ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80078f2:	f04f 0200 	mov.w	r2, #0
 80078f6:	f04f 0300 	mov.w	r3, #0
 80078fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80078fe:	4629      	mov	r1, r5
 8007900:	008b      	lsls	r3, r1, #2
 8007902:	4621      	mov	r1, r4
 8007904:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007908:	4621      	mov	r1, r4
 800790a:	008a      	lsls	r2, r1, #2
 800790c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007910:	f7f8 fcb6 	bl	8000280 <__aeabi_uldivmod>
 8007914:	4602      	mov	r2, r0
 8007916:	460b      	mov	r3, r1
 8007918:	4b60      	ldr	r3, [pc, #384]	@ (8007a9c <UART_SetConfig+0x4e4>)
 800791a:	fba3 2302 	umull	r2, r3, r3, r2
 800791e:	095b      	lsrs	r3, r3, #5
 8007920:	011c      	lsls	r4, r3, #4
 8007922:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007926:	2200      	movs	r2, #0
 8007928:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800792c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007930:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007934:	4642      	mov	r2, r8
 8007936:	464b      	mov	r3, r9
 8007938:	1891      	adds	r1, r2, r2
 800793a:	61b9      	str	r1, [r7, #24]
 800793c:	415b      	adcs	r3, r3
 800793e:	61fb      	str	r3, [r7, #28]
 8007940:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007944:	4641      	mov	r1, r8
 8007946:	1851      	adds	r1, r2, r1
 8007948:	6139      	str	r1, [r7, #16]
 800794a:	4649      	mov	r1, r9
 800794c:	414b      	adcs	r3, r1
 800794e:	617b      	str	r3, [r7, #20]
 8007950:	f04f 0200 	mov.w	r2, #0
 8007954:	f04f 0300 	mov.w	r3, #0
 8007958:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800795c:	4659      	mov	r1, fp
 800795e:	00cb      	lsls	r3, r1, #3
 8007960:	4651      	mov	r1, sl
 8007962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007966:	4651      	mov	r1, sl
 8007968:	00ca      	lsls	r2, r1, #3
 800796a:	4610      	mov	r0, r2
 800796c:	4619      	mov	r1, r3
 800796e:	4603      	mov	r3, r0
 8007970:	4642      	mov	r2, r8
 8007972:	189b      	adds	r3, r3, r2
 8007974:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007978:	464b      	mov	r3, r9
 800797a:	460a      	mov	r2, r1
 800797c:	eb42 0303 	adc.w	r3, r2, r3
 8007980:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800798e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007990:	f04f 0200 	mov.w	r2, #0
 8007994:	f04f 0300 	mov.w	r3, #0
 8007998:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800799c:	4649      	mov	r1, r9
 800799e:	008b      	lsls	r3, r1, #2
 80079a0:	4641      	mov	r1, r8
 80079a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079a6:	4641      	mov	r1, r8
 80079a8:	008a      	lsls	r2, r1, #2
 80079aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80079ae:	f7f8 fc67 	bl	8000280 <__aeabi_uldivmod>
 80079b2:	4602      	mov	r2, r0
 80079b4:	460b      	mov	r3, r1
 80079b6:	4611      	mov	r1, r2
 80079b8:	4b38      	ldr	r3, [pc, #224]	@ (8007a9c <UART_SetConfig+0x4e4>)
 80079ba:	fba3 2301 	umull	r2, r3, r3, r1
 80079be:	095b      	lsrs	r3, r3, #5
 80079c0:	2264      	movs	r2, #100	@ 0x64
 80079c2:	fb02 f303 	mul.w	r3, r2, r3
 80079c6:	1acb      	subs	r3, r1, r3
 80079c8:	011b      	lsls	r3, r3, #4
 80079ca:	3332      	adds	r3, #50	@ 0x32
 80079cc:	4a33      	ldr	r2, [pc, #204]	@ (8007a9c <UART_SetConfig+0x4e4>)
 80079ce:	fba2 2303 	umull	r2, r3, r2, r3
 80079d2:	095b      	lsrs	r3, r3, #5
 80079d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079d8:	441c      	add	r4, r3
 80079da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079de:	2200      	movs	r2, #0
 80079e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80079e2:	677a      	str	r2, [r7, #116]	@ 0x74
 80079e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80079e8:	4642      	mov	r2, r8
 80079ea:	464b      	mov	r3, r9
 80079ec:	1891      	adds	r1, r2, r2
 80079ee:	60b9      	str	r1, [r7, #8]
 80079f0:	415b      	adcs	r3, r3
 80079f2:	60fb      	str	r3, [r7, #12]
 80079f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80079f8:	4641      	mov	r1, r8
 80079fa:	1851      	adds	r1, r2, r1
 80079fc:	6039      	str	r1, [r7, #0]
 80079fe:	4649      	mov	r1, r9
 8007a00:	414b      	adcs	r3, r1
 8007a02:	607b      	str	r3, [r7, #4]
 8007a04:	f04f 0200 	mov.w	r2, #0
 8007a08:	f04f 0300 	mov.w	r3, #0
 8007a0c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007a10:	4659      	mov	r1, fp
 8007a12:	00cb      	lsls	r3, r1, #3
 8007a14:	4651      	mov	r1, sl
 8007a16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a1a:	4651      	mov	r1, sl
 8007a1c:	00ca      	lsls	r2, r1, #3
 8007a1e:	4610      	mov	r0, r2
 8007a20:	4619      	mov	r1, r3
 8007a22:	4603      	mov	r3, r0
 8007a24:	4642      	mov	r2, r8
 8007a26:	189b      	adds	r3, r3, r2
 8007a28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a2a:	464b      	mov	r3, r9
 8007a2c:	460a      	mov	r2, r1
 8007a2e:	eb42 0303 	adc.w	r3, r2, r3
 8007a32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a3e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007a40:	f04f 0200 	mov.w	r2, #0
 8007a44:	f04f 0300 	mov.w	r3, #0
 8007a48:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007a4c:	4649      	mov	r1, r9
 8007a4e:	008b      	lsls	r3, r1, #2
 8007a50:	4641      	mov	r1, r8
 8007a52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a56:	4641      	mov	r1, r8
 8007a58:	008a      	lsls	r2, r1, #2
 8007a5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007a5e:	f7f8 fc0f 	bl	8000280 <__aeabi_uldivmod>
 8007a62:	4602      	mov	r2, r0
 8007a64:	460b      	mov	r3, r1
 8007a66:	4b0d      	ldr	r3, [pc, #52]	@ (8007a9c <UART_SetConfig+0x4e4>)
 8007a68:	fba3 1302 	umull	r1, r3, r3, r2
 8007a6c:	095b      	lsrs	r3, r3, #5
 8007a6e:	2164      	movs	r1, #100	@ 0x64
 8007a70:	fb01 f303 	mul.w	r3, r1, r3
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	011b      	lsls	r3, r3, #4
 8007a78:	3332      	adds	r3, #50	@ 0x32
 8007a7a:	4a08      	ldr	r2, [pc, #32]	@ (8007a9c <UART_SetConfig+0x4e4>)
 8007a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a80:	095b      	lsrs	r3, r3, #5
 8007a82:	f003 020f 	and.w	r2, r3, #15
 8007a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4422      	add	r2, r4
 8007a8e:	609a      	str	r2, [r3, #8]
}
 8007a90:	bf00      	nop
 8007a92:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007a96:	46bd      	mov	sp, r7
 8007a98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a9c:	51eb851f 	.word	0x51eb851f

08007aa0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007aa0:	b084      	sub	sp, #16
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b084      	sub	sp, #16
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
 8007aaa:	f107 001c 	add.w	r0, r7, #28
 8007aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007ab2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d123      	bne.n	8007b02 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007abe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007ace:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ae2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d105      	bne.n	8007af6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 f9dc 	bl	8007eb4 <USB_CoreReset>
 8007afc:	4603      	mov	r3, r0
 8007afe:	73fb      	strb	r3, [r7, #15]
 8007b00:	e01b      	b.n	8007b3a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 f9d0 	bl	8007eb4 <USB_CoreReset>
 8007b14:	4603      	mov	r3, r0
 8007b16:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007b18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d106      	bne.n	8007b2e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b24:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8007b2c:	e005      	b.n	8007b3a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b32:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007b3a:	7fbb      	ldrb	r3, [r7, #30]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d10b      	bne.n	8007b58 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	f043 0206 	orr.w	r2, r3, #6
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	f043 0220 	orr.w	r2, r3, #32
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3710      	adds	r7, #16
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b64:	b004      	add	sp, #16
 8007b66:	4770      	bx	lr

08007b68 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	f043 0201 	orr.w	r2, r3, #1
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	370c      	adds	r7, #12
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr

08007b8a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	b083      	sub	sp, #12
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	f023 0201 	bic.w	r2, r3, #1
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	370c      	adds	r7, #12
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007bc8:	78fb      	ldrb	r3, [r7, #3]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d115      	bne.n	8007bfa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007bda:	200a      	movs	r0, #10
 8007bdc:	f7fa fa10 	bl	8002000 <HAL_Delay>
      ms += 10U;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	330a      	adds	r3, #10
 8007be4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 f956 	bl	8007e98 <USB_GetMode>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d01e      	beq.n	8007c30 <USB_SetCurrentMode+0x84>
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2bc7      	cmp	r3, #199	@ 0xc7
 8007bf6:	d9f0      	bls.n	8007bda <USB_SetCurrentMode+0x2e>
 8007bf8:	e01a      	b.n	8007c30 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007bfa:	78fb      	ldrb	r3, [r7, #3]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d115      	bne.n	8007c2c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007c0c:	200a      	movs	r0, #10
 8007c0e:	f7fa f9f7 	bl	8002000 <HAL_Delay>
      ms += 10U;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	330a      	adds	r3, #10
 8007c16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 f93d 	bl	8007e98 <USB_GetMode>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d005      	beq.n	8007c30 <USB_SetCurrentMode+0x84>
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2bc7      	cmp	r3, #199	@ 0xc7
 8007c28:	d9f0      	bls.n	8007c0c <USB_SetCurrentMode+0x60>
 8007c2a:	e001      	b.n	8007c30 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e005      	b.n	8007c3c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2bc8      	cmp	r3, #200	@ 0xc8
 8007c34:	d101      	bne.n	8007c3a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e000      	b.n	8007c3c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	3301      	adds	r3, #1
 8007c56:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c5e:	d901      	bls.n	8007c64 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007c60:	2303      	movs	r3, #3
 8007c62:	e01b      	b.n	8007c9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	daf2      	bge.n	8007c52 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	019b      	lsls	r3, r3, #6
 8007c74:	f043 0220 	orr.w	r2, r3, #32
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	3301      	adds	r3, #1
 8007c80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c88:	d901      	bls.n	8007c8e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	e006      	b.n	8007c9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	691b      	ldr	r3, [r3, #16]
 8007c92:	f003 0320 	and.w	r3, r3, #32
 8007c96:	2b20      	cmp	r3, #32
 8007c98:	d0f0      	beq.n	8007c7c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c9a:	2300      	movs	r3, #0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3714      	adds	r7, #20
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007cc0:	d901      	bls.n	8007cc6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007cc2:	2303      	movs	r3, #3
 8007cc4:	e018      	b.n	8007cf8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	691b      	ldr	r3, [r3, #16]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	daf2      	bge.n	8007cb4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2210      	movs	r2, #16
 8007cd6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	3301      	adds	r3, #1
 8007cdc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ce4:	d901      	bls.n	8007cea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e006      	b.n	8007cf8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	f003 0310 	and.w	r3, r3, #16
 8007cf2:	2b10      	cmp	r3, #16
 8007cf4:	d0f0      	beq.n	8007cd8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007cf6:	2300      	movs	r3, #0
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3714      	adds	r7, #20
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b089      	sub	sp, #36	@ 0x24
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	60f8      	str	r0, [r7, #12]
 8007d0c:	60b9      	str	r1, [r7, #8]
 8007d0e:	4611      	mov	r1, r2
 8007d10:	461a      	mov	r2, r3
 8007d12:	460b      	mov	r3, r1
 8007d14:	71fb      	strb	r3, [r7, #7]
 8007d16:	4613      	mov	r3, r2
 8007d18:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007d22:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d123      	bne.n	8007d72 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007d2a:	88bb      	ldrh	r3, [r7, #4]
 8007d2c:	3303      	adds	r3, #3
 8007d2e:	089b      	lsrs	r3, r3, #2
 8007d30:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007d32:	2300      	movs	r3, #0
 8007d34:	61bb      	str	r3, [r7, #24]
 8007d36:	e018      	b.n	8007d6a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007d38:	79fb      	ldrb	r3, [r7, #7]
 8007d3a:	031a      	lsls	r2, r3, #12
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	4413      	add	r3, r2
 8007d40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d44:	461a      	mov	r2, r3
 8007d46:	69fb      	ldr	r3, [r7, #28]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	3301      	adds	r3, #1
 8007d56:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	3301      	adds	r3, #1
 8007d62:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	3301      	adds	r3, #1
 8007d68:	61bb      	str	r3, [r7, #24]
 8007d6a:	69ba      	ldr	r2, [r7, #24]
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d3e2      	bcc.n	8007d38 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007d72:	2300      	movs	r3, #0
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3724      	adds	r7, #36	@ 0x24
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr

08007d80 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b08b      	sub	sp, #44	@ 0x2c
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	60f8      	str	r0, [r7, #12]
 8007d88:	60b9      	str	r1, [r7, #8]
 8007d8a:	4613      	mov	r3, r2
 8007d8c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007d96:	88fb      	ldrh	r3, [r7, #6]
 8007d98:	089b      	lsrs	r3, r3, #2
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007d9e:	88fb      	ldrh	r3, [r7, #6]
 8007da0:	f003 0303 	and.w	r3, r3, #3
 8007da4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007da6:	2300      	movs	r3, #0
 8007da8:	623b      	str	r3, [r7, #32]
 8007daa:	e014      	b.n	8007dd6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007dac:	69bb      	ldr	r3, [r7, #24]
 8007dae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db6:	601a      	str	r2, [r3, #0]
    pDest++;
 8007db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dba:	3301      	adds	r3, #1
 8007dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc0:	3301      	adds	r3, #1
 8007dc2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc6:	3301      	adds	r3, #1
 8007dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dcc:	3301      	adds	r3, #1
 8007dce:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007dd0:	6a3b      	ldr	r3, [r7, #32]
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	623b      	str	r3, [r7, #32]
 8007dd6:	6a3a      	ldr	r2, [r7, #32]
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d3e6      	bcc.n	8007dac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007dde:	8bfb      	ldrh	r3, [r7, #30]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d01e      	beq.n	8007e22 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007dee:	461a      	mov	r2, r3
 8007df0:	f107 0310 	add.w	r3, r7, #16
 8007df4:	6812      	ldr	r2, [r2, #0]
 8007df6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007df8:	693a      	ldr	r2, [r7, #16]
 8007dfa:	6a3b      	ldr	r3, [r7, #32]
 8007dfc:	b2db      	uxtb	r3, r3
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	fa22 f303 	lsr.w	r3, r2, r3
 8007e04:	b2da      	uxtb	r2, r3
 8007e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e08:	701a      	strb	r2, [r3, #0]
      i++;
 8007e0a:	6a3b      	ldr	r3, [r7, #32]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e12:	3301      	adds	r3, #1
 8007e14:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007e16:	8bfb      	ldrh	r3, [r7, #30]
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007e1c:	8bfb      	ldrh	r3, [r7, #30]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1ea      	bne.n	8007df8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	372c      	adds	r7, #44	@ 0x2c
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b085      	sub	sp, #20
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	695b      	ldr	r3, [r3, #20]
 8007e3c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	4013      	ands	r3, r2
 8007e46:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007e48:	68fb      	ldr	r3, [r7, #12]
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3714      	adds	r7, #20
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e54:	4770      	bx	lr

08007e56 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007e56:	b480      	push	{r7}
 8007e58:	b085      	sub	sp, #20
 8007e5a:	af00      	add	r7, sp, #0
 8007e5c:	6078      	str	r0, [r7, #4]
 8007e5e:	460b      	mov	r3, r1
 8007e60:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007e66:	78fb      	ldrb	r3, [r7, #3]
 8007e68:	015a      	lsls	r2, r3, #5
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	4413      	add	r3, r2
 8007e6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e72:	689b      	ldr	r3, [r3, #8]
 8007e74:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007e76:	78fb      	ldrb	r3, [r7, #3]
 8007e78:	015a      	lsls	r2, r3, #5
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	68ba      	ldr	r2, [r7, #8]
 8007e86:	4013      	ands	r3, r2
 8007e88:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007e8a:	68bb      	ldr	r3, [r7, #8]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	695b      	ldr	r3, [r3, #20]
 8007ea4:	f003 0301 	and.w	r3, r3, #1
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	370c      	adds	r7, #12
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ecc:	d901      	bls.n	8007ed2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e022      	b.n	8007f18 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	daf2      	bge.n	8007ec0 <USB_CoreReset+0xc>

  count = 10U;
 8007eda:	230a      	movs	r3, #10
 8007edc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007ede:	e002      	b.n	8007ee6 <USB_CoreReset+0x32>
  {
    count--;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1f9      	bne.n	8007ee0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	691b      	ldr	r3, [r3, #16]
 8007ef0:	f043 0201 	orr.w	r2, r3, #1
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	3301      	adds	r3, #1
 8007efc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007f04:	d901      	bls.n	8007f0a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007f06:	2303      	movs	r3, #3
 8007f08:	e006      	b.n	8007f18 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d0f0      	beq.n	8007ef8 <USB_CoreReset+0x44>

  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3714      	adds	r7, #20
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f24:	b084      	sub	sp, #16
 8007f26:	b580      	push	{r7, lr}
 8007f28:	b086      	sub	sp, #24
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
 8007f2e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007f32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007f36:	2300      	movs	r3, #0
 8007f38:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f44:	461a      	mov	r2, r3
 8007f46:	2300      	movs	r3, #0
 8007f48:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f4e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f66:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	68db      	ldr	r3, [r3, #12]
 8007f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d119      	bne.n	8007fae <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007f7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d10a      	bne.n	8007f98 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	68fa      	ldr	r2, [r7, #12]
 8007f8c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f90:	f043 0304 	orr.w	r3, r3, #4
 8007f94:	6013      	str	r3, [r2, #0]
 8007f96:	e014      	b.n	8007fc2 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	68fa      	ldr	r2, [r7, #12]
 8007fa2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007fa6:	f023 0304 	bic.w	r3, r3, #4
 8007faa:	6013      	str	r3, [r2, #0]
 8007fac:	e009      	b.n	8007fc2 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007fbc:	f023 0304 	bic.w	r3, r3, #4
 8007fc0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fc2:	2110      	movs	r1, #16
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f7ff fe3d 	bl	8007c44 <USB_FlushTxFifo>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d001      	beq.n	8007fd4 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7ff fe67 	bl	8007ca8 <USB_FlushRxFifo>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d001      	beq.n	8007fe4 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	613b      	str	r3, [r7, #16]
 8007fe8:	e015      	b.n	8008016 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	015a      	lsls	r2, r3, #5
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8007ffc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	015a      	lsls	r2, r3, #5
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	4413      	add	r3, r2
 8008006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800800a:	461a      	mov	r2, r3
 800800c:	2300      	movs	r3, #0
 800800e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	3301      	adds	r3, #1
 8008014:	613b      	str	r3, [r7, #16]
 8008016:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800801a:	461a      	mov	r2, r3
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	4293      	cmp	r3, r2
 8008020:	d3e3      	bcc.n	8007fea <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2200      	movs	r2, #0
 8008026:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f04f 32ff 	mov.w	r2, #4294967295
 800802e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a18      	ldr	r2, [pc, #96]	@ (8008094 <USB_HostInit+0x170>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d10b      	bne.n	8008050 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800803e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4a15      	ldr	r2, [pc, #84]	@ (8008098 <USB_HostInit+0x174>)
 8008044:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4a14      	ldr	r2, [pc, #80]	@ (800809c <USB_HostInit+0x178>)
 800804a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800804e:	e009      	b.n	8008064 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2280      	movs	r2, #128	@ 0x80
 8008054:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	4a11      	ldr	r2, [pc, #68]	@ (80080a0 <USB_HostInit+0x17c>)
 800805a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a11      	ldr	r2, [pc, #68]	@ (80080a4 <USB_HostInit+0x180>)
 8008060:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008064:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008068:	2b00      	cmp	r3, #0
 800806a:	d105      	bne.n	8008078 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	699b      	ldr	r3, [r3, #24]
 8008070:	f043 0210 	orr.w	r2, r3, #16
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	699a      	ldr	r2, [r3, #24]
 800807c:	4b0a      	ldr	r3, [pc, #40]	@ (80080a8 <USB_HostInit+0x184>)
 800807e:	4313      	orrs	r3, r2
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008084:	7dfb      	ldrb	r3, [r7, #23]
}
 8008086:	4618      	mov	r0, r3
 8008088:	3718      	adds	r7, #24
 800808a:	46bd      	mov	sp, r7
 800808c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008090:	b004      	add	sp, #16
 8008092:	4770      	bx	lr
 8008094:	40040000 	.word	0x40040000
 8008098:	01000200 	.word	0x01000200
 800809c:	00e00300 	.word	0x00e00300
 80080a0:	00600080 	.word	0x00600080
 80080a4:	004000e0 	.word	0x004000e0
 80080a8:	a3200008 	.word	0xa3200008

080080ac <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b085      	sub	sp, #20
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	460b      	mov	r3, r1
 80080b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	68fa      	ldr	r2, [r7, #12]
 80080c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80080ca:	f023 0303 	bic.w	r3, r3, #3
 80080ce:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	78fb      	ldrb	r3, [r7, #3]
 80080da:	f003 0303 	and.w	r3, r3, #3
 80080de:	68f9      	ldr	r1, [r7, #12]
 80080e0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80080e4:	4313      	orrs	r3, r2
 80080e6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80080e8:	78fb      	ldrb	r3, [r7, #3]
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d107      	bne.n	80080fe <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080f4:	461a      	mov	r2, r3
 80080f6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80080fa:	6053      	str	r3, [r2, #4]
 80080fc:	e00c      	b.n	8008118 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80080fe:	78fb      	ldrb	r3, [r7, #3]
 8008100:	2b02      	cmp	r3, #2
 8008102:	d107      	bne.n	8008114 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800810a:	461a      	mov	r2, r3
 800810c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008110:	6053      	str	r3, [r2, #4]
 8008112:	e001      	b.n	8008118 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008114:	2301      	movs	r3, #1
 8008116:	e000      	b.n	800811a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	3714      	adds	r7, #20
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8008126:	b580      	push	{r7, lr}
 8008128:	b084      	sub	sp, #16
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008132:	2300      	movs	r3, #0
 8008134:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008146:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008154:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008156:	2064      	movs	r0, #100	@ 0x64
 8008158:	f7f9 ff52 	bl	8002000 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008164:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008168:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800816a:	200a      	movs	r0, #10
 800816c:	f7f9 ff48 	bl	8002000 <HAL_Delay>

  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3710      	adds	r7, #16
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800817a:	b480      	push	{r7}
 800817c:	b085      	sub	sp, #20
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
 8008182:	460b      	mov	r3, r1
 8008184:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800818a:	2300      	movs	r3, #0
 800818c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800819e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d109      	bne.n	80081be <USB_DriveVbus+0x44>
 80081aa:	78fb      	ldrb	r3, [r7, #3]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d106      	bne.n	80081be <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	68fa      	ldr	r2, [r7, #12]
 80081b4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80081b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80081bc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80081c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081c8:	d109      	bne.n	80081de <USB_DriveVbus+0x64>
 80081ca:	78fb      	ldrb	r3, [r7, #3]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d106      	bne.n	80081de <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	68fa      	ldr	r2, [r7, #12]
 80081d4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80081d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081dc:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80081de:	2300      	movs	r3, #0
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3714      	adds	r7, #20
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80081f8:	2300      	movs	r3, #0
 80081fa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	0c5b      	lsrs	r3, r3, #17
 800820a:	f003 0303 	and.w	r3, r3, #3
}
 800820e:	4618      	mov	r0, r3
 8008210:	3714      	adds	r7, #20
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr

0800821a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800821a:	b480      	push	{r7}
 800821c:	b085      	sub	sp, #20
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	b29b      	uxth	r3, r3
}
 8008230:	4618      	mov	r0, r3
 8008232:	3714      	adds	r7, #20
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b088      	sub	sp, #32
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	4608      	mov	r0, r1
 8008246:	4611      	mov	r1, r2
 8008248:	461a      	mov	r2, r3
 800824a:	4603      	mov	r3, r0
 800824c:	70fb      	strb	r3, [r7, #3]
 800824e:	460b      	mov	r3, r1
 8008250:	70bb      	strb	r3, [r7, #2]
 8008252:	4613      	mov	r3, r2
 8008254:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008256:	2300      	movs	r3, #0
 8008258:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800825e:	78fb      	ldrb	r3, [r7, #3]
 8008260:	015a      	lsls	r2, r3, #5
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	4413      	add	r3, r2
 8008266:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800826a:	461a      	mov	r2, r3
 800826c:	f04f 33ff 	mov.w	r3, #4294967295
 8008270:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008272:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008276:	2b03      	cmp	r3, #3
 8008278:	d87c      	bhi.n	8008374 <USB_HC_Init+0x138>
 800827a:	a201      	add	r2, pc, #4	@ (adr r2, 8008280 <USB_HC_Init+0x44>)
 800827c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008280:	08008291 	.word	0x08008291
 8008284:	08008337 	.word	0x08008337
 8008288:	08008291 	.word	0x08008291
 800828c:	080082f9 	.word	0x080082f9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008290:	78fb      	ldrb	r3, [r7, #3]
 8008292:	015a      	lsls	r2, r3, #5
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	4413      	add	r3, r2
 8008298:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800829c:	461a      	mov	r2, r3
 800829e:	f240 439d 	movw	r3, #1181	@ 0x49d
 80082a2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80082a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	da10      	bge.n	80082ce <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80082ac:	78fb      	ldrb	r3, [r7, #3]
 80082ae:	015a      	lsls	r2, r3, #5
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	4413      	add	r3, r2
 80082b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	78fa      	ldrb	r2, [r7, #3]
 80082bc:	0151      	lsls	r1, r2, #5
 80082be:	693a      	ldr	r2, [r7, #16]
 80082c0:	440a      	add	r2, r1
 80082c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082ca:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80082cc:	e055      	b.n	800837a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4a6f      	ldr	r2, [pc, #444]	@ (8008490 <USB_HC_Init+0x254>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d151      	bne.n	800837a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80082d6:	78fb      	ldrb	r3, [r7, #3]
 80082d8:	015a      	lsls	r2, r3, #5
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	4413      	add	r3, r2
 80082de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	78fa      	ldrb	r2, [r7, #3]
 80082e6:	0151      	lsls	r1, r2, #5
 80082e8:	693a      	ldr	r2, [r7, #16]
 80082ea:	440a      	add	r2, r1
 80082ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082f0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80082f4:	60d3      	str	r3, [r2, #12]
      break;
 80082f6:	e040      	b.n	800837a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80082f8:	78fb      	ldrb	r3, [r7, #3]
 80082fa:	015a      	lsls	r2, r3, #5
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	4413      	add	r3, r2
 8008300:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008304:	461a      	mov	r2, r3
 8008306:	f240 639d 	movw	r3, #1693	@ 0x69d
 800830a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800830c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008310:	2b00      	cmp	r3, #0
 8008312:	da34      	bge.n	800837e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	015a      	lsls	r2, r3, #5
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	4413      	add	r3, r2
 800831c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008320:	68db      	ldr	r3, [r3, #12]
 8008322:	78fa      	ldrb	r2, [r7, #3]
 8008324:	0151      	lsls	r1, r2, #5
 8008326:	693a      	ldr	r2, [r7, #16]
 8008328:	440a      	add	r2, r1
 800832a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800832e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008332:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008334:	e023      	b.n	800837e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008336:	78fb      	ldrb	r3, [r7, #3]
 8008338:	015a      	lsls	r2, r3, #5
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	4413      	add	r3, r2
 800833e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008342:	461a      	mov	r2, r3
 8008344:	f240 2325 	movw	r3, #549	@ 0x225
 8008348:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800834a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800834e:	2b00      	cmp	r3, #0
 8008350:	da17      	bge.n	8008382 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008352:	78fb      	ldrb	r3, [r7, #3]
 8008354:	015a      	lsls	r2, r3, #5
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	4413      	add	r3, r2
 800835a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	78fa      	ldrb	r2, [r7, #3]
 8008362:	0151      	lsls	r1, r2, #5
 8008364:	693a      	ldr	r2, [r7, #16]
 8008366:	440a      	add	r2, r1
 8008368:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800836c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008370:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008372:	e006      	b.n	8008382 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	77fb      	strb	r3, [r7, #31]
      break;
 8008378:	e004      	b.n	8008384 <USB_HC_Init+0x148>
      break;
 800837a:	bf00      	nop
 800837c:	e002      	b.n	8008384 <USB_HC_Init+0x148>
      break;
 800837e:	bf00      	nop
 8008380:	e000      	b.n	8008384 <USB_HC_Init+0x148>
      break;
 8008382:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008384:	78fb      	ldrb	r3, [r7, #3]
 8008386:	015a      	lsls	r2, r3, #5
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	4413      	add	r3, r2
 800838c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008390:	461a      	mov	r2, r3
 8008392:	2300      	movs	r3, #0
 8008394:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008396:	78fb      	ldrb	r3, [r7, #3]
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	4413      	add	r3, r2
 800839e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083a2:	68db      	ldr	r3, [r3, #12]
 80083a4:	78fa      	ldrb	r2, [r7, #3]
 80083a6:	0151      	lsls	r1, r2, #5
 80083a8:	693a      	ldr	r2, [r7, #16]
 80083aa:	440a      	add	r2, r1
 80083ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083b0:	f043 0302 	orr.w	r3, r3, #2
 80083b4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80083bc:	699a      	ldr	r2, [r3, #24]
 80083be:	78fb      	ldrb	r3, [r7, #3]
 80083c0:	f003 030f 	and.w	r3, r3, #15
 80083c4:	2101      	movs	r1, #1
 80083c6:	fa01 f303 	lsl.w	r3, r1, r3
 80083ca:	6939      	ldr	r1, [r7, #16]
 80083cc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80083d0:	4313      	orrs	r3, r2
 80083d2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	699b      	ldr	r3, [r3, #24]
 80083d8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80083e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	da03      	bge.n	80083f0 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80083e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083ec:	61bb      	str	r3, [r7, #24]
 80083ee:	e001      	b.n	80083f4 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80083f0:	2300      	movs	r3, #0
 80083f2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f7ff fef9 	bl	80081ec <USB_GetHostSpeed>
 80083fa:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80083fc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008400:	2b02      	cmp	r3, #2
 8008402:	d106      	bne.n	8008412 <USB_HC_Init+0x1d6>
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2b02      	cmp	r3, #2
 8008408:	d003      	beq.n	8008412 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800840a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800840e:	617b      	str	r3, [r7, #20]
 8008410:	e001      	b.n	8008416 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008412:	2300      	movs	r3, #0
 8008414:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008416:	787b      	ldrb	r3, [r7, #1]
 8008418:	059b      	lsls	r3, r3, #22
 800841a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800841e:	78bb      	ldrb	r3, [r7, #2]
 8008420:	02db      	lsls	r3, r3, #11
 8008422:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008426:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008428:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800842c:	049b      	lsls	r3, r3, #18
 800842e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008432:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008434:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008436:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800843a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	431a      	orrs	r2, r3
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008444:	78fa      	ldrb	r2, [r7, #3]
 8008446:	0151      	lsls	r1, r2, #5
 8008448:	693a      	ldr	r2, [r7, #16]
 800844a:	440a      	add	r2, r1
 800844c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008450:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008454:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008456:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800845a:	2b03      	cmp	r3, #3
 800845c:	d003      	beq.n	8008466 <USB_HC_Init+0x22a>
 800845e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008462:	2b01      	cmp	r3, #1
 8008464:	d10f      	bne.n	8008486 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008466:	78fb      	ldrb	r3, [r7, #3]
 8008468:	015a      	lsls	r2, r3, #5
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	4413      	add	r3, r2
 800846e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	78fa      	ldrb	r2, [r7, #3]
 8008476:	0151      	lsls	r1, r2, #5
 8008478:	693a      	ldr	r2, [r7, #16]
 800847a:	440a      	add	r2, r1
 800847c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008480:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008484:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008486:	7ffb      	ldrb	r3, [r7, #31]
}
 8008488:	4618      	mov	r0, r3
 800848a:	3720      	adds	r7, #32
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	40040000 	.word	0x40040000

08008494 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b08c      	sub	sp, #48	@ 0x30
 8008498:	af02      	add	r7, sp, #8
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	4613      	mov	r3, r2
 80084a0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	785b      	ldrb	r3, [r3, #1]
 80084aa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80084ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80084b0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	4a5d      	ldr	r2, [pc, #372]	@ (800862c <USB_HC_StartXfer+0x198>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d12f      	bne.n	800851a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80084ba:	79fb      	ldrb	r3, [r7, #7]
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d11c      	bne.n	80084fa <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	7c9b      	ldrb	r3, [r3, #18]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d003      	beq.n	80084d0 <USB_HC_StartXfer+0x3c>
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	7c9b      	ldrb	r3, [r3, #18]
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	d124      	bne.n	800851a <USB_HC_StartXfer+0x86>
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	799b      	ldrb	r3, [r3, #6]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d120      	bne.n	800851a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80084d8:	69fb      	ldr	r3, [r7, #28]
 80084da:	015a      	lsls	r2, r3, #5
 80084dc:	6a3b      	ldr	r3, [r7, #32]
 80084de:	4413      	add	r3, r2
 80084e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	69fa      	ldr	r2, [r7, #28]
 80084e8:	0151      	lsls	r1, r2, #5
 80084ea:	6a3a      	ldr	r2, [r7, #32]
 80084ec:	440a      	add	r2, r1
 80084ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084f6:	60d3      	str	r3, [r2, #12]
 80084f8:	e00f      	b.n	800851a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	791b      	ldrb	r3, [r3, #4]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10b      	bne.n	800851a <USB_HC_StartXfer+0x86>
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	795b      	ldrb	r3, [r3, #5]
 8008506:	2b01      	cmp	r3, #1
 8008508:	d107      	bne.n	800851a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	785b      	ldrb	r3, [r3, #1]
 800850e:	4619      	mov	r1, r3
 8008510:	68f8      	ldr	r0, [r7, #12]
 8008512:	f000 fb6b 	bl	8008bec <USB_DoPing>
        return HAL_OK;
 8008516:	2300      	movs	r3, #0
 8008518:	e232      	b.n	8008980 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	799b      	ldrb	r3, [r3, #6]
 800851e:	2b01      	cmp	r3, #1
 8008520:	d158      	bne.n	80085d4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8008522:	2301      	movs	r3, #1
 8008524:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	78db      	ldrb	r3, [r3, #3]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d007      	beq.n	800853e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800852e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	8a92      	ldrh	r2, [r2, #20]
 8008534:	fb03 f202 	mul.w	r2, r3, r2
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	61da      	str	r2, [r3, #28]
 800853c:	e07c      	b.n	8008638 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	7c9b      	ldrb	r3, [r3, #18]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d130      	bne.n	80085a8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	6a1b      	ldr	r3, [r3, #32]
 800854a:	2bbc      	cmp	r3, #188	@ 0xbc
 800854c:	d918      	bls.n	8008580 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	8a9b      	ldrh	r3, [r3, #20]
 8008552:	461a      	mov	r2, r3
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	69da      	ldr	r2, [r3, #28]
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	68db      	ldr	r3, [r3, #12]
 8008564:	2b01      	cmp	r3, #1
 8008566:	d003      	beq.n	8008570 <USB_HC_StartXfer+0xdc>
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	68db      	ldr	r3, [r3, #12]
 800856c:	2b02      	cmp	r3, #2
 800856e:	d103      	bne.n	8008578 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	2202      	movs	r2, #2
 8008574:	60da      	str	r2, [r3, #12]
 8008576:	e05f      	b.n	8008638 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	2201      	movs	r2, #1
 800857c:	60da      	str	r2, [r3, #12]
 800857e:	e05b      	b.n	8008638 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	6a1a      	ldr	r2, [r3, #32]
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	68db      	ldr	r3, [r3, #12]
 800858c:	2b01      	cmp	r3, #1
 800858e:	d007      	beq.n	80085a0 <USB_HC_StartXfer+0x10c>
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	2b02      	cmp	r3, #2
 8008596:	d003      	beq.n	80085a0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	2204      	movs	r2, #4
 800859c:	60da      	str	r2, [r3, #12]
 800859e:	e04b      	b.n	8008638 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	2203      	movs	r2, #3
 80085a4:	60da      	str	r2, [r3, #12]
 80085a6:	e047      	b.n	8008638 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80085a8:	79fb      	ldrb	r3, [r7, #7]
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d10d      	bne.n	80085ca <USB_HC_StartXfer+0x136>
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	6a1b      	ldr	r3, [r3, #32]
 80085b2:	68ba      	ldr	r2, [r7, #8]
 80085b4:	8a92      	ldrh	r2, [r2, #20]
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d907      	bls.n	80085ca <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80085ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	8a92      	ldrh	r2, [r2, #20]
 80085c0:	fb03 f202 	mul.w	r2, r3, r2
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	61da      	str	r2, [r3, #28]
 80085c8:	e036      	b.n	8008638 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	6a1a      	ldr	r2, [r3, #32]
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	61da      	str	r2, [r3, #28]
 80085d2:	e031      	b.n	8008638 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	6a1b      	ldr	r3, [r3, #32]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d018      	beq.n	800860e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	6a1b      	ldr	r3, [r3, #32]
 80085e0:	68ba      	ldr	r2, [r7, #8]
 80085e2:	8a92      	ldrh	r2, [r2, #20]
 80085e4:	4413      	add	r3, r2
 80085e6:	3b01      	subs	r3, #1
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	8a92      	ldrh	r2, [r2, #20]
 80085ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80085f0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80085f2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80085f4:	8b7b      	ldrh	r3, [r7, #26]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d90b      	bls.n	8008612 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80085fa:	8b7b      	ldrh	r3, [r7, #26]
 80085fc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80085fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	8a92      	ldrh	r2, [r2, #20]
 8008604:	fb03 f202 	mul.w	r2, r3, r2
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	61da      	str	r2, [r3, #28]
 800860c:	e001      	b.n	8008612 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800860e:	2301      	movs	r3, #1
 8008610:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	78db      	ldrb	r3, [r3, #3]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00a      	beq.n	8008630 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800861a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800861c:	68ba      	ldr	r2, [r7, #8]
 800861e:	8a92      	ldrh	r2, [r2, #20]
 8008620:	fb03 f202 	mul.w	r2, r3, r2
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	61da      	str	r2, [r3, #28]
 8008628:	e006      	b.n	8008638 <USB_HC_StartXfer+0x1a4>
 800862a:	bf00      	nop
 800862c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	6a1a      	ldr	r2, [r3, #32]
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	69db      	ldr	r3, [r3, #28]
 800863c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008640:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008642:	04d9      	lsls	r1, r3, #19
 8008644:	4ba3      	ldr	r3, [pc, #652]	@ (80088d4 <USB_HC_StartXfer+0x440>)
 8008646:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008648:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	7d9b      	ldrb	r3, [r3, #22]
 800864e:	075b      	lsls	r3, r3, #29
 8008650:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008654:	69f9      	ldr	r1, [r7, #28]
 8008656:	0148      	lsls	r0, r1, #5
 8008658:	6a39      	ldr	r1, [r7, #32]
 800865a:	4401      	add	r1, r0
 800865c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008660:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008662:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008664:	79fb      	ldrb	r3, [r7, #7]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d009      	beq.n	800867e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	6999      	ldr	r1, [r3, #24]
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	015a      	lsls	r2, r3, #5
 8008672:	6a3b      	ldr	r3, [r7, #32]
 8008674:	4413      	add	r3, r2
 8008676:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800867a:	460a      	mov	r2, r1
 800867c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800867e:	6a3b      	ldr	r3, [r7, #32]
 8008680:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	f003 0301 	and.w	r3, r3, #1
 800868a:	2b00      	cmp	r3, #0
 800868c:	bf0c      	ite	eq
 800868e:	2301      	moveq	r3, #1
 8008690:	2300      	movne	r3, #0
 8008692:	b2db      	uxtb	r3, r3
 8008694:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008696:	69fb      	ldr	r3, [r7, #28]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	6a3b      	ldr	r3, [r7, #32]
 800869c:	4413      	add	r3, r2
 800869e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	69fa      	ldr	r2, [r7, #28]
 80086a6:	0151      	lsls	r1, r2, #5
 80086a8:	6a3a      	ldr	r2, [r7, #32]
 80086aa:	440a      	add	r2, r1
 80086ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086b0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80086b4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	015a      	lsls	r2, r3, #5
 80086ba:	6a3b      	ldr	r3, [r7, #32]
 80086bc:	4413      	add	r3, r2
 80086be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	7e7b      	ldrb	r3, [r7, #25]
 80086c6:	075b      	lsls	r3, r3, #29
 80086c8:	69f9      	ldr	r1, [r7, #28]
 80086ca:	0148      	lsls	r0, r1, #5
 80086cc:	6a39      	ldr	r1, [r7, #32]
 80086ce:	4401      	add	r1, r0
 80086d0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80086d4:	4313      	orrs	r3, r2
 80086d6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	799b      	ldrb	r3, [r3, #6]
 80086dc:	2b01      	cmp	r3, #1
 80086de:	f040 80c3 	bne.w	8008868 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	7c5b      	ldrb	r3, [r3, #17]
 80086e6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80086e8:	68ba      	ldr	r2, [r7, #8]
 80086ea:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80086ec:	4313      	orrs	r3, r2
 80086ee:	69fa      	ldr	r2, [r7, #28]
 80086f0:	0151      	lsls	r1, r2, #5
 80086f2:	6a3a      	ldr	r2, [r7, #32]
 80086f4:	440a      	add	r2, r1
 80086f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80086fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80086fe:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008700:	69fb      	ldr	r3, [r7, #28]
 8008702:	015a      	lsls	r2, r3, #5
 8008704:	6a3b      	ldr	r3, [r7, #32]
 8008706:	4413      	add	r3, r2
 8008708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	69fa      	ldr	r2, [r7, #28]
 8008710:	0151      	lsls	r1, r2, #5
 8008712:	6a3a      	ldr	r2, [r7, #32]
 8008714:	440a      	add	r2, r1
 8008716:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800871a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800871e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	79db      	ldrb	r3, [r3, #7]
 8008724:	2b01      	cmp	r3, #1
 8008726:	d123      	bne.n	8008770 <USB_HC_StartXfer+0x2dc>
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	78db      	ldrb	r3, [r3, #3]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d11f      	bne.n	8008770 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	015a      	lsls	r2, r3, #5
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	4413      	add	r3, r2
 8008738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	0151      	lsls	r1, r2, #5
 8008742:	6a3a      	ldr	r2, [r7, #32]
 8008744:	440a      	add	r2, r1
 8008746:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800874a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800874e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	015a      	lsls	r2, r3, #5
 8008754:	6a3b      	ldr	r3, [r7, #32]
 8008756:	4413      	add	r3, r2
 8008758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800875c:	68db      	ldr	r3, [r3, #12]
 800875e:	69fa      	ldr	r2, [r7, #28]
 8008760:	0151      	lsls	r1, r2, #5
 8008762:	6a3a      	ldr	r2, [r7, #32]
 8008764:	440a      	add	r2, r1
 8008766:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800876a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800876e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	7c9b      	ldrb	r3, [r3, #18]
 8008774:	2b01      	cmp	r3, #1
 8008776:	d003      	beq.n	8008780 <USB_HC_StartXfer+0x2ec>
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	7c9b      	ldrb	r3, [r3, #18]
 800877c:	2b03      	cmp	r3, #3
 800877e:	d117      	bne.n	80087b0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008784:	2b01      	cmp	r3, #1
 8008786:	d113      	bne.n	80087b0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	78db      	ldrb	r3, [r3, #3]
 800878c:	2b01      	cmp	r3, #1
 800878e:	d10f      	bne.n	80087b0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	6a3b      	ldr	r3, [r7, #32]
 8008796:	4413      	add	r3, r2
 8008798:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	69fa      	ldr	r2, [r7, #28]
 80087a0:	0151      	lsls	r1, r2, #5
 80087a2:	6a3a      	ldr	r2, [r7, #32]
 80087a4:	440a      	add	r2, r1
 80087a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087ae:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	7c9b      	ldrb	r3, [r3, #18]
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d162      	bne.n	800887e <USB_HC_StartXfer+0x3ea>
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	78db      	ldrb	r3, [r3, #3]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d15e      	bne.n	800887e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	3b01      	subs	r3, #1
 80087c6:	2b03      	cmp	r3, #3
 80087c8:	d858      	bhi.n	800887c <USB_HC_StartXfer+0x3e8>
 80087ca:	a201      	add	r2, pc, #4	@ (adr r2, 80087d0 <USB_HC_StartXfer+0x33c>)
 80087cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d0:	080087e1 	.word	0x080087e1
 80087d4:	08008803 	.word	0x08008803
 80087d8:	08008825 	.word	0x08008825
 80087dc:	08008847 	.word	0x08008847
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80087e0:	69fb      	ldr	r3, [r7, #28]
 80087e2:	015a      	lsls	r2, r3, #5
 80087e4:	6a3b      	ldr	r3, [r7, #32]
 80087e6:	4413      	add	r3, r2
 80087e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	69fa      	ldr	r2, [r7, #28]
 80087f0:	0151      	lsls	r1, r2, #5
 80087f2:	6a3a      	ldr	r2, [r7, #32]
 80087f4:	440a      	add	r2, r1
 80087f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087fe:	6053      	str	r3, [r2, #4]
          break;
 8008800:	e03d      	b.n	800887e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	015a      	lsls	r2, r3, #5
 8008806:	6a3b      	ldr	r3, [r7, #32]
 8008808:	4413      	add	r3, r2
 800880a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	69fa      	ldr	r2, [r7, #28]
 8008812:	0151      	lsls	r1, r2, #5
 8008814:	6a3a      	ldr	r2, [r7, #32]
 8008816:	440a      	add	r2, r1
 8008818:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800881c:	f043 030e 	orr.w	r3, r3, #14
 8008820:	6053      	str	r3, [r2, #4]
          break;
 8008822:	e02c      	b.n	800887e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	015a      	lsls	r2, r3, #5
 8008828:	6a3b      	ldr	r3, [r7, #32]
 800882a:	4413      	add	r3, r2
 800882c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	69fa      	ldr	r2, [r7, #28]
 8008834:	0151      	lsls	r1, r2, #5
 8008836:	6a3a      	ldr	r2, [r7, #32]
 8008838:	440a      	add	r2, r1
 800883a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800883e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008842:	6053      	str	r3, [r2, #4]
          break;
 8008844:	e01b      	b.n	800887e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8008846:	69fb      	ldr	r3, [r7, #28]
 8008848:	015a      	lsls	r2, r3, #5
 800884a:	6a3b      	ldr	r3, [r7, #32]
 800884c:	4413      	add	r3, r2
 800884e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	69fa      	ldr	r2, [r7, #28]
 8008856:	0151      	lsls	r1, r2, #5
 8008858:	6a3a      	ldr	r2, [r7, #32]
 800885a:	440a      	add	r2, r1
 800885c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008860:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008864:	6053      	str	r3, [r2, #4]
          break;
 8008866:	e00a      	b.n	800887e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008868:	69fb      	ldr	r3, [r7, #28]
 800886a:	015a      	lsls	r2, r3, #5
 800886c:	6a3b      	ldr	r3, [r7, #32]
 800886e:	4413      	add	r3, r2
 8008870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008874:	461a      	mov	r2, r3
 8008876:	2300      	movs	r3, #0
 8008878:	6053      	str	r3, [r2, #4]
 800887a:	e000      	b.n	800887e <USB_HC_StartXfer+0x3ea>
          break;
 800887c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	015a      	lsls	r2, r3, #5
 8008882:	6a3b      	ldr	r3, [r7, #32]
 8008884:	4413      	add	r3, r2
 8008886:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008894:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	78db      	ldrb	r3, [r3, #3]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d004      	beq.n	80088a8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088a4:	613b      	str	r3, [r7, #16]
 80088a6:	e003      	b.n	80088b0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80088ae:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088b6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80088b8:	69fb      	ldr	r3, [r7, #28]
 80088ba:	015a      	lsls	r2, r3, #5
 80088bc:	6a3b      	ldr	r3, [r7, #32]
 80088be:	4413      	add	r3, r2
 80088c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088c4:	461a      	mov	r2, r3
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80088ca:	79fb      	ldrb	r3, [r7, #7]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d003      	beq.n	80088d8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80088d0:	2300      	movs	r3, #0
 80088d2:	e055      	b.n	8008980 <USB_HC_StartXfer+0x4ec>
 80088d4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	78db      	ldrb	r3, [r3, #3]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d14e      	bne.n	800897e <USB_HC_StartXfer+0x4ea>
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	6a1b      	ldr	r3, [r3, #32]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d04a      	beq.n	800897e <USB_HC_StartXfer+0x4ea>
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	79db      	ldrb	r3, [r3, #7]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d146      	bne.n	800897e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	7c9b      	ldrb	r3, [r3, #18]
 80088f4:	2b03      	cmp	r3, #3
 80088f6:	d831      	bhi.n	800895c <USB_HC_StartXfer+0x4c8>
 80088f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008900 <USB_HC_StartXfer+0x46c>)
 80088fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088fe:	bf00      	nop
 8008900:	08008911 	.word	0x08008911
 8008904:	08008935 	.word	0x08008935
 8008908:	08008911 	.word	0x08008911
 800890c:	08008935 	.word	0x08008935
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	6a1b      	ldr	r3, [r3, #32]
 8008914:	3303      	adds	r3, #3
 8008916:	089b      	lsrs	r3, r3, #2
 8008918:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800891a:	8afa      	ldrh	r2, [r7, #22]
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008920:	b29b      	uxth	r3, r3
 8008922:	429a      	cmp	r2, r3
 8008924:	d91c      	bls.n	8008960 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	f043 0220 	orr.w	r2, r3, #32
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	619a      	str	r2, [r3, #24]
        }
        break;
 8008932:	e015      	b.n	8008960 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	6a1b      	ldr	r3, [r3, #32]
 8008938:	3303      	adds	r3, #3
 800893a:	089b      	lsrs	r3, r3, #2
 800893c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800893e:	8afa      	ldrh	r2, [r7, #22]
 8008940:	6a3b      	ldr	r3, [r7, #32]
 8008942:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008946:	691b      	ldr	r3, [r3, #16]
 8008948:	b29b      	uxth	r3, r3
 800894a:	429a      	cmp	r2, r3
 800894c:	d90a      	bls.n	8008964 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	619a      	str	r2, [r3, #24]
        }
        break;
 800895a:	e003      	b.n	8008964 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800895c:	bf00      	nop
 800895e:	e002      	b.n	8008966 <USB_HC_StartXfer+0x4d2>
        break;
 8008960:	bf00      	nop
 8008962:	e000      	b.n	8008966 <USB_HC_StartXfer+0x4d2>
        break;
 8008964:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	6999      	ldr	r1, [r3, #24]
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	785a      	ldrb	r2, [r3, #1]
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	6a1b      	ldr	r3, [r3, #32]
 8008972:	b29b      	uxth	r3, r3
 8008974:	2000      	movs	r0, #0
 8008976:	9000      	str	r0, [sp, #0]
 8008978:	68f8      	ldr	r0, [r7, #12]
 800897a:	f7ff f9c3 	bl	8007d04 <USB_WritePacket>
  }

  return HAL_OK;
 800897e:	2300      	movs	r3, #0
}
 8008980:	4618      	mov	r0, r3
 8008982:	3728      	adds	r7, #40	@ 0x28
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008988:	b480      	push	{r7}
 800898a:	b085      	sub	sp, #20
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800899a:	695b      	ldr	r3, [r3, #20]
 800899c:	b29b      	uxth	r3, r3
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3714      	adds	r7, #20
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80089aa:	b480      	push	{r7}
 80089ac:	b089      	sub	sp, #36	@ 0x24
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
 80089b2:	460b      	mov	r3, r1
 80089b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80089ba:	78fb      	ldrb	r3, [r7, #3]
 80089bc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80089be:	2300      	movs	r3, #0
 80089c0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80089c2:	69bb      	ldr	r3, [r7, #24]
 80089c4:	015a      	lsls	r2, r3, #5
 80089c6:	69fb      	ldr	r3, [r7, #28]
 80089c8:	4413      	add	r3, r2
 80089ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	0c9b      	lsrs	r3, r3, #18
 80089d2:	f003 0303 	and.w	r3, r3, #3
 80089d6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	015a      	lsls	r2, r3, #5
 80089dc:	69fb      	ldr	r3, [r7, #28]
 80089de:	4413      	add	r3, r2
 80089e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	0fdb      	lsrs	r3, r3, #31
 80089e8:	f003 0301 	and.w	r3, r3, #1
 80089ec:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	0fdb      	lsrs	r3, r3, #31
 80089fe:	f003 0301 	and.w	r3, r3, #1
 8008a02:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	f003 0320 	and.w	r3, r3, #32
 8008a0c:	2b20      	cmp	r3, #32
 8008a0e:	d10d      	bne.n	8008a2c <USB_HC_Halt+0x82>
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d10a      	bne.n	8008a2c <USB_HC_Halt+0x82>
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d005      	beq.n	8008a28 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	d002      	beq.n	8008a28 <USB_HC_Halt+0x7e>
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	2b03      	cmp	r3, #3
 8008a26:	d101      	bne.n	8008a2c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	e0d8      	b.n	8008bde <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d002      	beq.n	8008a38 <USB_HC_Halt+0x8e>
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	2b02      	cmp	r3, #2
 8008a36:	d173      	bne.n	8008b20 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008a38:	69bb      	ldr	r3, [r7, #24]
 8008a3a:	015a      	lsls	r2, r3, #5
 8008a3c:	69fb      	ldr	r3, [r7, #28]
 8008a3e:	4413      	add	r3, r2
 8008a40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	69ba      	ldr	r2, [r7, #24]
 8008a48:	0151      	lsls	r1, r2, #5
 8008a4a:	69fa      	ldr	r2, [r7, #28]
 8008a4c:	440a      	add	r2, r1
 8008a4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a56:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	f003 0320 	and.w	r3, r3, #32
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d14a      	bne.n	8008afa <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a68:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d133      	bne.n	8008ad8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	015a      	lsls	r2, r3, #5
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	4413      	add	r3, r2
 8008a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	69ba      	ldr	r2, [r7, #24]
 8008a80:	0151      	lsls	r1, r2, #5
 8008a82:	69fa      	ldr	r2, [r7, #28]
 8008a84:	440a      	add	r2, r1
 8008a86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a8e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	015a      	lsls	r2, r3, #5
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	4413      	add	r3, r2
 8008a98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	69ba      	ldr	r2, [r7, #24]
 8008aa0:	0151      	lsls	r1, r2, #5
 8008aa2:	69fa      	ldr	r2, [r7, #28]
 8008aa4:	440a      	add	r2, r1
 8008aa6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008aaa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008aae:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008abc:	d82e      	bhi.n	8008b1c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008abe:	69bb      	ldr	r3, [r7, #24]
 8008ac0:	015a      	lsls	r2, r3, #5
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	4413      	add	r3, r2
 8008ac6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ad0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ad4:	d0ec      	beq.n	8008ab0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ad6:	e081      	b.n	8008bdc <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008ad8:	69bb      	ldr	r3, [r7, #24]
 8008ada:	015a      	lsls	r2, r3, #5
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	4413      	add	r3, r2
 8008ae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	69ba      	ldr	r2, [r7, #24]
 8008ae8:	0151      	lsls	r1, r2, #5
 8008aea:	69fa      	ldr	r2, [r7, #28]
 8008aec:	440a      	add	r2, r1
 8008aee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008af2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008af6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008af8:	e070      	b.n	8008bdc <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	015a      	lsls	r2, r3, #5
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	4413      	add	r3, r2
 8008b02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	69ba      	ldr	r2, [r7, #24]
 8008b0a:	0151      	lsls	r1, r2, #5
 8008b0c:	69fa      	ldr	r2, [r7, #28]
 8008b0e:	440a      	add	r2, r1
 8008b10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b18:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008b1a:	e05f      	b.n	8008bdc <USB_HC_Halt+0x232>
            break;
 8008b1c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008b1e:	e05d      	b.n	8008bdc <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008b20:	69bb      	ldr	r3, [r7, #24]
 8008b22:	015a      	lsls	r2, r3, #5
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	4413      	add	r3, r2
 8008b28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	69ba      	ldr	r2, [r7, #24]
 8008b30:	0151      	lsls	r1, r2, #5
 8008b32:	69fa      	ldr	r2, [r7, #28]
 8008b34:	440a      	add	r2, r1
 8008b36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b3a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008b3e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b46:	691b      	ldr	r3, [r3, #16]
 8008b48:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d133      	bne.n	8008bb8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008b50:	69bb      	ldr	r3, [r7, #24]
 8008b52:	015a      	lsls	r2, r3, #5
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	4413      	add	r3, r2
 8008b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	69ba      	ldr	r2, [r7, #24]
 8008b60:	0151      	lsls	r1, r2, #5
 8008b62:	69fa      	ldr	r2, [r7, #28]
 8008b64:	440a      	add	r2, r1
 8008b66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b6e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008b70:	69bb      	ldr	r3, [r7, #24]
 8008b72:	015a      	lsls	r2, r3, #5
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	4413      	add	r3, r2
 8008b78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	69ba      	ldr	r2, [r7, #24]
 8008b80:	0151      	lsls	r1, r2, #5
 8008b82:	69fa      	ldr	r2, [r7, #28]
 8008b84:	440a      	add	r2, r1
 8008b86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b8e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	3301      	adds	r3, #1
 8008b94:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b9c:	d81d      	bhi.n	8008bda <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008b9e:	69bb      	ldr	r3, [r7, #24]
 8008ba0:	015a      	lsls	r2, r3, #5
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008bb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bb4:	d0ec      	beq.n	8008b90 <USB_HC_Halt+0x1e6>
 8008bb6:	e011      	b.n	8008bdc <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	015a      	lsls	r2, r3, #5
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	69ba      	ldr	r2, [r7, #24]
 8008bc8:	0151      	lsls	r1, r2, #5
 8008bca:	69fa      	ldr	r2, [r7, #28]
 8008bcc:	440a      	add	r2, r1
 8008bce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008bd6:	6013      	str	r3, [r2, #0]
 8008bd8:	e000      	b.n	8008bdc <USB_HC_Halt+0x232>
          break;
 8008bda:	bf00      	nop
    }
  }

  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3724      	adds	r7, #36	@ 0x24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
	...

08008bec <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b087      	sub	sp, #28
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008bfc:	78fb      	ldrb	r3, [r7, #3]
 8008bfe:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008c00:	2301      	movs	r3, #1
 8008c02:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	04da      	lsls	r2, r3, #19
 8008c08:	4b15      	ldr	r3, [pc, #84]	@ (8008c60 <USB_DoPing+0x74>)
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	693a      	ldr	r2, [r7, #16]
 8008c0e:	0151      	lsls	r1, r2, #5
 8008c10:	697a      	ldr	r2, [r7, #20]
 8008c12:	440a      	add	r2, r1
 8008c14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c18:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c1c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	015a      	lsls	r2, r3, #5
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	4413      	add	r3, r2
 8008c26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c34:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c3c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c3e:	693b      	ldr	r3, [r7, #16]
 8008c40:	015a      	lsls	r2, r3, #5
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	4413      	add	r3, r2
 8008c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	371c      	adds	r7, #28
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	1ff80000 	.word	0x1ff80000

08008c64 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b088      	sub	sp, #32
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008c74:	2300      	movs	r3, #0
 8008c76:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f7fe ff86 	bl	8007b8a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c7e:	2110      	movs	r1, #16
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f7fe ffdf 	bl	8007c44 <USB_FlushTxFifo>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d001      	beq.n	8008c90 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f7ff f809 	bl	8007ca8 <USB_FlushRxFifo>
 8008c96:	4603      	mov	r3, r0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d001      	beq.n	8008ca0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	61bb      	str	r3, [r7, #24]
 8008ca4:	e01f      	b.n	8008ce6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	015a      	lsls	r2, r3, #5
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	4413      	add	r3, r2
 8008cae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008cbc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008cc4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008ccc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	015a      	lsls	r2, r3, #5
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cda:	461a      	mov	r2, r3
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	61bb      	str	r3, [r7, #24]
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	2b0f      	cmp	r3, #15
 8008cea:	d9dc      	bls.n	8008ca6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008cec:	2300      	movs	r3, #0
 8008cee:	61bb      	str	r3, [r7, #24]
 8008cf0:	e034      	b.n	8008d5c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d08:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d10:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008d18:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008d1a:	69bb      	ldr	r3, [r7, #24]
 8008d1c:	015a      	lsls	r2, r3, #5
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	4413      	add	r3, r2
 8008d22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d26:	461a      	mov	r2, r3
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	3301      	adds	r3, #1
 8008d30:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d38:	d80c      	bhi.n	8008d54 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	015a      	lsls	r2, r3, #5
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	4413      	add	r3, r2
 8008d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d50:	d0ec      	beq.n	8008d2c <USB_StopHost+0xc8>
 8008d52:	e000      	b.n	8008d56 <USB_StopHost+0xf2>
        break;
 8008d54:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008d56:	69bb      	ldr	r3, [r7, #24]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	61bb      	str	r3, [r7, #24]
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	2b0f      	cmp	r3, #15
 8008d60:	d9c7      	bls.n	8008cf2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d68:	461a      	mov	r2, r3
 8008d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d6e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f04f 32ff 	mov.w	r2, #4294967295
 8008d76:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f7fe fef5 	bl	8007b68 <USB_EnableGlobalInt>

  return ret;
 8008d7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3720      	adds	r7, #32
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008d88:	b590      	push	{r4, r7, lr}
 8008d8a:	b089      	sub	sp, #36	@ 0x24
 8008d8c:	af04      	add	r7, sp, #16
 8008d8e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008d90:	2301      	movs	r3, #1
 8008d92:	2202      	movs	r2, #2
 8008d94:	2102      	movs	r1, #2
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 fc83 	bl	80096a2 <USBH_FindInterface>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008da0:	7bfb      	ldrb	r3, [r7, #15]
 8008da2:	2bff      	cmp	r3, #255	@ 0xff
 8008da4:	d002      	beq.n	8008dac <USBH_CDC_InterfaceInit+0x24>
 8008da6:	7bfb      	ldrb	r3, [r7, #15]
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d901      	bls.n	8008db0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008dac:	2302      	movs	r3, #2
 8008dae:	e13d      	b.n	800902c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008db0:	7bfb      	ldrb	r3, [r7, #15]
 8008db2:	4619      	mov	r1, r3
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 fc58 	bl	800966a <USBH_SelectInterface>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008dbe:	7bbb      	ldrb	r3, [r7, #14]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d001      	beq.n	8008dc8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008dc4:	2302      	movs	r3, #2
 8008dc6:	e131      	b.n	800902c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008dce:	2050      	movs	r0, #80	@ 0x50
 8008dd0:	f002 fb6a 	bl	800b4a8 <malloc>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008dde:	69db      	ldr	r3, [r3, #28]
 8008de0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d101      	bne.n	8008dec <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008de8:	2302      	movs	r3, #2
 8008dea:	e11f      	b.n	800902c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008dec:	2250      	movs	r2, #80	@ 0x50
 8008dee:	2100      	movs	r1, #0
 8008df0:	68b8      	ldr	r0, [r7, #8]
 8008df2:	f002 fc39 	bl	800b668 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008df6:	7bfb      	ldrb	r3, [r7, #15]
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	211a      	movs	r1, #26
 8008dfc:	fb01 f303 	mul.w	r3, r1, r3
 8008e00:	4413      	add	r3, r2
 8008e02:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	b25b      	sxtb	r3, r3
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	da15      	bge.n	8008e3a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008e0e:	7bfb      	ldrb	r3, [r7, #15]
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	211a      	movs	r1, #26
 8008e14:	fb01 f303 	mul.w	r3, r1, r3
 8008e18:	4413      	add	r3, r2
 8008e1a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008e1e:	781a      	ldrb	r2, [r3, #0]
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008e24:	7bfb      	ldrb	r3, [r7, #15]
 8008e26:	687a      	ldr	r2, [r7, #4]
 8008e28:	211a      	movs	r1, #26
 8008e2a:	fb01 f303 	mul.w	r3, r1, r3
 8008e2e:	4413      	add	r3, r2
 8008e30:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008e34:	881a      	ldrh	r2, [r3, #0]
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	785b      	ldrb	r3, [r3, #1]
 8008e3e:	4619      	mov	r1, r3
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f001 ffc4 	bl	800adce <USBH_AllocPipe>
 8008e46:	4603      	mov	r3, r0
 8008e48:	461a      	mov	r2, r3
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	7819      	ldrb	r1, [r3, #0]
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	7858      	ldrb	r0, [r3, #1]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008e62:	68ba      	ldr	r2, [r7, #8]
 8008e64:	8952      	ldrh	r2, [r2, #10]
 8008e66:	9202      	str	r2, [sp, #8]
 8008e68:	2203      	movs	r2, #3
 8008e6a:	9201      	str	r2, [sp, #4]
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	4623      	mov	r3, r4
 8008e70:	4602      	mov	r2, r0
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f001 ff7c 	bl	800ad70 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f002 fa8b 	bl	800b39c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008e86:	2300      	movs	r3, #0
 8008e88:	2200      	movs	r2, #0
 8008e8a:	210a      	movs	r1, #10
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 fc08 	bl	80096a2 <USBH_FindInterface>
 8008e92:	4603      	mov	r3, r0
 8008e94:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008e96:	7bfb      	ldrb	r3, [r7, #15]
 8008e98:	2bff      	cmp	r3, #255	@ 0xff
 8008e9a:	d002      	beq.n	8008ea2 <USBH_CDC_InterfaceInit+0x11a>
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d901      	bls.n	8008ea6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008ea2:	2302      	movs	r3, #2
 8008ea4:	e0c2      	b.n	800902c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008ea6:	7bfb      	ldrb	r3, [r7, #15]
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	211a      	movs	r1, #26
 8008eac:	fb01 f303 	mul.w	r3, r1, r3
 8008eb0:	4413      	add	r3, r2
 8008eb2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	b25b      	sxtb	r3, r3
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	da16      	bge.n	8008eec <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008ebe:	7bfb      	ldrb	r3, [r7, #15]
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	211a      	movs	r1, #26
 8008ec4:	fb01 f303 	mul.w	r3, r1, r3
 8008ec8:	4413      	add	r3, r2
 8008eca:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008ece:	781a      	ldrb	r2, [r3, #0]
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008ed4:	7bfb      	ldrb	r3, [r7, #15]
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	211a      	movs	r1, #26
 8008eda:	fb01 f303 	mul.w	r3, r1, r3
 8008ede:	4413      	add	r3, r2
 8008ee0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008ee4:	881a      	ldrh	r2, [r3, #0]
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	835a      	strh	r2, [r3, #26]
 8008eea:	e015      	b.n	8008f18 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008eec:	7bfb      	ldrb	r3, [r7, #15]
 8008eee:	687a      	ldr	r2, [r7, #4]
 8008ef0:	211a      	movs	r1, #26
 8008ef2:	fb01 f303 	mul.w	r3, r1, r3
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008efc:	781a      	ldrb	r2, [r3, #0]
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008f02:	7bfb      	ldrb	r3, [r7, #15]
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	211a      	movs	r1, #26
 8008f08:	fb01 f303 	mul.w	r3, r1, r3
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008f12:	881a      	ldrh	r2, [r3, #0]
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008f18:	7bfb      	ldrb	r3, [r7, #15]
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	211a      	movs	r1, #26
 8008f1e:	fb01 f303 	mul.w	r3, r1, r3
 8008f22:	4413      	add	r3, r2
 8008f24:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	b25b      	sxtb	r3, r3
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	da16      	bge.n	8008f5e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008f30:	7bfb      	ldrb	r3, [r7, #15]
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	211a      	movs	r1, #26
 8008f36:	fb01 f303 	mul.w	r3, r1, r3
 8008f3a:	4413      	add	r3, r2
 8008f3c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008f40:	781a      	ldrb	r2, [r3, #0]
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008f46:	7bfb      	ldrb	r3, [r7, #15]
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	211a      	movs	r1, #26
 8008f4c:	fb01 f303 	mul.w	r3, r1, r3
 8008f50:	4413      	add	r3, r2
 8008f52:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008f56:	881a      	ldrh	r2, [r3, #0]
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	835a      	strh	r2, [r3, #26]
 8008f5c:	e015      	b.n	8008f8a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008f5e:	7bfb      	ldrb	r3, [r7, #15]
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	211a      	movs	r1, #26
 8008f64:	fb01 f303 	mul.w	r3, r1, r3
 8008f68:	4413      	add	r3, r2
 8008f6a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008f6e:	781a      	ldrb	r2, [r3, #0]
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008f74:	7bfb      	ldrb	r3, [r7, #15]
 8008f76:	687a      	ldr	r2, [r7, #4]
 8008f78:	211a      	movs	r1, #26
 8008f7a:	fb01 f303 	mul.w	r3, r1, r3
 8008f7e:	4413      	add	r3, r2
 8008f80:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008f84:	881a      	ldrh	r2, [r3, #0]
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	7b9b      	ldrb	r3, [r3, #14]
 8008f8e:	4619      	mov	r1, r3
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f001 ff1c 	bl	800adce <USBH_AllocPipe>
 8008f96:	4603      	mov	r3, r0
 8008f98:	461a      	mov	r2, r3
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	7bdb      	ldrb	r3, [r3, #15]
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f001 ff12 	bl	800adce <USBH_AllocPipe>
 8008faa:	4603      	mov	r3, r0
 8008fac:	461a      	mov	r2, r3
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	7b59      	ldrb	r1, [r3, #13]
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	7b98      	ldrb	r0, [r3, #14]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008fc6:	68ba      	ldr	r2, [r7, #8]
 8008fc8:	8b12      	ldrh	r2, [r2, #24]
 8008fca:	9202      	str	r2, [sp, #8]
 8008fcc:	2202      	movs	r2, #2
 8008fce:	9201      	str	r2, [sp, #4]
 8008fd0:	9300      	str	r3, [sp, #0]
 8008fd2:	4623      	mov	r3, r4
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f001 feca 	bl	800ad70 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	7b19      	ldrb	r1, [r3, #12]
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	7bd8      	ldrb	r0, [r3, #15]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008ff0:	68ba      	ldr	r2, [r7, #8]
 8008ff2:	8b52      	ldrh	r2, [r2, #26]
 8008ff4:	9202      	str	r2, [sp, #8]
 8008ff6:	2202      	movs	r2, #2
 8008ff8:	9201      	str	r2, [sp, #4]
 8008ffa:	9300      	str	r3, [sp, #0]
 8008ffc:	4623      	mov	r3, r4
 8008ffe:	4602      	mov	r2, r0
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f001 feb5 	bl	800ad70 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	2200      	movs	r2, #0
 800900a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	7b5b      	ldrb	r3, [r3, #13]
 8009012:	2200      	movs	r2, #0
 8009014:	4619      	mov	r1, r3
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f002 f9c0 	bl	800b39c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	7b1b      	ldrb	r3, [r3, #12]
 8009020:	2200      	movs	r2, #0
 8009022:	4619      	mov	r1, r3
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f002 f9b9 	bl	800b39c <USBH_LL_SetToggle>

  return USBH_OK;
 800902a:	2300      	movs	r3, #0
}
 800902c:	4618      	mov	r0, r3
 800902e:	3714      	adds	r7, #20
 8009030:	46bd      	mov	sp, r7
 8009032:	bd90      	pop	{r4, r7, pc}

08009034 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b084      	sub	sp, #16
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009042:	69db      	ldr	r3, [r3, #28]
 8009044:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d00e      	beq.n	800906c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	4619      	mov	r1, r3
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f001 feaa 	bl	800adae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	4619      	mov	r1, r3
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f001 fed5 	bl	800ae10 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	7b1b      	ldrb	r3, [r3, #12]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00e      	beq.n	8009092 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	7b1b      	ldrb	r3, [r3, #12]
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f001 fe97 	bl	800adae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	7b1b      	ldrb	r3, [r3, #12]
 8009084:	4619      	mov	r1, r3
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f001 fec2 	bl	800ae10 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2200      	movs	r2, #0
 8009090:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	7b5b      	ldrb	r3, [r3, #13]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d00e      	beq.n	80090b8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	7b5b      	ldrb	r3, [r3, #13]
 800909e:	4619      	mov	r1, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f001 fe84 	bl	800adae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	7b5b      	ldrb	r3, [r3, #13]
 80090aa:	4619      	mov	r1, r3
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f001 feaf 	bl	800ae10 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090be:	69db      	ldr	r3, [r3, #28]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d00b      	beq.n	80090dc <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090ca:	69db      	ldr	r3, [r3, #28]
 80090cc:	4618      	mov	r0, r3
 80090ce:	f002 f9f3 	bl	800b4b8 <free>
    phost->pActiveClass->pData = 0U;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090d8:	2200      	movs	r2, #0
 80090da:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80090dc:	2300      	movs	r3, #0
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}

080090e6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80090e6:	b580      	push	{r7, lr}
 80090e8:	b084      	sub	sp, #16
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090f4:	69db      	ldr	r3, [r3, #28]
 80090f6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	3340      	adds	r3, #64	@ 0x40
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f000 f8b1 	bl	8009266 <GetLineCoding>
 8009104:	4603      	mov	r3, r0
 8009106:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009108:	7afb      	ldrb	r3, [r7, #11]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d105      	bne.n	800911a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009114:	2102      	movs	r1, #2
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800911a:	7afb      	ldrb	r3, [r7, #11]
}
 800911c:	4618      	mov	r0, r3
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b084      	sub	sp, #16
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800912c:	2301      	movs	r3, #1
 800912e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009130:	2300      	movs	r3, #0
 8009132:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800913a:	69db      	ldr	r3, [r3, #28]
 800913c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009144:	2b04      	cmp	r3, #4
 8009146:	d877      	bhi.n	8009238 <USBH_CDC_Process+0x114>
 8009148:	a201      	add	r2, pc, #4	@ (adr r2, 8009150 <USBH_CDC_Process+0x2c>)
 800914a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800914e:	bf00      	nop
 8009150:	08009165 	.word	0x08009165
 8009154:	0800916b 	.word	0x0800916b
 8009158:	0800919b 	.word	0x0800919b
 800915c:	0800920f 	.word	0x0800920f
 8009160:	0800921d 	.word	0x0800921d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009164:	2300      	movs	r3, #0
 8009166:	73fb      	strb	r3, [r7, #15]
      break;
 8009168:	e06d      	b.n	8009246 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800916e:	4619      	mov	r1, r3
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f000 f897 	bl	80092a4 <SetLineCoding>
 8009176:	4603      	mov	r3, r0
 8009178:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800917a:	7bbb      	ldrb	r3, [r7, #14]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d104      	bne.n	800918a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	2202      	movs	r2, #2
 8009184:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009188:	e058      	b.n	800923c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800918a:	7bbb      	ldrb	r3, [r7, #14]
 800918c:	2b01      	cmp	r3, #1
 800918e:	d055      	beq.n	800923c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	2204      	movs	r2, #4
 8009194:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009198:	e050      	b.n	800923c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	3340      	adds	r3, #64	@ 0x40
 800919e:	4619      	mov	r1, r3
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 f860 	bl	8009266 <GetLineCoding>
 80091a6:	4603      	mov	r3, r0
 80091a8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80091aa:	7bbb      	ldrb	r3, [r7, #14]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d126      	bne.n	80091fe <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	2200      	movs	r2, #0
 80091b4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091c2:	791b      	ldrb	r3, [r3, #4]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d13b      	bne.n	8009240 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091d2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d133      	bne.n	8009240 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091e2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d12b      	bne.n	8009240 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091f0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d124      	bne.n	8009240 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 f958 	bl	80094ac <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80091fc:	e020      	b.n	8009240 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80091fe:	7bbb      	ldrb	r3, [r7, #14]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d01d      	beq.n	8009240 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2204      	movs	r2, #4
 8009208:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800920c:	e018      	b.n	8009240 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f000 f867 	bl	80092e2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 f8da 	bl	80093ce <CDC_ProcessReception>
      break;
 800921a:	e014      	b.n	8009246 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800921c:	2100      	movs	r1, #0
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f001 f81e 	bl	800a260 <USBH_ClrFeature>
 8009224:	4603      	mov	r3, r0
 8009226:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009228:	7bbb      	ldrb	r3, [r7, #14]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d10a      	bne.n	8009244 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8009236:	e005      	b.n	8009244 <USBH_CDC_Process+0x120>

    default:
      break;
 8009238:	bf00      	nop
 800923a:	e004      	b.n	8009246 <USBH_CDC_Process+0x122>
      break;
 800923c:	bf00      	nop
 800923e:	e002      	b.n	8009246 <USBH_CDC_Process+0x122>
      break;
 8009240:	bf00      	nop
 8009242:	e000      	b.n	8009246 <USBH_CDC_Process+0x122>
      break;
 8009244:	bf00      	nop

  }

  return status;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009250:	b480      	push	{r7}
 8009252:	b083      	sub	sp, #12
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009258:	2300      	movs	r3, #0
}
 800925a:	4618      	mov	r0, r3
 800925c:	370c      	adds	r7, #12
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr

08009266 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009266:	b580      	push	{r7, lr}
 8009268:	b082      	sub	sp, #8
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
 800926e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	22a1      	movs	r2, #161	@ 0xa1
 8009274:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2221      	movs	r2, #33	@ 0x21
 800927a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2200      	movs	r2, #0
 8009286:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2207      	movs	r2, #7
 800928c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	2207      	movs	r2, #7
 8009292:	4619      	mov	r1, r3
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f001 fb17 	bl	800a8c8 <USBH_CtlReq>
 800929a:	4603      	mov	r3, r0
}
 800929c:	4618      	mov	r0, r3
 800929e:	3708      	adds	r7, #8
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b082      	sub	sp, #8
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2221      	movs	r2, #33	@ 0x21
 80092b2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2220      	movs	r2, #32
 80092b8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2200      	movs	r2, #0
 80092be:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2207      	movs	r2, #7
 80092ca:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	2207      	movs	r2, #7
 80092d0:	4619      	mov	r1, r3
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f001 faf8 	bl	800a8c8 <USBH_CtlReq>
 80092d8:	4603      	mov	r3, r0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3708      	adds	r7, #8
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}

080092e2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80092e2:	b580      	push	{r7, lr}
 80092e4:	b086      	sub	sp, #24
 80092e6:	af02      	add	r7, sp, #8
 80092e8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092f0:	69db      	ldr	r3, [r3, #28]
 80092f2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80092f4:	2300      	movs	r3, #0
 80092f6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d002      	beq.n	8009308 <CDC_ProcessTransmission+0x26>
 8009302:	2b02      	cmp	r3, #2
 8009304:	d023      	beq.n	800934e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009306:	e05e      	b.n	80093c6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800930c:	68fa      	ldr	r2, [r7, #12]
 800930e:	8b12      	ldrh	r2, [r2, #24]
 8009310:	4293      	cmp	r3, r2
 8009312:	d90b      	bls.n	800932c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	69d9      	ldr	r1, [r3, #28]
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	8b1a      	ldrh	r2, [r3, #24]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	7b5b      	ldrb	r3, [r3, #13]
 8009320:	2001      	movs	r0, #1
 8009322:	9000      	str	r0, [sp, #0]
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f001 fce0 	bl	800acea <USBH_BulkSendData>
 800932a:	e00b      	b.n	8009344 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009334:	b29a      	uxth	r2, r3
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	7b5b      	ldrb	r3, [r3, #13]
 800933a:	2001      	movs	r0, #1
 800933c:	9000      	str	r0, [sp, #0]
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f001 fcd3 	bl	800acea <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2202      	movs	r2, #2
 8009348:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800934c:	e03b      	b.n	80093c6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	7b5b      	ldrb	r3, [r3, #13]
 8009352:	4619      	mov	r1, r3
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f001 fff7 	bl	800b348 <USBH_LL_GetURBState>
 800935a:	4603      	mov	r3, r0
 800935c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800935e:	7afb      	ldrb	r3, [r7, #11]
 8009360:	2b01      	cmp	r3, #1
 8009362:	d128      	bne.n	80093b6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	8b12      	ldrh	r2, [r2, #24]
 800936c:	4293      	cmp	r3, r2
 800936e:	d90e      	bls.n	800938e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	8b12      	ldrh	r2, [r2, #24]
 8009378:	1a9a      	subs	r2, r3, r2
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	69db      	ldr	r3, [r3, #28]
 8009382:	68fa      	ldr	r2, [r7, #12]
 8009384:	8b12      	ldrh	r2, [r2, #24]
 8009386:	441a      	add	r2, r3
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	61da      	str	r2, [r3, #28]
 800938c:	e002      	b.n	8009394 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	2200      	movs	r2, #0
 8009392:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009398:	2b00      	cmp	r3, #0
 800939a:	d004      	beq.n	80093a6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2201      	movs	r2, #1
 80093a0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80093a4:	e00e      	b.n	80093c4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 f868 	bl	8009484 <USBH_CDC_TransmitCallback>
      break;
 80093b4:	e006      	b.n	80093c4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80093b6:	7afb      	ldrb	r3, [r7, #11]
 80093b8:	2b02      	cmp	r3, #2
 80093ba:	d103      	bne.n	80093c4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2201      	movs	r2, #1
 80093c0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80093c4:	bf00      	nop
  }
}
 80093c6:	bf00      	nop
 80093c8:	3710      	adds	r7, #16
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}

080093ce <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80093ce:	b580      	push	{r7, lr}
 80093d0:	b086      	sub	sp, #24
 80093d2:	af00      	add	r7, sp, #0
 80093d4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80093dc:	69db      	ldr	r3, [r3, #28]
 80093de:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80093e0:	2300      	movs	r3, #0
 80093e2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80093ea:	2b03      	cmp	r3, #3
 80093ec:	d002      	beq.n	80093f4 <CDC_ProcessReception+0x26>
 80093ee:	2b04      	cmp	r3, #4
 80093f0:	d00e      	beq.n	8009410 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80093f2:	e043      	b.n	800947c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	6a19      	ldr	r1, [r3, #32]
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	8b5a      	ldrh	r2, [r3, #26]
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	7b1b      	ldrb	r3, [r3, #12]
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f001 fc97 	bl	800ad34 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	2204      	movs	r2, #4
 800940a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800940e:	e035      	b.n	800947c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	7b1b      	ldrb	r3, [r3, #12]
 8009414:	4619      	mov	r1, r3
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f001 ff96 	bl	800b348 <USBH_LL_GetURBState>
 800941c:	4603      	mov	r3, r0
 800941e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009420:	7cfb      	ldrb	r3, [r7, #19]
 8009422:	2b01      	cmp	r3, #1
 8009424:	d129      	bne.n	800947a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	7b1b      	ldrb	r3, [r3, #12]
 800942a:	4619      	mov	r1, r3
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f001 fef9 	bl	800b224 <USBH_LL_GetLastXferSize>
 8009432:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	429a      	cmp	r2, r3
 800943c:	d016      	beq.n	800946c <CDC_ProcessReception+0x9e>
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	8b5b      	ldrh	r3, [r3, #26]
 8009442:	461a      	mov	r2, r3
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	4293      	cmp	r3, r2
 8009448:	d110      	bne.n	800946c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	1ad2      	subs	r2, r2, r3
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	6a1a      	ldr	r2, [r3, #32]
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	441a      	add	r2, r3
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	2203      	movs	r2, #3
 8009466:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800946a:	e006      	b.n	800947a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 f80f 	bl	8009498 <USBH_CDC_ReceiveCallback>
      break;
 800947a:	bf00      	nop
  }
}
 800947c:	bf00      	nop
 800947e:	3718      	adds	r7, #24
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}

08009484 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800948c:	bf00      	nop
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009498:	b480      	push	{r7}
 800949a:	b083      	sub	sp, #12
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80094a0:	bf00      	nop
 80094a2:	370c      	adds	r7, #12
 80094a4:	46bd      	mov	sp, r7
 80094a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094aa:	4770      	bx	lr

080094ac <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b083      	sub	sp, #12
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80094b4:	bf00      	nop
 80094b6:	370c      	adds	r7, #12
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	4613      	mov	r3, r2
 80094cc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d101      	bne.n	80094d8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80094d4:	2302      	movs	r3, #2
 80094d6:	e029      	b.n	800952c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	79fa      	ldrb	r2, [r7, #7]
 80094dc:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2200      	movs	r2, #0
 80094e4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f000 f81f 	bl	8009534 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2200      	movs	r2, #0
 80094fa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2200      	movs	r2, #0
 8009512:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d003      	beq.n	8009524 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	68ba      	ldr	r2, [r7, #8]
 8009520:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009524:	68f8      	ldr	r0, [r7, #12]
 8009526:	f001 fdc9 	bl	800b0bc <USBH_LL_Init>

  return USBH_OK;
 800952a:	2300      	movs	r3, #0
}
 800952c:	4618      	mov	r0, r3
 800952e:	3710      	adds	r7, #16
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}

08009534 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800953c:	2300      	movs	r3, #0
 800953e:	60fb      	str	r3, [r7, #12]
 8009540:	e009      	b.n	8009556 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8009542:	687a      	ldr	r2, [r7, #4]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	33e0      	adds	r3, #224	@ 0xe0
 8009548:	009b      	lsls	r3, r3, #2
 800954a:	4413      	add	r3, r2
 800954c:	2200      	movs	r2, #0
 800954e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	3301      	adds	r3, #1
 8009554:	60fb      	str	r3, [r7, #12]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2b0f      	cmp	r3, #15
 800955a:	d9f2      	bls.n	8009542 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800955c:	2300      	movs	r3, #0
 800955e:	60fb      	str	r3, [r7, #12]
 8009560:	e009      	b.n	8009576 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	4413      	add	r3, r2
 8009568:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800956c:	2200      	movs	r2, #0
 800956e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	3301      	adds	r3, #1
 8009574:	60fb      	str	r3, [r7, #12]
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800957c:	d3f1      	bcc.n	8009562 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2201      	movs	r2, #1
 800958e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2201      	movs	r2, #1
 800959c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2240      	movs	r2, #64	@ 0x40
 80095a2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2200      	movs	r2, #0
 80095a8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2200      	movs	r2, #0
 80095ae:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2201      	movs	r2, #1
 80095b6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	331c      	adds	r3, #28
 80095ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80095d2:	2100      	movs	r1, #0
 80095d4:	4618      	mov	r0, r3
 80095d6:	f002 f847 	bl	800b668 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80095e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095e4:	2100      	movs	r1, #0
 80095e6:	4618      	mov	r0, r3
 80095e8:	f002 f83e 	bl	800b668 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80095f2:	2212      	movs	r2, #18
 80095f4:	2100      	movs	r1, #0
 80095f6:	4618      	mov	r0, r3
 80095f8:	f002 f836 	bl	800b668 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009602:	223e      	movs	r2, #62	@ 0x3e
 8009604:	2100      	movs	r1, #0
 8009606:	4618      	mov	r0, r3
 8009608:	f002 f82e 	bl	800b668 <memset>

  return USBH_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3710      	adds	r7, #16
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}

08009616 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009616:	b480      	push	{r7}
 8009618:	b085      	sub	sp, #20
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
 800961e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009620:	2300      	movs	r3, #0
 8009622:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d016      	beq.n	8009658 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009630:	2b00      	cmp	r3, #0
 8009632:	d10e      	bne.n	8009652 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800963a:	1c59      	adds	r1, r3, #1
 800963c:	687a      	ldr	r2, [r7, #4]
 800963e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	33de      	adds	r3, #222	@ 0xde
 8009646:	6839      	ldr	r1, [r7, #0]
 8009648:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800964c:	2300      	movs	r3, #0
 800964e:	73fb      	strb	r3, [r7, #15]
 8009650:	e004      	b.n	800965c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009652:	2302      	movs	r3, #2
 8009654:	73fb      	strb	r3, [r7, #15]
 8009656:	e001      	b.n	800965c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009658:	2302      	movs	r3, #2
 800965a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800965c:	7bfb      	ldrb	r3, [r7, #15]
}
 800965e:	4618      	mov	r0, r3
 8009660:	3714      	adds	r7, #20
 8009662:	46bd      	mov	sp, r7
 8009664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009668:	4770      	bx	lr

0800966a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800966a:	b480      	push	{r7}
 800966c:	b085      	sub	sp, #20
 800966e:	af00      	add	r7, sp, #0
 8009670:	6078      	str	r0, [r7, #4]
 8009672:	460b      	mov	r3, r1
 8009674:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009676:	2300      	movs	r3, #0
 8009678:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009680:	78fa      	ldrb	r2, [r7, #3]
 8009682:	429a      	cmp	r2, r3
 8009684:	d204      	bcs.n	8009690 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	78fa      	ldrb	r2, [r7, #3]
 800968a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800968e:	e001      	b.n	8009694 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009690:	2302      	movs	r3, #2
 8009692:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009694:	7bfb      	ldrb	r3, [r7, #15]
}
 8009696:	4618      	mov	r0, r3
 8009698:	3714      	adds	r7, #20
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr

080096a2 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80096a2:	b480      	push	{r7}
 80096a4:	b087      	sub	sp, #28
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
 80096aa:	4608      	mov	r0, r1
 80096ac:	4611      	mov	r1, r2
 80096ae:	461a      	mov	r2, r3
 80096b0:	4603      	mov	r3, r0
 80096b2:	70fb      	strb	r3, [r7, #3]
 80096b4:	460b      	mov	r3, r1
 80096b6:	70bb      	strb	r3, [r7, #2]
 80096b8:	4613      	mov	r3, r2
 80096ba:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80096bc:	2300      	movs	r3, #0
 80096be:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80096c0:	2300      	movs	r3, #0
 80096c2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80096ca:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80096cc:	e025      	b.n	800971a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80096ce:	7dfb      	ldrb	r3, [r7, #23]
 80096d0:	221a      	movs	r2, #26
 80096d2:	fb02 f303 	mul.w	r3, r2, r3
 80096d6:	3308      	adds	r3, #8
 80096d8:	68fa      	ldr	r2, [r7, #12]
 80096da:	4413      	add	r3, r2
 80096dc:	3302      	adds	r3, #2
 80096de:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	795b      	ldrb	r3, [r3, #5]
 80096e4:	78fa      	ldrb	r2, [r7, #3]
 80096e6:	429a      	cmp	r2, r3
 80096e8:	d002      	beq.n	80096f0 <USBH_FindInterface+0x4e>
 80096ea:	78fb      	ldrb	r3, [r7, #3]
 80096ec:	2bff      	cmp	r3, #255	@ 0xff
 80096ee:	d111      	bne.n	8009714 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80096f4:	78ba      	ldrb	r2, [r7, #2]
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d002      	beq.n	8009700 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80096fa:	78bb      	ldrb	r3, [r7, #2]
 80096fc:	2bff      	cmp	r3, #255	@ 0xff
 80096fe:	d109      	bne.n	8009714 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009704:	787a      	ldrb	r2, [r7, #1]
 8009706:	429a      	cmp	r2, r3
 8009708:	d002      	beq.n	8009710 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800970a:	787b      	ldrb	r3, [r7, #1]
 800970c:	2bff      	cmp	r3, #255	@ 0xff
 800970e:	d101      	bne.n	8009714 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009710:	7dfb      	ldrb	r3, [r7, #23]
 8009712:	e006      	b.n	8009722 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009714:	7dfb      	ldrb	r3, [r7, #23]
 8009716:	3301      	adds	r3, #1
 8009718:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800971a:	7dfb      	ldrb	r3, [r7, #23]
 800971c:	2b01      	cmp	r3, #1
 800971e:	d9d6      	bls.n	80096ce <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009720:	23ff      	movs	r3, #255	@ 0xff
}
 8009722:	4618      	mov	r0, r3
 8009724:	371c      	adds	r7, #28
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr

0800972e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b082      	sub	sp, #8
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f001 fcfc 	bl	800b134 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800973c:	2101      	movs	r1, #1
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f001 fe15 	bl	800b36e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3708      	adds	r7, #8
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
	...

08009750 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b088      	sub	sp, #32
 8009754:	af04      	add	r7, sp, #16
 8009756:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009758:	2302      	movs	r3, #2
 800975a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800975c:	2300      	movs	r3, #0
 800975e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8009766:	b2db      	uxtb	r3, r3
 8009768:	2b01      	cmp	r3, #1
 800976a:	d102      	bne.n	8009772 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2203      	movs	r2, #3
 8009770:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	781b      	ldrb	r3, [r3, #0]
 8009776:	b2db      	uxtb	r3, r3
 8009778:	2b0b      	cmp	r3, #11
 800977a:	f200 81bc 	bhi.w	8009af6 <USBH_Process+0x3a6>
 800977e:	a201      	add	r2, pc, #4	@ (adr r2, 8009784 <USBH_Process+0x34>)
 8009780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009784:	080097b5 	.word	0x080097b5
 8009788:	080097e7 	.word	0x080097e7
 800978c:	08009851 	.word	0x08009851
 8009790:	08009a91 	.word	0x08009a91
 8009794:	08009af7 	.word	0x08009af7
 8009798:	080098f1 	.word	0x080098f1
 800979c:	08009a37 	.word	0x08009a37
 80097a0:	08009927 	.word	0x08009927
 80097a4:	08009947 	.word	0x08009947
 80097a8:	08009965 	.word	0x08009965
 80097ac:	080099a9 	.word	0x080099a9
 80097b0:	08009a79 	.word	0x08009a79
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	2b00      	cmp	r3, #0
 80097be:	f000 819c 	beq.w	8009afa <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2201      	movs	r2, #1
 80097c6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80097c8:	20c8      	movs	r0, #200	@ 0xc8
 80097ca:	f001 fe1a 	bl	800b402 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f001 fd0d 	bl	800b1ee <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80097e4:	e189      	b.n	8009afa <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d107      	bne.n	8009802 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2202      	movs	r2, #2
 80097fe:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009800:	e18a      	b.n	8009b18 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009808:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800980c:	d914      	bls.n	8009838 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009814:	3301      	adds	r3, #1
 8009816:	b2da      	uxtb	r2, r3
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009824:	2b03      	cmp	r3, #3
 8009826:	d903      	bls.n	8009830 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	220d      	movs	r2, #13
 800982c:	701a      	strb	r2, [r3, #0]
      break;
 800982e:	e173      	b.n	8009b18 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2200      	movs	r2, #0
 8009834:	701a      	strb	r2, [r3, #0]
      break;
 8009836:	e16f      	b.n	8009b18 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800983e:	f103 020a 	add.w	r2, r3, #10
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8009848:	200a      	movs	r0, #10
 800984a:	f001 fdda 	bl	800b402 <USBH_Delay>
      break;
 800984e:	e163      	b.n	8009b18 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009856:	2b00      	cmp	r3, #0
 8009858:	d005      	beq.n	8009866 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009860:	2104      	movs	r1, #4
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009866:	2064      	movs	r0, #100	@ 0x64
 8009868:	f001 fdcb 	bl	800b402 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f001 fc97 	bl	800b1a0 <USBH_LL_GetSpeed>
 8009872:	4603      	mov	r3, r0
 8009874:	461a      	mov	r2, r3
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2205      	movs	r2, #5
 8009880:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009882:	2100      	movs	r1, #0
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f001 faa2 	bl	800adce <USBH_AllocPipe>
 800988a:	4603      	mov	r3, r0
 800988c:	461a      	mov	r2, r3
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009892:	2180      	movs	r1, #128	@ 0x80
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f001 fa9a 	bl	800adce <USBH_AllocPipe>
 800989a:	4603      	mov	r3, r0
 800989c:	461a      	mov	r2, r3
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	7919      	ldrb	r1, [r3, #4]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80098b6:	9202      	str	r2, [sp, #8]
 80098b8:	2200      	movs	r2, #0
 80098ba:	9201      	str	r2, [sp, #4]
 80098bc:	9300      	str	r3, [sp, #0]
 80098be:	4603      	mov	r3, r0
 80098c0:	2280      	movs	r2, #128	@ 0x80
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f001 fa54 	bl	800ad70 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	7959      	ldrb	r1, [r3, #5]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80098dc:	9202      	str	r2, [sp, #8]
 80098de:	2200      	movs	r2, #0
 80098e0:	9201      	str	r2, [sp, #4]
 80098e2:	9300      	str	r3, [sp, #0]
 80098e4:	4603      	mov	r3, r0
 80098e6:	2200      	movs	r2, #0
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f001 fa41 	bl	800ad70 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80098ee:	e113      	b.n	8009b18 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 f917 	bl	8009b24 <USBH_HandleEnum>
 80098f6:	4603      	mov	r3, r0
 80098f8:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80098fa:	7bbb      	ldrb	r3, [r7, #14]
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	2b00      	cmp	r3, #0
 8009900:	f040 80fd 	bne.w	8009afe <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8009912:	2b01      	cmp	r3, #1
 8009914:	d103      	bne.n	800991e <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2208      	movs	r2, #8
 800991a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800991c:	e0ef      	b.n	8009afe <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2207      	movs	r2, #7
 8009922:	701a      	strb	r2, [r3, #0]
      break;
 8009924:	e0eb      	b.n	8009afe <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800992c:	2b00      	cmp	r3, #0
 800992e:	f000 80e8 	beq.w	8009b02 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009938:	2101      	movs	r1, #1
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2208      	movs	r2, #8
 8009942:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8009944:	e0dd      	b.n	8009b02 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800994c:	4619      	mov	r1, r3
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fc3f 	bl	800a1d2 <USBH_SetCfg>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	f040 80d5 	bne.w	8009b06 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2209      	movs	r2, #9
 8009960:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009962:	e0d0      	b.n	8009b06 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800996a:	f003 0320 	and.w	r3, r3, #32
 800996e:	2b00      	cmp	r3, #0
 8009970:	d016      	beq.n	80099a0 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009972:	2101      	movs	r1, #1
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 fc4f 	bl	800a218 <USBH_SetFeature>
 800997a:	4603      	mov	r3, r0
 800997c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800997e:	7bbb      	ldrb	r3, [r7, #14]
 8009980:	b2db      	uxtb	r3, r3
 8009982:	2b00      	cmp	r3, #0
 8009984:	d103      	bne.n	800998e <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	220a      	movs	r2, #10
 800998a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800998c:	e0bd      	b.n	8009b0a <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800998e:	7bbb      	ldrb	r3, [r7, #14]
 8009990:	b2db      	uxtb	r3, r3
 8009992:	2b03      	cmp	r3, #3
 8009994:	f040 80b9 	bne.w	8009b0a <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	220a      	movs	r2, #10
 800999c:	701a      	strb	r2, [r3, #0]
      break;
 800999e:	e0b4      	b.n	8009b0a <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	220a      	movs	r2, #10
 80099a4:	701a      	strb	r2, [r3, #0]
      break;
 80099a6:	e0b0      	b.n	8009b0a <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	f000 80ad 	beq.w	8009b0e <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80099bc:	2300      	movs	r3, #0
 80099be:	73fb      	strb	r3, [r7, #15]
 80099c0:	e016      	b.n	80099f0 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80099c2:	7bfa      	ldrb	r2, [r7, #15]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	32de      	adds	r2, #222	@ 0xde
 80099c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099cc:	791a      	ldrb	r2, [r3, #4]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d108      	bne.n	80099ea <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 80099d8:	7bfa      	ldrb	r2, [r7, #15]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	32de      	adds	r2, #222	@ 0xde
 80099de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80099e8:	e005      	b.n	80099f6 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80099ea:	7bfb      	ldrb	r3, [r7, #15]
 80099ec:	3301      	adds	r3, #1
 80099ee:	73fb      	strb	r3, [r7, #15]
 80099f0:	7bfb      	ldrb	r3, [r7, #15]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d0e5      	beq.n	80099c2 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d016      	beq.n	8009a2e <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	4798      	blx	r3
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d109      	bne.n	8009a26 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2206      	movs	r2, #6
 8009a16:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009a1e:	2103      	movs	r1, #3
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009a24:	e073      	b.n	8009b0e <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	220d      	movs	r2, #13
 8009a2a:	701a      	strb	r2, [r3, #0]
      break;
 8009a2c:	e06f      	b.n	8009b0e <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	220d      	movs	r2, #13
 8009a32:	701a      	strb	r2, [r3, #0]
      break;
 8009a34:	e06b      	b.n	8009b0e <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d017      	beq.n	8009a70 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a46:	691b      	ldr	r3, [r3, #16]
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	4798      	blx	r3
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009a50:	7bbb      	ldrb	r3, [r7, #14]
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d103      	bne.n	8009a60 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	220b      	movs	r2, #11
 8009a5c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009a5e:	e058      	b.n	8009b12 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8009a60:	7bbb      	ldrb	r3, [r7, #14]
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	2b02      	cmp	r3, #2
 8009a66:	d154      	bne.n	8009b12 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	220d      	movs	r2, #13
 8009a6c:	701a      	strb	r2, [r3, #0]
      break;
 8009a6e:	e050      	b.n	8009b12 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	220d      	movs	r2, #13
 8009a74:	701a      	strb	r2, [r3, #0]
      break;
 8009a76:	e04c      	b.n	8009b12 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d049      	beq.n	8009b16 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a88:	695b      	ldr	r3, [r3, #20]
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	4798      	blx	r3
      }
      break;
 8009a8e:	e042      	b.n	8009b16 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2200      	movs	r2, #0
 8009a94:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f7ff fd4b 	bl	8009534 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d009      	beq.n	8009abc <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009aae:	68db      	ldr	r3, [r3, #12]
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d005      	beq.n	8009ad2 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009acc:	2105      	movs	r1, #5
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d107      	bne.n	8009aee <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f7ff fe21 	bl	800972e <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009aec:	e014      	b.n	8009b18 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f001 fb20 	bl	800b134 <USBH_LL_Start>
      break;
 8009af4:	e010      	b.n	8009b18 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8009af6:	bf00      	nop
 8009af8:	e00e      	b.n	8009b18 <USBH_Process+0x3c8>
      break;
 8009afa:	bf00      	nop
 8009afc:	e00c      	b.n	8009b18 <USBH_Process+0x3c8>
      break;
 8009afe:	bf00      	nop
 8009b00:	e00a      	b.n	8009b18 <USBH_Process+0x3c8>
    break;
 8009b02:	bf00      	nop
 8009b04:	e008      	b.n	8009b18 <USBH_Process+0x3c8>
      break;
 8009b06:	bf00      	nop
 8009b08:	e006      	b.n	8009b18 <USBH_Process+0x3c8>
      break;
 8009b0a:	bf00      	nop
 8009b0c:	e004      	b.n	8009b18 <USBH_Process+0x3c8>
      break;
 8009b0e:	bf00      	nop
 8009b10:	e002      	b.n	8009b18 <USBH_Process+0x3c8>
      break;
 8009b12:	bf00      	nop
 8009b14:	e000      	b.n	8009b18 <USBH_Process+0x3c8>
      break;
 8009b16:	bf00      	nop
  }
  return USBH_OK;
 8009b18:	2300      	movs	r3, #0
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3710      	adds	r7, #16
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	bf00      	nop

08009b24 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b088      	sub	sp, #32
 8009b28:	af04      	add	r7, sp, #16
 8009b2a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009b30:	2301      	movs	r3, #1
 8009b32:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	785b      	ldrb	r3, [r3, #1]
 8009b38:	2b07      	cmp	r3, #7
 8009b3a:	f200 81bd 	bhi.w	8009eb8 <USBH_HandleEnum+0x394>
 8009b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b44 <USBH_HandleEnum+0x20>)
 8009b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b44:	08009b65 	.word	0x08009b65
 8009b48:	08009c1f 	.word	0x08009c1f
 8009b4c:	08009c89 	.word	0x08009c89
 8009b50:	08009d13 	.word	0x08009d13
 8009b54:	08009d7d 	.word	0x08009d7d
 8009b58:	08009ded 	.word	0x08009ded
 8009b5c:	08009e33 	.word	0x08009e33
 8009b60:	08009e79 	.word	0x08009e79
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009b64:	2108      	movs	r1, #8
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 fa50 	bl	800a00c <USBH_Get_DevDesc>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009b70:	7bbb      	ldrb	r3, [r7, #14]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d12e      	bne.n	8009bd4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	7919      	ldrb	r1, [r3, #4]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009b9a:	9202      	str	r2, [sp, #8]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	9201      	str	r2, [sp, #4]
 8009ba0:	9300      	str	r3, [sp, #0]
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2280      	movs	r2, #128	@ 0x80
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f001 f8e2 	bl	800ad70 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	7959      	ldrb	r1, [r3, #5]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009bc0:	9202      	str	r2, [sp, #8]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	9201      	str	r2, [sp, #4]
 8009bc6:	9300      	str	r3, [sp, #0]
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2200      	movs	r2, #0
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f001 f8cf 	bl	800ad70 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009bd2:	e173      	b.n	8009ebc <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009bd4:	7bbb      	ldrb	r3, [r7, #14]
 8009bd6:	2b03      	cmp	r3, #3
 8009bd8:	f040 8170 	bne.w	8009ebc <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009be2:	3301      	adds	r3, #1
 8009be4:	b2da      	uxtb	r2, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009bf2:	2b03      	cmp	r3, #3
 8009bf4:	d903      	bls.n	8009bfe <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	220d      	movs	r2, #13
 8009bfa:	701a      	strb	r2, [r3, #0]
      break;
 8009bfc:	e15e      	b.n	8009ebc <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	795b      	ldrb	r3, [r3, #5]
 8009c02:	4619      	mov	r1, r3
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f001 f903 	bl	800ae10 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	791b      	ldrb	r3, [r3, #4]
 8009c0e:	4619      	mov	r1, r3
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f001 f8fd 	bl	800ae10 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	701a      	strb	r2, [r3, #0]
      break;
 8009c1c:	e14e      	b.n	8009ebc <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009c1e:	2112      	movs	r1, #18
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f000 f9f3 	bl	800a00c <USBH_Get_DevDesc>
 8009c26:	4603      	mov	r3, r0
 8009c28:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009c2a:	7bbb      	ldrb	r3, [r7, #14]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d103      	bne.n	8009c38 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2202      	movs	r2, #2
 8009c34:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009c36:	e143      	b.n	8009ec0 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c38:	7bbb      	ldrb	r3, [r7, #14]
 8009c3a:	2b03      	cmp	r3, #3
 8009c3c:	f040 8140 	bne.w	8009ec0 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009c46:	3301      	adds	r3, #1
 8009c48:	b2da      	uxtb	r2, r3
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009c56:	2b03      	cmp	r3, #3
 8009c58:	d903      	bls.n	8009c62 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	220d      	movs	r2, #13
 8009c5e:	701a      	strb	r2, [r3, #0]
      break;
 8009c60:	e12e      	b.n	8009ec0 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	795b      	ldrb	r3, [r3, #5]
 8009c66:	4619      	mov	r1, r3
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f001 f8d1 	bl	800ae10 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	791b      	ldrb	r3, [r3, #4]
 8009c72:	4619      	mov	r1, r3
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f001 f8cb 	bl	800ae10 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2200      	movs	r2, #0
 8009c84:	701a      	strb	r2, [r3, #0]
      break;
 8009c86:	e11b      	b.n	8009ec0 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009c88:	2101      	movs	r1, #1
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 fa7d 	bl	800a18a <USBH_SetAddress>
 8009c90:	4603      	mov	r3, r0
 8009c92:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009c94:	7bbb      	ldrb	r3, [r7, #14]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d130      	bne.n	8009cfc <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8009c9a:	2002      	movs	r0, #2
 8009c9c:	f001 fbb1 	bl	800b402 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2203      	movs	r2, #3
 8009cac:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	7919      	ldrb	r1, [r3, #4]
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009cbe:	687a      	ldr	r2, [r7, #4]
 8009cc0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009cc2:	9202      	str	r2, [sp, #8]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	9201      	str	r2, [sp, #4]
 8009cc8:	9300      	str	r3, [sp, #0]
 8009cca:	4603      	mov	r3, r0
 8009ccc:	2280      	movs	r2, #128	@ 0x80
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f001 f84e 	bl	800ad70 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	7959      	ldrb	r1, [r3, #5]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009ce8:	9202      	str	r2, [sp, #8]
 8009cea:	2200      	movs	r2, #0
 8009cec:	9201      	str	r2, [sp, #4]
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f001 f83b 	bl	800ad70 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009cfa:	e0e3      	b.n	8009ec4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009cfc:	7bbb      	ldrb	r3, [r7, #14]
 8009cfe:	2b03      	cmp	r3, #3
 8009d00:	f040 80e0 	bne.w	8009ec4 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	220d      	movs	r2, #13
 8009d08:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	705a      	strb	r2, [r3, #1]
      break;
 8009d10:	e0d8      	b.n	8009ec4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009d12:	2109      	movs	r1, #9
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f9a5 	bl	800a064 <USBH_Get_CfgDesc>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009d1e:	7bbb      	ldrb	r3, [r7, #14]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d103      	bne.n	8009d2c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2204      	movs	r2, #4
 8009d28:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009d2a:	e0cd      	b.n	8009ec8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009d2c:	7bbb      	ldrb	r3, [r7, #14]
 8009d2e:	2b03      	cmp	r3, #3
 8009d30:	f040 80ca 	bne.w	8009ec8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	b2da      	uxtb	r2, r3
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009d4a:	2b03      	cmp	r3, #3
 8009d4c:	d903      	bls.n	8009d56 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	220d      	movs	r2, #13
 8009d52:	701a      	strb	r2, [r3, #0]
      break;
 8009d54:	e0b8      	b.n	8009ec8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	795b      	ldrb	r3, [r3, #5]
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f001 f857 	bl	800ae10 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	791b      	ldrb	r3, [r3, #4]
 8009d66:	4619      	mov	r1, r3
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f001 f851 	bl	800ae10 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2200      	movs	r2, #0
 8009d78:	701a      	strb	r2, [r3, #0]
      break;
 8009d7a:	e0a5      	b.n	8009ec8 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8009d82:	4619      	mov	r1, r3
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 f96d 	bl	800a064 <USBH_Get_CfgDesc>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009d8e:	7bbb      	ldrb	r3, [r7, #14]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d103      	bne.n	8009d9c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2205      	movs	r2, #5
 8009d98:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009d9a:	e097      	b.n	8009ecc <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009d9c:	7bbb      	ldrb	r3, [r7, #14]
 8009d9e:	2b03      	cmp	r3, #3
 8009da0:	f040 8094 	bne.w	8009ecc <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009daa:	3301      	adds	r3, #1
 8009dac:	b2da      	uxtb	r2, r3
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009dba:	2b03      	cmp	r3, #3
 8009dbc:	d903      	bls.n	8009dc6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	220d      	movs	r2, #13
 8009dc2:	701a      	strb	r2, [r3, #0]
      break;
 8009dc4:	e082      	b.n	8009ecc <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	795b      	ldrb	r3, [r3, #5]
 8009dca:	4619      	mov	r1, r3
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f001 f81f 	bl	800ae10 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	791b      	ldrb	r3, [r3, #4]
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f001 f819 	bl	800ae10 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2200      	movs	r2, #0
 8009de8:	701a      	strb	r2, [r3, #0]
      break;
 8009dea:	e06f      	b.n	8009ecc <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d019      	beq.n	8009e2a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009e02:	23ff      	movs	r3, #255	@ 0xff
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 f957 	bl	800a0b8 <USBH_Get_StringDesc>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009e0e:	7bbb      	ldrb	r3, [r7, #14]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d103      	bne.n	8009e1c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2206      	movs	r2, #6
 8009e18:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009e1a:	e059      	b.n	8009ed0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009e1c:	7bbb      	ldrb	r3, [r7, #14]
 8009e1e:	2b03      	cmp	r3, #3
 8009e20:	d156      	bne.n	8009ed0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2206      	movs	r2, #6
 8009e26:	705a      	strb	r2, [r3, #1]
      break;
 8009e28:	e052      	b.n	8009ed0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2206      	movs	r2, #6
 8009e2e:	705a      	strb	r2, [r3, #1]
      break;
 8009e30:	e04e      	b.n	8009ed0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d019      	beq.n	8009e70 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009e48:	23ff      	movs	r3, #255	@ 0xff
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 f934 	bl	800a0b8 <USBH_Get_StringDesc>
 8009e50:	4603      	mov	r3, r0
 8009e52:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009e54:	7bbb      	ldrb	r3, [r7, #14]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d103      	bne.n	8009e62 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2207      	movs	r2, #7
 8009e5e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009e60:	e038      	b.n	8009ed4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009e62:	7bbb      	ldrb	r3, [r7, #14]
 8009e64:	2b03      	cmp	r3, #3
 8009e66:	d135      	bne.n	8009ed4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2207      	movs	r2, #7
 8009e6c:	705a      	strb	r2, [r3, #1]
      break;
 8009e6e:	e031      	b.n	8009ed4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2207      	movs	r2, #7
 8009e74:	705a      	strb	r2, [r3, #1]
      break;
 8009e76:	e02d      	b.n	8009ed4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d017      	beq.n	8009eb2 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009e8e:	23ff      	movs	r3, #255	@ 0xff
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f000 f911 	bl	800a0b8 <USBH_Get_StringDesc>
 8009e96:	4603      	mov	r3, r0
 8009e98:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009e9a:	7bbb      	ldrb	r3, [r7, #14]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d102      	bne.n	8009ea6 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009ea4:	e018      	b.n	8009ed8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009ea6:	7bbb      	ldrb	r3, [r7, #14]
 8009ea8:	2b03      	cmp	r3, #3
 8009eaa:	d115      	bne.n	8009ed8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009eac:	2300      	movs	r3, #0
 8009eae:	73fb      	strb	r3, [r7, #15]
      break;
 8009eb0:	e012      	b.n	8009ed8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	73fb      	strb	r3, [r7, #15]
      break;
 8009eb6:	e00f      	b.n	8009ed8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009eb8:	bf00      	nop
 8009eba:	e00e      	b.n	8009eda <USBH_HandleEnum+0x3b6>
      break;
 8009ebc:	bf00      	nop
 8009ebe:	e00c      	b.n	8009eda <USBH_HandleEnum+0x3b6>
      break;
 8009ec0:	bf00      	nop
 8009ec2:	e00a      	b.n	8009eda <USBH_HandleEnum+0x3b6>
      break;
 8009ec4:	bf00      	nop
 8009ec6:	e008      	b.n	8009eda <USBH_HandleEnum+0x3b6>
      break;
 8009ec8:	bf00      	nop
 8009eca:	e006      	b.n	8009eda <USBH_HandleEnum+0x3b6>
      break;
 8009ecc:	bf00      	nop
 8009ece:	e004      	b.n	8009eda <USBH_HandleEnum+0x3b6>
      break;
 8009ed0:	bf00      	nop
 8009ed2:	e002      	b.n	8009eda <USBH_HandleEnum+0x3b6>
      break;
 8009ed4:	bf00      	nop
 8009ed6:	e000      	b.n	8009eda <USBH_HandleEnum+0x3b6>
      break;
 8009ed8:	bf00      	nop
  }
  return Status;
 8009eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3710      	adds	r7, #16
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b083      	sub	sp, #12
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	683a      	ldr	r2, [r7, #0]
 8009ef2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009ef6:	bf00      	nop
 8009ef8:	370c      	adds	r7, #12
 8009efa:	46bd      	mov	sp, r7
 8009efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f00:	4770      	bx	lr

08009f02 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b082      	sub	sp, #8
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009f10:	1c5a      	adds	r2, r3, #1
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f000 f804 	bl	8009f26 <USBH_HandleSof>
}
 8009f1e:	bf00      	nop
 8009f20:	3708      	adds	r7, #8
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}

08009f26 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009f26:	b580      	push	{r7, lr}
 8009f28:	b082      	sub	sp, #8
 8009f2a:	af00      	add	r7, sp, #0
 8009f2c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	781b      	ldrb	r3, [r3, #0]
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	2b0b      	cmp	r3, #11
 8009f36:	d10a      	bne.n	8009f4e <USBH_HandleSof+0x28>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d005      	beq.n	8009f4e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009f48:	699b      	ldr	r3, [r3, #24]
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	4798      	blx	r3
  }
}
 8009f4e:	bf00      	nop
 8009f50:	3708      	adds	r7, #8
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009f56:	b480      	push	{r7}
 8009f58:	b083      	sub	sp, #12
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2201      	movs	r2, #1
 8009f62:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8009f66:	bf00      	nop
}
 8009f68:	370c      	adds	r7, #12
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr

08009f72 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009f72:	b480      	push	{r7}
 8009f74:	b083      	sub	sp, #12
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2201      	movs	r2, #1
 8009f86:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009f8a:	bf00      	nop
}
 8009f8c:	370c      	adds	r7, #12
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f94:	4770      	bx	lr

08009f96 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009f96:	b480      	push	{r7}
 8009f98:	b083      	sub	sp, #12
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009fb6:	2300      	movs	r3, #0
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	370c      	adds	r7, #12
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b082      	sub	sp, #8
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f001 f8c0 	bl	800b16a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	791b      	ldrb	r3, [r3, #4]
 8009fee:	4619      	mov	r1, r3
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 ff0d 	bl	800ae10 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	795b      	ldrb	r3, [r3, #5]
 8009ffa:	4619      	mov	r1, r3
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f000 ff07 	bl	800ae10 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a002:	2300      	movs	r3, #0
}
 800a004:	4618      	mov	r0, r3
 800a006:	3708      	adds	r7, #8
 800a008:	46bd      	mov	sp, r7
 800a00a:	bd80      	pop	{r7, pc}

0800a00c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b086      	sub	sp, #24
 800a010:	af02      	add	r7, sp, #8
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	460b      	mov	r3, r1
 800a016:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800a018:	887b      	ldrh	r3, [r7, #2]
 800a01a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a01e:	d901      	bls.n	800a024 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a020:	2303      	movs	r3, #3
 800a022:	e01b      	b.n	800a05c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a02a:	887b      	ldrh	r3, [r7, #2]
 800a02c:	9300      	str	r3, [sp, #0]
 800a02e:	4613      	mov	r3, r2
 800a030:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a034:	2100      	movs	r1, #0
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 f872 	bl	800a120 <USBH_GetDescriptor>
 800a03c:	4603      	mov	r3, r0
 800a03e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800a040:	7bfb      	ldrb	r3, [r7, #15]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d109      	bne.n	800a05a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a04c:	887a      	ldrh	r2, [r7, #2]
 800a04e:	4619      	mov	r1, r3
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f000 f929 	bl	800a2a8 <USBH_ParseDevDesc>
 800a056:	4603      	mov	r3, r0
 800a058:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a05a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3710      	adds	r7, #16
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b086      	sub	sp, #24
 800a068:	af02      	add	r7, sp, #8
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	460b      	mov	r3, r1
 800a06e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	331c      	adds	r3, #28
 800a074:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a076:	887b      	ldrh	r3, [r7, #2]
 800a078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a07c:	d901      	bls.n	800a082 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a07e:	2303      	movs	r3, #3
 800a080:	e016      	b.n	800a0b0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a082:	887b      	ldrh	r3, [r7, #2]
 800a084:	9300      	str	r3, [sp, #0]
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a08c:	2100      	movs	r1, #0
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 f846 	bl	800a120 <USBH_GetDescriptor>
 800a094:	4603      	mov	r3, r0
 800a096:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a098:	7bfb      	ldrb	r3, [r7, #15]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d107      	bne.n	800a0ae <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a09e:	887b      	ldrh	r3, [r7, #2]
 800a0a0:	461a      	mov	r2, r3
 800a0a2:	68b9      	ldr	r1, [r7, #8]
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f000 f9af 	bl	800a408 <USBH_ParseCfgDesc>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a0ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3710      	adds	r7, #16
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b088      	sub	sp, #32
 800a0bc:	af02      	add	r7, sp, #8
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	607a      	str	r2, [r7, #4]
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	72fb      	strb	r3, [r7, #11]
 800a0c8:	4613      	mov	r3, r2
 800a0ca:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a0cc:	893b      	ldrh	r3, [r7, #8]
 800a0ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0d2:	d802      	bhi.n	800a0da <USBH_Get_StringDesc+0x22>
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d101      	bne.n	800a0de <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e01c      	b.n	800a118 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a0de:	7afb      	ldrb	r3, [r7, #11]
 800a0e0:	b29b      	uxth	r3, r3
 800a0e2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a0e6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a0ee:	893b      	ldrh	r3, [r7, #8]
 800a0f0:	9300      	str	r3, [sp, #0]
 800a0f2:	460b      	mov	r3, r1
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f000 f812 	bl	800a120 <USBH_GetDescriptor>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a100:	7dfb      	ldrb	r3, [r7, #23]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d107      	bne.n	800a116 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a10c:	893a      	ldrh	r2, [r7, #8]
 800a10e:	6879      	ldr	r1, [r7, #4]
 800a110:	4618      	mov	r0, r3
 800a112:	f000 fb8c 	bl	800a82e <USBH_ParseStringDesc>
  }

  return status;
 800a116:	7dfb      	ldrb	r3, [r7, #23]
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3718      	adds	r7, #24
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}

0800a120 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b084      	sub	sp, #16
 800a124:	af00      	add	r7, sp, #0
 800a126:	60f8      	str	r0, [r7, #12]
 800a128:	607b      	str	r3, [r7, #4]
 800a12a:	460b      	mov	r3, r1
 800a12c:	72fb      	strb	r3, [r7, #11]
 800a12e:	4613      	mov	r3, r2
 800a130:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	789b      	ldrb	r3, [r3, #2]
 800a136:	2b01      	cmp	r3, #1
 800a138:	d11c      	bne.n	800a174 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a13a:	7afb      	ldrb	r3, [r7, #11]
 800a13c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a140:	b2da      	uxtb	r2, r3
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2206      	movs	r2, #6
 800a14a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	893a      	ldrh	r2, [r7, #8]
 800a150:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a152:	893b      	ldrh	r3, [r7, #8]
 800a154:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a158:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a15c:	d104      	bne.n	800a168 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f240 4209 	movw	r2, #1033	@ 0x409
 800a164:	829a      	strh	r2, [r3, #20]
 800a166:	e002      	b.n	800a16e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2200      	movs	r2, #0
 800a16c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	8b3a      	ldrh	r2, [r7, #24]
 800a172:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a174:	8b3b      	ldrh	r3, [r7, #24]
 800a176:	461a      	mov	r2, r3
 800a178:	6879      	ldr	r1, [r7, #4]
 800a17a:	68f8      	ldr	r0, [r7, #12]
 800a17c:	f000 fba4 	bl	800a8c8 <USBH_CtlReq>
 800a180:	4603      	mov	r3, r0
}
 800a182:	4618      	mov	r0, r3
 800a184:	3710      	adds	r7, #16
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}

0800a18a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a18a:	b580      	push	{r7, lr}
 800a18c:	b082      	sub	sp, #8
 800a18e:	af00      	add	r7, sp, #0
 800a190:	6078      	str	r0, [r7, #4]
 800a192:	460b      	mov	r3, r1
 800a194:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	789b      	ldrb	r3, [r3, #2]
 800a19a:	2b01      	cmp	r3, #1
 800a19c:	d10f      	bne.n	800a1be <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2205      	movs	r2, #5
 800a1a8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a1aa:	78fb      	ldrb	r3, [r7, #3]
 800a1ac:	b29a      	uxth	r2, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a1be:	2200      	movs	r2, #0
 800a1c0:	2100      	movs	r1, #0
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 fb80 	bl	800a8c8 <USBH_CtlReq>
 800a1c8:	4603      	mov	r3, r0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3708      	adds	r7, #8
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b082      	sub	sp, #8
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
 800a1da:	460b      	mov	r3, r1
 800a1dc:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	789b      	ldrb	r3, [r3, #2]
 800a1e2:	2b01      	cmp	r3, #1
 800a1e4:	d10e      	bne.n	800a204 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2209      	movs	r2, #9
 800a1f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	887a      	ldrh	r2, [r7, #2]
 800a1f6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2200      	movs	r2, #0
 800a202:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a204:	2200      	movs	r2, #0
 800a206:	2100      	movs	r1, #0
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 fb5d 	bl	800a8c8 <USBH_CtlReq>
 800a20e:	4603      	mov	r3, r0
}
 800a210:	4618      	mov	r0, r3
 800a212:	3708      	adds	r7, #8
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	460b      	mov	r3, r1
 800a222:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	789b      	ldrb	r3, [r3, #2]
 800a228:	2b01      	cmp	r3, #1
 800a22a:	d10f      	bne.n	800a24c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2200      	movs	r2, #0
 800a230:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2203      	movs	r2, #3
 800a236:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a238:	78fb      	ldrb	r3, [r7, #3]
 800a23a:	b29a      	uxth	r2, r3
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2200      	movs	r2, #0
 800a24a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a24c:	2200      	movs	r2, #0
 800a24e:	2100      	movs	r1, #0
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 fb39 	bl	800a8c8 <USBH_CtlReq>
 800a256:	4603      	mov	r3, r0
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3708      	adds	r7, #8
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	460b      	mov	r3, r1
 800a26a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	789b      	ldrb	r3, [r3, #2]
 800a270:	2b01      	cmp	r3, #1
 800a272:	d10f      	bne.n	800a294 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2202      	movs	r2, #2
 800a278:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2201      	movs	r2, #1
 800a27e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a286:	78fb      	ldrb	r3, [r7, #3]
 800a288:	b29a      	uxth	r2, r3
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a294:	2200      	movs	r2, #0
 800a296:	2100      	movs	r1, #0
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 fb15 	bl	800a8c8 <USBH_CtlReq>
 800a29e:	4603      	mov	r3, r0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3708      	adds	r7, #8
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}

0800a2a8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b087      	sub	sp, #28
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	60b9      	str	r1, [r7, #8]
 800a2b2:	4613      	mov	r3, r2
 800a2b4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a2bc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d101      	bne.n	800a2cc <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	e094      	b.n	800a3f6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	781a      	ldrb	r2, [r3, #0]
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	785a      	ldrb	r2, [r3, #1]
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	3302      	adds	r3, #2
 800a2e0:	781b      	ldrb	r3, [r3, #0]
 800a2e2:	461a      	mov	r2, r3
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	3303      	adds	r3, #3
 800a2e8:	781b      	ldrb	r3, [r3, #0]
 800a2ea:	021b      	lsls	r3, r3, #8
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	b29a      	uxth	r2, r3
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	791a      	ldrb	r2, [r3, #4]
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	795a      	ldrb	r2, [r3, #5]
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	799a      	ldrb	r2, [r3, #6]
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	79da      	ldrb	r2, [r3, #7]
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d004      	beq.n	800a32a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a326:	2b01      	cmp	r3, #1
 800a328:	d11b      	bne.n	800a362 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	79db      	ldrb	r3, [r3, #7]
 800a32e:	2b20      	cmp	r3, #32
 800a330:	dc0f      	bgt.n	800a352 <USBH_ParseDevDesc+0xaa>
 800a332:	2b08      	cmp	r3, #8
 800a334:	db0f      	blt.n	800a356 <USBH_ParseDevDesc+0xae>
 800a336:	3b08      	subs	r3, #8
 800a338:	4a32      	ldr	r2, [pc, #200]	@ (800a404 <USBH_ParseDevDesc+0x15c>)
 800a33a:	fa22 f303 	lsr.w	r3, r2, r3
 800a33e:	f003 0301 	and.w	r3, r3, #1
 800a342:	2b00      	cmp	r3, #0
 800a344:	bf14      	ite	ne
 800a346:	2301      	movne	r3, #1
 800a348:	2300      	moveq	r3, #0
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d106      	bne.n	800a35e <USBH_ParseDevDesc+0xb6>
 800a350:	e001      	b.n	800a356 <USBH_ParseDevDesc+0xae>
 800a352:	2b40      	cmp	r3, #64	@ 0x40
 800a354:	d003      	beq.n	800a35e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	2208      	movs	r2, #8
 800a35a:	71da      	strb	r2, [r3, #7]
        break;
 800a35c:	e000      	b.n	800a360 <USBH_ParseDevDesc+0xb8>
        break;
 800a35e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800a360:	e00e      	b.n	800a380 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a368:	2b02      	cmp	r3, #2
 800a36a:	d107      	bne.n	800a37c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	79db      	ldrb	r3, [r3, #7]
 800a370:	2b08      	cmp	r3, #8
 800a372:	d005      	beq.n	800a380 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	2208      	movs	r2, #8
 800a378:	71da      	strb	r2, [r3, #7]
 800a37a:	e001      	b.n	800a380 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a37c:	2303      	movs	r3, #3
 800a37e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800a380:	88fb      	ldrh	r3, [r7, #6]
 800a382:	2b08      	cmp	r3, #8
 800a384:	d936      	bls.n	800a3f4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	3308      	adds	r3, #8
 800a38a:	781b      	ldrb	r3, [r3, #0]
 800a38c:	461a      	mov	r2, r3
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	3309      	adds	r3, #9
 800a392:	781b      	ldrb	r3, [r3, #0]
 800a394:	021b      	lsls	r3, r3, #8
 800a396:	b29b      	uxth	r3, r3
 800a398:	4313      	orrs	r3, r2
 800a39a:	b29a      	uxth	r2, r3
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	330a      	adds	r3, #10
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	330b      	adds	r3, #11
 800a3ac:	781b      	ldrb	r3, [r3, #0]
 800a3ae:	021b      	lsls	r3, r3, #8
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	b29a      	uxth	r2, r3
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	330c      	adds	r3, #12
 800a3be:	781b      	ldrb	r3, [r3, #0]
 800a3c0:	461a      	mov	r2, r3
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	330d      	adds	r3, #13
 800a3c6:	781b      	ldrb	r3, [r3, #0]
 800a3c8:	021b      	lsls	r3, r3, #8
 800a3ca:	b29b      	uxth	r3, r3
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	7b9a      	ldrb	r2, [r3, #14]
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	7bda      	ldrb	r2, [r3, #15]
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	7c1a      	ldrb	r2, [r3, #16]
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	7c5a      	ldrb	r2, [r3, #17]
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800a3f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	371c      	adds	r7, #28
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a400:	4770      	bx	lr
 800a402:	bf00      	nop
 800a404:	01000101 	.word	0x01000101

0800a408 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b08c      	sub	sp, #48	@ 0x30
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	60f8      	str	r0, [r7, #12]
 800a410:	60b9      	str	r1, [r7, #8]
 800a412:	4613      	mov	r3, r2
 800a414:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a41c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a41e:	2300      	movs	r3, #0
 800a420:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a424:	2300      	movs	r3, #0
 800a426:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800a42a:	2300      	movs	r3, #0
 800a42c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d101      	bne.n	800a43a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800a436:	2302      	movs	r3, #2
 800a438:	e0de      	b.n	800a5f8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800a43e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a440:	781b      	ldrb	r3, [r3, #0]
 800a442:	2b09      	cmp	r3, #9
 800a444:	d002      	beq.n	800a44c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a448:	2209      	movs	r2, #9
 800a44a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	781a      	ldrb	r2, [r3, #0]
 800a450:	6a3b      	ldr	r3, [r7, #32]
 800a452:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	785a      	ldrb	r2, [r3, #1]
 800a458:	6a3b      	ldr	r3, [r7, #32]
 800a45a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	3302      	adds	r3, #2
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	461a      	mov	r2, r3
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	3303      	adds	r3, #3
 800a468:	781b      	ldrb	r3, [r3, #0]
 800a46a:	021b      	lsls	r3, r3, #8
 800a46c:	b29b      	uxth	r3, r3
 800a46e:	4313      	orrs	r3, r2
 800a470:	b29b      	uxth	r3, r3
 800a472:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a476:	bf28      	it	cs
 800a478:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800a47c:	b29a      	uxth	r2, r3
 800a47e:	6a3b      	ldr	r3, [r7, #32]
 800a480:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	791a      	ldrb	r2, [r3, #4]
 800a486:	6a3b      	ldr	r3, [r7, #32]
 800a488:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	795a      	ldrb	r2, [r3, #5]
 800a48e:	6a3b      	ldr	r3, [r7, #32]
 800a490:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	799a      	ldrb	r2, [r3, #6]
 800a496:	6a3b      	ldr	r3, [r7, #32]
 800a498:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	79da      	ldrb	r2, [r3, #7]
 800a49e:	6a3b      	ldr	r3, [r7, #32]
 800a4a0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	7a1a      	ldrb	r2, [r3, #8]
 800a4a6:	6a3b      	ldr	r3, [r7, #32]
 800a4a8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a4aa:	88fb      	ldrh	r3, [r7, #6]
 800a4ac:	2b09      	cmp	r3, #9
 800a4ae:	f240 80a1 	bls.w	800a5f4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800a4b2:	2309      	movs	r3, #9
 800a4b4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a4ba:	e085      	b.n	800a5c8 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a4bc:	f107 0316 	add.w	r3, r7, #22
 800a4c0:	4619      	mov	r1, r3
 800a4c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4c4:	f000 f9e6 	bl	800a894 <USBH_GetNextDesc>
 800a4c8:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4cc:	785b      	ldrb	r3, [r3, #1]
 800a4ce:	2b04      	cmp	r3, #4
 800a4d0:	d17a      	bne.n	800a5c8 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a4d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	2b09      	cmp	r3, #9
 800a4d8:	d002      	beq.n	800a4e0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a4da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4dc:	2209      	movs	r2, #9
 800a4de:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a4e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4e4:	221a      	movs	r2, #26
 800a4e6:	fb02 f303 	mul.w	r3, r2, r3
 800a4ea:	3308      	adds	r3, #8
 800a4ec:	6a3a      	ldr	r2, [r7, #32]
 800a4ee:	4413      	add	r3, r2
 800a4f0:	3302      	adds	r3, #2
 800a4f2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a4f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a4f6:	69f8      	ldr	r0, [r7, #28]
 800a4f8:	f000 f882 	bl	800a600 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a502:	2300      	movs	r3, #0
 800a504:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a506:	e043      	b.n	800a590 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a508:	f107 0316 	add.w	r3, r7, #22
 800a50c:	4619      	mov	r1, r3
 800a50e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a510:	f000 f9c0 	bl	800a894 <USBH_GetNextDesc>
 800a514:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a518:	785b      	ldrb	r3, [r3, #1]
 800a51a:	2b05      	cmp	r3, #5
 800a51c:	d138      	bne.n	800a590 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a51e:	69fb      	ldr	r3, [r7, #28]
 800a520:	795b      	ldrb	r3, [r3, #5]
 800a522:	2b01      	cmp	r3, #1
 800a524:	d113      	bne.n	800a54e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a526:	69fb      	ldr	r3, [r7, #28]
 800a528:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a52a:	2b02      	cmp	r3, #2
 800a52c:	d003      	beq.n	800a536 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a52e:	69fb      	ldr	r3, [r7, #28]
 800a530:	799b      	ldrb	r3, [r3, #6]
 800a532:	2b03      	cmp	r3, #3
 800a534:	d10b      	bne.n	800a54e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a536:	69fb      	ldr	r3, [r7, #28]
 800a538:	79db      	ldrb	r3, [r3, #7]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d10b      	bne.n	800a556 <USBH_ParseCfgDesc+0x14e>
 800a53e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	2b09      	cmp	r3, #9
 800a544:	d007      	beq.n	800a556 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a548:	2209      	movs	r2, #9
 800a54a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a54c:	e003      	b.n	800a556 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a54e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a550:	2207      	movs	r2, #7
 800a552:	701a      	strb	r2, [r3, #0]
 800a554:	e000      	b.n	800a558 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a556:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a55c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a560:	3201      	adds	r2, #1
 800a562:	00d2      	lsls	r2, r2, #3
 800a564:	211a      	movs	r1, #26
 800a566:	fb01 f303 	mul.w	r3, r1, r3
 800a56a:	4413      	add	r3, r2
 800a56c:	3308      	adds	r3, #8
 800a56e:	6a3a      	ldr	r2, [r7, #32]
 800a570:	4413      	add	r3, r2
 800a572:	3304      	adds	r3, #4
 800a574:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a576:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a578:	69b9      	ldr	r1, [r7, #24]
 800a57a:	68f8      	ldr	r0, [r7, #12]
 800a57c:	f000 f86f 	bl	800a65e <USBH_ParseEPDesc>
 800a580:	4603      	mov	r3, r0
 800a582:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a586:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a58a:	3301      	adds	r3, #1
 800a58c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a590:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a594:	2b01      	cmp	r3, #1
 800a596:	d80a      	bhi.n	800a5ae <USBH_ParseCfgDesc+0x1a6>
 800a598:	69fb      	ldr	r3, [r7, #28]
 800a59a:	791b      	ldrb	r3, [r3, #4]
 800a59c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d204      	bcs.n	800a5ae <USBH_ParseCfgDesc+0x1a6>
 800a5a4:	6a3b      	ldr	r3, [r7, #32]
 800a5a6:	885a      	ldrh	r2, [r3, #2]
 800a5a8:	8afb      	ldrh	r3, [r7, #22]
 800a5aa:	429a      	cmp	r2, r3
 800a5ac:	d8ac      	bhi.n	800a508 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	791b      	ldrb	r3, [r3, #4]
 800a5b2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	d201      	bcs.n	800a5be <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800a5ba:	2303      	movs	r3, #3
 800a5bc:	e01c      	b.n	800a5f8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800a5be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a5c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5cc:	2b01      	cmp	r3, #1
 800a5ce:	d805      	bhi.n	800a5dc <USBH_ParseCfgDesc+0x1d4>
 800a5d0:	6a3b      	ldr	r3, [r7, #32]
 800a5d2:	885a      	ldrh	r2, [r3, #2]
 800a5d4:	8afb      	ldrh	r3, [r7, #22]
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	f63f af70 	bhi.w	800a4bc <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a5dc:	6a3b      	ldr	r3, [r7, #32]
 800a5de:	791b      	ldrb	r3, [r3, #4]
 800a5e0:	2b02      	cmp	r3, #2
 800a5e2:	bf28      	it	cs
 800a5e4:	2302      	movcs	r3, #2
 800a5e6:	b2db      	uxtb	r3, r3
 800a5e8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d201      	bcs.n	800a5f4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800a5f0:	2303      	movs	r3, #3
 800a5f2:	e001      	b.n	800a5f8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800a5f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3730      	adds	r7, #48	@ 0x30
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}

0800a600 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800a600:	b480      	push	{r7}
 800a602:	b083      	sub	sp, #12
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	781a      	ldrb	r2, [r3, #0]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	785a      	ldrb	r2, [r3, #1]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	789a      	ldrb	r2, [r3, #2]
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	78da      	ldrb	r2, [r3, #3]
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	791a      	ldrb	r2, [r3, #4]
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	795a      	ldrb	r2, [r3, #5]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	799a      	ldrb	r2, [r3, #6]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	79da      	ldrb	r2, [r3, #7]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	7a1a      	ldrb	r2, [r3, #8]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	721a      	strb	r2, [r3, #8]
}
 800a652:	bf00      	nop
 800a654:	370c      	adds	r7, #12
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr

0800a65e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800a65e:	b480      	push	{r7}
 800a660:	b087      	sub	sp, #28
 800a662:	af00      	add	r7, sp, #0
 800a664:	60f8      	str	r0, [r7, #12]
 800a666:	60b9      	str	r1, [r7, #8]
 800a668:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a66a:	2300      	movs	r3, #0
 800a66c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	781a      	ldrb	r2, [r3, #0]
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	785a      	ldrb	r2, [r3, #1]
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	789a      	ldrb	r2, [r3, #2]
 800a682:	68bb      	ldr	r3, [r7, #8]
 800a684:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	78da      	ldrb	r2, [r3, #3]
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	3304      	adds	r3, #4
 800a692:	781b      	ldrb	r3, [r3, #0]
 800a694:	461a      	mov	r2, r3
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	3305      	adds	r3, #5
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	021b      	lsls	r3, r3, #8
 800a69e:	b29b      	uxth	r3, r3
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	b29a      	uxth	r2, r3
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	799a      	ldrb	r2, [r3, #6]
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	889b      	ldrh	r3, [r3, #4]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d009      	beq.n	800a6cc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a6bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6c0:	d804      	bhi.n	800a6cc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a6c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ca:	d901      	bls.n	800a6d0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800a6cc:	2303      	movs	r3, #3
 800a6ce:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d136      	bne.n	800a748 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	78db      	ldrb	r3, [r3, #3]
 800a6de:	f003 0303 	and.w	r3, r3, #3
 800a6e2:	2b02      	cmp	r3, #2
 800a6e4:	d108      	bne.n	800a6f8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	889b      	ldrh	r3, [r3, #4]
 800a6ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ee:	f240 8097 	bls.w	800a820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a6f2:	2303      	movs	r3, #3
 800a6f4:	75fb      	strb	r3, [r7, #23]
 800a6f6:	e093      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	78db      	ldrb	r3, [r3, #3]
 800a6fc:	f003 0303 	and.w	r3, r3, #3
 800a700:	2b00      	cmp	r3, #0
 800a702:	d107      	bne.n	800a714 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	889b      	ldrh	r3, [r3, #4]
 800a708:	2b40      	cmp	r3, #64	@ 0x40
 800a70a:	f240 8089 	bls.w	800a820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a70e:	2303      	movs	r3, #3
 800a710:	75fb      	strb	r3, [r7, #23]
 800a712:	e085      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	78db      	ldrb	r3, [r3, #3]
 800a718:	f003 0303 	and.w	r3, r3, #3
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d005      	beq.n	800a72c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	78db      	ldrb	r3, [r3, #3]
 800a724:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a728:	2b03      	cmp	r3, #3
 800a72a:	d10a      	bne.n	800a742 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	799b      	ldrb	r3, [r3, #6]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d003      	beq.n	800a73c <USBH_ParseEPDesc+0xde>
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	799b      	ldrb	r3, [r3, #6]
 800a738:	2b10      	cmp	r3, #16
 800a73a:	d970      	bls.n	800a81e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800a73c:	2303      	movs	r3, #3
 800a73e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a740:	e06d      	b.n	800a81e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a742:	2303      	movs	r3, #3
 800a744:	75fb      	strb	r3, [r7, #23]
 800a746:	e06b      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a74e:	2b01      	cmp	r3, #1
 800a750:	d13c      	bne.n	800a7cc <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	78db      	ldrb	r3, [r3, #3]
 800a756:	f003 0303 	and.w	r3, r3, #3
 800a75a:	2b02      	cmp	r3, #2
 800a75c:	d005      	beq.n	800a76a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	78db      	ldrb	r3, [r3, #3]
 800a762:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a766:	2b00      	cmp	r3, #0
 800a768:	d106      	bne.n	800a778 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	889b      	ldrh	r3, [r3, #4]
 800a76e:	2b40      	cmp	r3, #64	@ 0x40
 800a770:	d956      	bls.n	800a820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a772:	2303      	movs	r3, #3
 800a774:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a776:	e053      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	78db      	ldrb	r3, [r3, #3]
 800a77c:	f003 0303 	and.w	r3, r3, #3
 800a780:	2b01      	cmp	r3, #1
 800a782:	d10e      	bne.n	800a7a2 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	799b      	ldrb	r3, [r3, #6]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d007      	beq.n	800a79c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a790:	2b10      	cmp	r3, #16
 800a792:	d803      	bhi.n	800a79c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a798:	2b40      	cmp	r3, #64	@ 0x40
 800a79a:	d941      	bls.n	800a820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a79c:	2303      	movs	r3, #3
 800a79e:	75fb      	strb	r3, [r7, #23]
 800a7a0:	e03e      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	78db      	ldrb	r3, [r3, #3]
 800a7a6:	f003 0303 	and.w	r3, r3, #3
 800a7aa:	2b03      	cmp	r3, #3
 800a7ac:	d10b      	bne.n	800a7c6 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	799b      	ldrb	r3, [r3, #6]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d004      	beq.n	800a7c0 <USBH_ParseEPDesc+0x162>
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	889b      	ldrh	r3, [r3, #4]
 800a7ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7be:	d32f      	bcc.n	800a820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a7c0:	2303      	movs	r3, #3
 800a7c2:	75fb      	strb	r3, [r7, #23]
 800a7c4:	e02c      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a7c6:	2303      	movs	r3, #3
 800a7c8:	75fb      	strb	r3, [r7, #23]
 800a7ca:	e029      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d120      	bne.n	800a818 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a7d6:	68bb      	ldr	r3, [r7, #8]
 800a7d8:	78db      	ldrb	r3, [r3, #3]
 800a7da:	f003 0303 	and.w	r3, r3, #3
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d106      	bne.n	800a7f0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	889b      	ldrh	r3, [r3, #4]
 800a7e6:	2b08      	cmp	r3, #8
 800a7e8:	d01a      	beq.n	800a820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a7ea:	2303      	movs	r3, #3
 800a7ec:	75fb      	strb	r3, [r7, #23]
 800a7ee:	e017      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	78db      	ldrb	r3, [r3, #3]
 800a7f4:	f003 0303 	and.w	r3, r3, #3
 800a7f8:	2b03      	cmp	r3, #3
 800a7fa:	d10a      	bne.n	800a812 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	799b      	ldrb	r3, [r3, #6]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d003      	beq.n	800a80c <USBH_ParseEPDesc+0x1ae>
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	889b      	ldrh	r3, [r3, #4]
 800a808:	2b08      	cmp	r3, #8
 800a80a:	d909      	bls.n	800a820 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a80c:	2303      	movs	r3, #3
 800a80e:	75fb      	strb	r3, [r7, #23]
 800a810:	e006      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a812:	2303      	movs	r3, #3
 800a814:	75fb      	strb	r3, [r7, #23]
 800a816:	e003      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a818:	2303      	movs	r3, #3
 800a81a:	75fb      	strb	r3, [r7, #23]
 800a81c:	e000      	b.n	800a820 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a81e:	bf00      	nop
  }

  return status;
 800a820:	7dfb      	ldrb	r3, [r7, #23]
}
 800a822:	4618      	mov	r0, r3
 800a824:	371c      	adds	r7, #28
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr

0800a82e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a82e:	b480      	push	{r7}
 800a830:	b087      	sub	sp, #28
 800a832:	af00      	add	r7, sp, #0
 800a834:	60f8      	str	r0, [r7, #12]
 800a836:	60b9      	str	r1, [r7, #8]
 800a838:	4613      	mov	r3, r2
 800a83a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	3301      	adds	r3, #1
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	2b03      	cmp	r3, #3
 800a844:	d120      	bne.n	800a888 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	1e9a      	subs	r2, r3, #2
 800a84c:	88fb      	ldrh	r3, [r7, #6]
 800a84e:	4293      	cmp	r3, r2
 800a850:	bf28      	it	cs
 800a852:	4613      	movcs	r3, r2
 800a854:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	3302      	adds	r3, #2
 800a85a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a85c:	2300      	movs	r3, #0
 800a85e:	82fb      	strh	r3, [r7, #22]
 800a860:	e00b      	b.n	800a87a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a862:	8afb      	ldrh	r3, [r7, #22]
 800a864:	68fa      	ldr	r2, [r7, #12]
 800a866:	4413      	add	r3, r2
 800a868:	781a      	ldrb	r2, [r3, #0]
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	3301      	adds	r3, #1
 800a872:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a874:	8afb      	ldrh	r3, [r7, #22]
 800a876:	3302      	adds	r3, #2
 800a878:	82fb      	strh	r3, [r7, #22]
 800a87a:	8afa      	ldrh	r2, [r7, #22]
 800a87c:	8abb      	ldrh	r3, [r7, #20]
 800a87e:	429a      	cmp	r2, r3
 800a880:	d3ef      	bcc.n	800a862 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	2200      	movs	r2, #0
 800a886:	701a      	strb	r2, [r3, #0]
  }
}
 800a888:	bf00      	nop
 800a88a:	371c      	adds	r7, #28
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a894:	b480      	push	{r7}
 800a896:	b085      	sub	sp, #20
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	881b      	ldrh	r3, [r3, #0]
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	7812      	ldrb	r2, [r2, #0]
 800a8a6:	4413      	add	r3, r2
 800a8a8:	b29a      	uxth	r2, r3
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	781b      	ldrb	r3, [r3, #0]
 800a8b2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a8ba:	68fb      	ldr	r3, [r7, #12]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3714      	adds	r7, #20
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b086      	sub	sp, #24
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	60f8      	str	r0, [r7, #12]
 800a8d0:	60b9      	str	r1, [r7, #8]
 800a8d2:	4613      	mov	r3, r2
 800a8d4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	789b      	ldrb	r3, [r3, #2]
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d002      	beq.n	800a8e8 <USBH_CtlReq+0x20>
 800a8e2:	2b02      	cmp	r3, #2
 800a8e4:	d00f      	beq.n	800a906 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a8e6:	e027      	b.n	800a938 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	68ba      	ldr	r2, [r7, #8]
 800a8ec:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	88fa      	ldrh	r2, [r7, #6]
 800a8f2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	2201      	movs	r2, #1
 800a8f8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2202      	movs	r2, #2
 800a8fe:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a900:	2301      	movs	r3, #1
 800a902:	75fb      	strb	r3, [r7, #23]
      break;
 800a904:	e018      	b.n	800a938 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a906:	68f8      	ldr	r0, [r7, #12]
 800a908:	f000 f81c 	bl	800a944 <USBH_HandleControl>
 800a90c:	4603      	mov	r3, r0
 800a90e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a910:	7dfb      	ldrb	r3, [r7, #23]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d002      	beq.n	800a91c <USBH_CtlReq+0x54>
 800a916:	7dfb      	ldrb	r3, [r7, #23]
 800a918:	2b03      	cmp	r3, #3
 800a91a:	d106      	bne.n	800a92a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	2201      	movs	r2, #1
 800a920:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2200      	movs	r2, #0
 800a926:	761a      	strb	r2, [r3, #24]
      break;
 800a928:	e005      	b.n	800a936 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a92a:	7dfb      	ldrb	r3, [r7, #23]
 800a92c:	2b02      	cmp	r3, #2
 800a92e:	d102      	bne.n	800a936 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	2201      	movs	r2, #1
 800a934:	709a      	strb	r2, [r3, #2]
      break;
 800a936:	bf00      	nop
  }
  return status;
 800a938:	7dfb      	ldrb	r3, [r7, #23]
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3718      	adds	r7, #24
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
	...

0800a944 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b086      	sub	sp, #24
 800a948:	af02      	add	r7, sp, #8
 800a94a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a94c:	2301      	movs	r3, #1
 800a94e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a950:	2300      	movs	r3, #0
 800a952:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	7e1b      	ldrb	r3, [r3, #24]
 800a958:	3b01      	subs	r3, #1
 800a95a:	2b0a      	cmp	r3, #10
 800a95c:	f200 8157 	bhi.w	800ac0e <USBH_HandleControl+0x2ca>
 800a960:	a201      	add	r2, pc, #4	@ (adr r2, 800a968 <USBH_HandleControl+0x24>)
 800a962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a966:	bf00      	nop
 800a968:	0800a995 	.word	0x0800a995
 800a96c:	0800a9af 	.word	0x0800a9af
 800a970:	0800aa19 	.word	0x0800aa19
 800a974:	0800aa3f 	.word	0x0800aa3f
 800a978:	0800aa79 	.word	0x0800aa79
 800a97c:	0800aaa3 	.word	0x0800aaa3
 800a980:	0800aaf5 	.word	0x0800aaf5
 800a984:	0800ab17 	.word	0x0800ab17
 800a988:	0800ab53 	.word	0x0800ab53
 800a98c:	0800ab79 	.word	0x0800ab79
 800a990:	0800abb7 	.word	0x0800abb7
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f103 0110 	add.w	r1, r3, #16
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	795b      	ldrb	r3, [r3, #5]
 800a99e:	461a      	mov	r2, r3
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f000 f945 	bl	800ac30 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2202      	movs	r2, #2
 800a9aa:	761a      	strb	r2, [r3, #24]
      break;
 800a9ac:	e13a      	b.n	800ac24 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	795b      	ldrb	r3, [r3, #5]
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 fcc7 	bl	800b348 <USBH_LL_GetURBState>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a9be:	7bbb      	ldrb	r3, [r7, #14]
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	d11e      	bne.n	800aa02 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	7c1b      	ldrb	r3, [r3, #16]
 800a9c8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a9cc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	8adb      	ldrh	r3, [r3, #22]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d00a      	beq.n	800a9ec <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a9d6:	7b7b      	ldrb	r3, [r7, #13]
 800a9d8:	2b80      	cmp	r3, #128	@ 0x80
 800a9da:	d103      	bne.n	800a9e4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2203      	movs	r2, #3
 800a9e0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a9e2:	e116      	b.n	800ac12 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2205      	movs	r2, #5
 800a9e8:	761a      	strb	r2, [r3, #24]
      break;
 800a9ea:	e112      	b.n	800ac12 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a9ec:	7b7b      	ldrb	r3, [r7, #13]
 800a9ee:	2b80      	cmp	r3, #128	@ 0x80
 800a9f0:	d103      	bne.n	800a9fa <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2209      	movs	r2, #9
 800a9f6:	761a      	strb	r2, [r3, #24]
      break;
 800a9f8:	e10b      	b.n	800ac12 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2207      	movs	r2, #7
 800a9fe:	761a      	strb	r2, [r3, #24]
      break;
 800aa00:	e107      	b.n	800ac12 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800aa02:	7bbb      	ldrb	r3, [r7, #14]
 800aa04:	2b04      	cmp	r3, #4
 800aa06:	d003      	beq.n	800aa10 <USBH_HandleControl+0xcc>
 800aa08:	7bbb      	ldrb	r3, [r7, #14]
 800aa0a:	2b02      	cmp	r3, #2
 800aa0c:	f040 8101 	bne.w	800ac12 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	220b      	movs	r2, #11
 800aa14:	761a      	strb	r2, [r3, #24]
      break;
 800aa16:	e0fc      	b.n	800ac12 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aa1e:	b29a      	uxth	r2, r3
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6899      	ldr	r1, [r3, #8]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	899a      	ldrh	r2, [r3, #12]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	791b      	ldrb	r3, [r3, #4]
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 f93c 	bl	800acae <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2204      	movs	r2, #4
 800aa3a:	761a      	strb	r2, [r3, #24]
      break;
 800aa3c:	e0f2      	b.n	800ac24 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	791b      	ldrb	r3, [r3, #4]
 800aa42:	4619      	mov	r1, r3
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f000 fc7f 	bl	800b348 <USBH_LL_GetURBState>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800aa4e:	7bbb      	ldrb	r3, [r7, #14]
 800aa50:	2b01      	cmp	r3, #1
 800aa52:	d103      	bne.n	800aa5c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2209      	movs	r2, #9
 800aa58:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800aa5a:	e0dc      	b.n	800ac16 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800aa5c:	7bbb      	ldrb	r3, [r7, #14]
 800aa5e:	2b05      	cmp	r3, #5
 800aa60:	d102      	bne.n	800aa68 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800aa62:	2303      	movs	r3, #3
 800aa64:	73fb      	strb	r3, [r7, #15]
      break;
 800aa66:	e0d6      	b.n	800ac16 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800aa68:	7bbb      	ldrb	r3, [r7, #14]
 800aa6a:	2b04      	cmp	r3, #4
 800aa6c:	f040 80d3 	bne.w	800ac16 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	220b      	movs	r2, #11
 800aa74:	761a      	strb	r2, [r3, #24]
      break;
 800aa76:	e0ce      	b.n	800ac16 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6899      	ldr	r1, [r3, #8]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	899a      	ldrh	r2, [r3, #12]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	795b      	ldrb	r3, [r3, #5]
 800aa84:	2001      	movs	r0, #1
 800aa86:	9000      	str	r0, [sp, #0]
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f000 f8eb 	bl	800ac64 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aa94:	b29a      	uxth	r2, r3
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2206      	movs	r2, #6
 800aa9e:	761a      	strb	r2, [r3, #24]
      break;
 800aaa0:	e0c0      	b.n	800ac24 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	795b      	ldrb	r3, [r3, #5]
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f000 fc4d 	bl	800b348 <USBH_LL_GetURBState>
 800aaae:	4603      	mov	r3, r0
 800aab0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800aab2:	7bbb      	ldrb	r3, [r7, #14]
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d103      	bne.n	800aac0 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2207      	movs	r2, #7
 800aabc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800aabe:	e0ac      	b.n	800ac1a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800aac0:	7bbb      	ldrb	r3, [r7, #14]
 800aac2:	2b05      	cmp	r3, #5
 800aac4:	d105      	bne.n	800aad2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	220c      	movs	r2, #12
 800aaca:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800aacc:	2303      	movs	r3, #3
 800aace:	73fb      	strb	r3, [r7, #15]
      break;
 800aad0:	e0a3      	b.n	800ac1a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800aad2:	7bbb      	ldrb	r3, [r7, #14]
 800aad4:	2b02      	cmp	r3, #2
 800aad6:	d103      	bne.n	800aae0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2205      	movs	r2, #5
 800aadc:	761a      	strb	r2, [r3, #24]
      break;
 800aade:	e09c      	b.n	800ac1a <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800aae0:	7bbb      	ldrb	r3, [r7, #14]
 800aae2:	2b04      	cmp	r3, #4
 800aae4:	f040 8099 	bne.w	800ac1a <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	220b      	movs	r2, #11
 800aaec:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800aaee:	2302      	movs	r3, #2
 800aaf0:	73fb      	strb	r3, [r7, #15]
      break;
 800aaf2:	e092      	b.n	800ac1a <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	791b      	ldrb	r3, [r3, #4]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	2100      	movs	r1, #0
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 f8d6 	bl	800acae <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ab08:	b29a      	uxth	r2, r3
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2208      	movs	r2, #8
 800ab12:	761a      	strb	r2, [r3, #24]

      break;
 800ab14:	e086      	b.n	800ac24 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	791b      	ldrb	r3, [r3, #4]
 800ab1a:	4619      	mov	r1, r3
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f000 fc13 	bl	800b348 <USBH_LL_GetURBState>
 800ab22:	4603      	mov	r3, r0
 800ab24:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ab26:	7bbb      	ldrb	r3, [r7, #14]
 800ab28:	2b01      	cmp	r3, #1
 800ab2a:	d105      	bne.n	800ab38 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	220d      	movs	r2, #13
 800ab30:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ab32:	2300      	movs	r3, #0
 800ab34:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800ab36:	e072      	b.n	800ac1e <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800ab38:	7bbb      	ldrb	r3, [r7, #14]
 800ab3a:	2b04      	cmp	r3, #4
 800ab3c:	d103      	bne.n	800ab46 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	220b      	movs	r2, #11
 800ab42:	761a      	strb	r2, [r3, #24]
      break;
 800ab44:	e06b      	b.n	800ac1e <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800ab46:	7bbb      	ldrb	r3, [r7, #14]
 800ab48:	2b05      	cmp	r3, #5
 800ab4a:	d168      	bne.n	800ac1e <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800ab4c:	2303      	movs	r3, #3
 800ab4e:	73fb      	strb	r3, [r7, #15]
      break;
 800ab50:	e065      	b.n	800ac1e <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	795b      	ldrb	r3, [r3, #5]
 800ab56:	2201      	movs	r2, #1
 800ab58:	9200      	str	r2, [sp, #0]
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	2100      	movs	r1, #0
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f000 f880 	bl	800ac64 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ab6a:	b29a      	uxth	r2, r3
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	220a      	movs	r2, #10
 800ab74:	761a      	strb	r2, [r3, #24]
      break;
 800ab76:	e055      	b.n	800ac24 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	795b      	ldrb	r3, [r3, #5]
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	6878      	ldr	r0, [r7, #4]
 800ab80:	f000 fbe2 	bl	800b348 <USBH_LL_GetURBState>
 800ab84:	4603      	mov	r3, r0
 800ab86:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ab88:	7bbb      	ldrb	r3, [r7, #14]
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d105      	bne.n	800ab9a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	220d      	movs	r2, #13
 800ab96:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800ab98:	e043      	b.n	800ac22 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ab9a:	7bbb      	ldrb	r3, [r7, #14]
 800ab9c:	2b02      	cmp	r3, #2
 800ab9e:	d103      	bne.n	800aba8 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2209      	movs	r2, #9
 800aba4:	761a      	strb	r2, [r3, #24]
      break;
 800aba6:	e03c      	b.n	800ac22 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800aba8:	7bbb      	ldrb	r3, [r7, #14]
 800abaa:	2b04      	cmp	r3, #4
 800abac:	d139      	bne.n	800ac22 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	220b      	movs	r2, #11
 800abb2:	761a      	strb	r2, [r3, #24]
      break;
 800abb4:	e035      	b.n	800ac22 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	7e5b      	ldrb	r3, [r3, #25]
 800abba:	3301      	adds	r3, #1
 800abbc:	b2da      	uxtb	r2, r3
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	765a      	strb	r2, [r3, #25]
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	7e5b      	ldrb	r3, [r3, #25]
 800abc6:	2b02      	cmp	r3, #2
 800abc8:	d806      	bhi.n	800abd8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2201      	movs	r2, #1
 800abce:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2201      	movs	r2, #1
 800abd4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800abd6:	e025      	b.n	800ac24 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800abde:	2106      	movs	r1, #6
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2200      	movs	r2, #0
 800abe8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	795b      	ldrb	r3, [r3, #5]
 800abee:	4619      	mov	r1, r3
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f000 f90d 	bl	800ae10 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	791b      	ldrb	r3, [r3, #4]
 800abfa:	4619      	mov	r1, r3
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f000 f907 	bl	800ae10 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2200      	movs	r2, #0
 800ac06:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ac08:	2302      	movs	r3, #2
 800ac0a:	73fb      	strb	r3, [r7, #15]
      break;
 800ac0c:	e00a      	b.n	800ac24 <USBH_HandleControl+0x2e0>

    default:
      break;
 800ac0e:	bf00      	nop
 800ac10:	e008      	b.n	800ac24 <USBH_HandleControl+0x2e0>
      break;
 800ac12:	bf00      	nop
 800ac14:	e006      	b.n	800ac24 <USBH_HandleControl+0x2e0>
      break;
 800ac16:	bf00      	nop
 800ac18:	e004      	b.n	800ac24 <USBH_HandleControl+0x2e0>
      break;
 800ac1a:	bf00      	nop
 800ac1c:	e002      	b.n	800ac24 <USBH_HandleControl+0x2e0>
      break;
 800ac1e:	bf00      	nop
 800ac20:	e000      	b.n	800ac24 <USBH_HandleControl+0x2e0>
      break;
 800ac22:	bf00      	nop
  }

  return status;
 800ac24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop

0800ac30 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b088      	sub	sp, #32
 800ac34:	af04      	add	r7, sp, #16
 800ac36:	60f8      	str	r0, [r7, #12]
 800ac38:	60b9      	str	r1, [r7, #8]
 800ac3a:	4613      	mov	r3, r2
 800ac3c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ac3e:	79f9      	ldrb	r1, [r7, #7]
 800ac40:	2300      	movs	r3, #0
 800ac42:	9303      	str	r3, [sp, #12]
 800ac44:	2308      	movs	r3, #8
 800ac46:	9302      	str	r3, [sp, #8]
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	9301      	str	r3, [sp, #4]
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	9300      	str	r3, [sp, #0]
 800ac50:	2300      	movs	r3, #0
 800ac52:	2200      	movs	r2, #0
 800ac54:	68f8      	ldr	r0, [r7, #12]
 800ac56:	f000 fb46 	bl	800b2e6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800ac5a:	2300      	movs	r3, #0
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3710      	adds	r7, #16
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}

0800ac64 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b088      	sub	sp, #32
 800ac68:	af04      	add	r7, sp, #16
 800ac6a:	60f8      	str	r0, [r7, #12]
 800ac6c:	60b9      	str	r1, [r7, #8]
 800ac6e:	4611      	mov	r1, r2
 800ac70:	461a      	mov	r2, r3
 800ac72:	460b      	mov	r3, r1
 800ac74:	80fb      	strh	r3, [r7, #6]
 800ac76:	4613      	mov	r3, r2
 800ac78:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d001      	beq.n	800ac88 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800ac84:	2300      	movs	r3, #0
 800ac86:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ac88:	7979      	ldrb	r1, [r7, #5]
 800ac8a:	7e3b      	ldrb	r3, [r7, #24]
 800ac8c:	9303      	str	r3, [sp, #12]
 800ac8e:	88fb      	ldrh	r3, [r7, #6]
 800ac90:	9302      	str	r3, [sp, #8]
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	9301      	str	r3, [sp, #4]
 800ac96:	2301      	movs	r3, #1
 800ac98:	9300      	str	r3, [sp, #0]
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	68f8      	ldr	r0, [r7, #12]
 800aca0:	f000 fb21 	bl	800b2e6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800aca4:	2300      	movs	r3, #0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3710      	adds	r7, #16
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b088      	sub	sp, #32
 800acb2:	af04      	add	r7, sp, #16
 800acb4:	60f8      	str	r0, [r7, #12]
 800acb6:	60b9      	str	r1, [r7, #8]
 800acb8:	4611      	mov	r1, r2
 800acba:	461a      	mov	r2, r3
 800acbc:	460b      	mov	r3, r1
 800acbe:	80fb      	strh	r3, [r7, #6]
 800acc0:	4613      	mov	r3, r2
 800acc2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800acc4:	7979      	ldrb	r1, [r7, #5]
 800acc6:	2300      	movs	r3, #0
 800acc8:	9303      	str	r3, [sp, #12]
 800acca:	88fb      	ldrh	r3, [r7, #6]
 800accc:	9302      	str	r3, [sp, #8]
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	9301      	str	r3, [sp, #4]
 800acd2:	2301      	movs	r3, #1
 800acd4:	9300      	str	r3, [sp, #0]
 800acd6:	2300      	movs	r3, #0
 800acd8:	2201      	movs	r2, #1
 800acda:	68f8      	ldr	r0, [r7, #12]
 800acdc:	f000 fb03 	bl	800b2e6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ace0:	2300      	movs	r3, #0

}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3710      	adds	r7, #16
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}

0800acea <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800acea:	b580      	push	{r7, lr}
 800acec:	b088      	sub	sp, #32
 800acee:	af04      	add	r7, sp, #16
 800acf0:	60f8      	str	r0, [r7, #12]
 800acf2:	60b9      	str	r1, [r7, #8]
 800acf4:	4611      	mov	r1, r2
 800acf6:	461a      	mov	r2, r3
 800acf8:	460b      	mov	r3, r1
 800acfa:	80fb      	strh	r3, [r7, #6]
 800acfc:	4613      	mov	r3, r2
 800acfe:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d001      	beq.n	800ad0e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ad0e:	7979      	ldrb	r1, [r7, #5]
 800ad10:	7e3b      	ldrb	r3, [r7, #24]
 800ad12:	9303      	str	r3, [sp, #12]
 800ad14:	88fb      	ldrh	r3, [r7, #6]
 800ad16:	9302      	str	r3, [sp, #8]
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	9301      	str	r3, [sp, #4]
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	9300      	str	r3, [sp, #0]
 800ad20:	2302      	movs	r3, #2
 800ad22:	2200      	movs	r2, #0
 800ad24:	68f8      	ldr	r0, [r7, #12]
 800ad26:	f000 fade 	bl	800b2e6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ad2a:	2300      	movs	r3, #0
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3710      	adds	r7, #16
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b088      	sub	sp, #32
 800ad38:	af04      	add	r7, sp, #16
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	4611      	mov	r1, r2
 800ad40:	461a      	mov	r2, r3
 800ad42:	460b      	mov	r3, r1
 800ad44:	80fb      	strh	r3, [r7, #6]
 800ad46:	4613      	mov	r3, r2
 800ad48:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ad4a:	7979      	ldrb	r1, [r7, #5]
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	9303      	str	r3, [sp, #12]
 800ad50:	88fb      	ldrh	r3, [r7, #6]
 800ad52:	9302      	str	r3, [sp, #8]
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	9301      	str	r3, [sp, #4]
 800ad58:	2301      	movs	r3, #1
 800ad5a:	9300      	str	r3, [sp, #0]
 800ad5c:	2302      	movs	r3, #2
 800ad5e:	2201      	movs	r2, #1
 800ad60:	68f8      	ldr	r0, [r7, #12]
 800ad62:	f000 fac0 	bl	800b2e6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ad66:	2300      	movs	r3, #0
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	3710      	adds	r7, #16
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b086      	sub	sp, #24
 800ad74:	af04      	add	r7, sp, #16
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	4608      	mov	r0, r1
 800ad7a:	4611      	mov	r1, r2
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	4603      	mov	r3, r0
 800ad80:	70fb      	strb	r3, [r7, #3]
 800ad82:	460b      	mov	r3, r1
 800ad84:	70bb      	strb	r3, [r7, #2]
 800ad86:	4613      	mov	r3, r2
 800ad88:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ad8a:	7878      	ldrb	r0, [r7, #1]
 800ad8c:	78ba      	ldrb	r2, [r7, #2]
 800ad8e:	78f9      	ldrb	r1, [r7, #3]
 800ad90:	8b3b      	ldrh	r3, [r7, #24]
 800ad92:	9302      	str	r3, [sp, #8]
 800ad94:	7d3b      	ldrb	r3, [r7, #20]
 800ad96:	9301      	str	r3, [sp, #4]
 800ad98:	7c3b      	ldrb	r3, [r7, #16]
 800ad9a:	9300      	str	r3, [sp, #0]
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 fa53 	bl	800b24a <USBH_LL_OpenPipe>

  return USBH_OK;
 800ada4:	2300      	movs	r3, #0
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3708      	adds	r7, #8
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}

0800adae <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800adae:	b580      	push	{r7, lr}
 800adb0:	b082      	sub	sp, #8
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	6078      	str	r0, [r7, #4]
 800adb6:	460b      	mov	r3, r1
 800adb8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800adba:	78fb      	ldrb	r3, [r7, #3]
 800adbc:	4619      	mov	r1, r3
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 fa72 	bl	800b2a8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800adc4:	2300      	movs	r3, #0
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3708      	adds	r7, #8
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}

0800adce <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800adce:	b580      	push	{r7, lr}
 800add0:	b084      	sub	sp, #16
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
 800add6:	460b      	mov	r3, r1
 800add8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 f836 	bl	800ae4c <USBH_GetFreePipe>
 800ade0:	4603      	mov	r3, r0
 800ade2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ade4:	89fb      	ldrh	r3, [r7, #14]
 800ade6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800adea:	4293      	cmp	r3, r2
 800adec:	d00a      	beq.n	800ae04 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800adee:	78fa      	ldrb	r2, [r7, #3]
 800adf0:	89fb      	ldrh	r3, [r7, #14]
 800adf2:	f003 030f 	and.w	r3, r3, #15
 800adf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800adfa:	6879      	ldr	r1, [r7, #4]
 800adfc:	33e0      	adds	r3, #224	@ 0xe0
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	440b      	add	r3, r1
 800ae02:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ae04:	89fb      	ldrh	r3, [r7, #14]
 800ae06:	b2db      	uxtb	r3, r3
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3710      	adds	r7, #16
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b083      	sub	sp, #12
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	460b      	mov	r3, r1
 800ae1a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800ae1c:	78fb      	ldrb	r3, [r7, #3]
 800ae1e:	2b0f      	cmp	r3, #15
 800ae20:	d80d      	bhi.n	800ae3e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800ae22:	78fb      	ldrb	r3, [r7, #3]
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	33e0      	adds	r3, #224	@ 0xe0
 800ae28:	009b      	lsls	r3, r3, #2
 800ae2a:	4413      	add	r3, r2
 800ae2c:	685a      	ldr	r2, [r3, #4]
 800ae2e:	78fb      	ldrb	r3, [r7, #3]
 800ae30:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ae34:	6879      	ldr	r1, [r7, #4]
 800ae36:	33e0      	adds	r3, #224	@ 0xe0
 800ae38:	009b      	lsls	r3, r3, #2
 800ae3a:	440b      	add	r3, r1
 800ae3c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ae3e:	2300      	movs	r3, #0
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	370c      	adds	r7, #12
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr

0800ae4c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b085      	sub	sp, #20
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ae54:	2300      	movs	r3, #0
 800ae56:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ae58:	2300      	movs	r3, #0
 800ae5a:	73fb      	strb	r3, [r7, #15]
 800ae5c:	e00f      	b.n	800ae7e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ae5e:	7bfb      	ldrb	r3, [r7, #15]
 800ae60:	687a      	ldr	r2, [r7, #4]
 800ae62:	33e0      	adds	r3, #224	@ 0xe0
 800ae64:	009b      	lsls	r3, r3, #2
 800ae66:	4413      	add	r3, r2
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d102      	bne.n	800ae78 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ae72:	7bfb      	ldrb	r3, [r7, #15]
 800ae74:	b29b      	uxth	r3, r3
 800ae76:	e007      	b.n	800ae88 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ae78:	7bfb      	ldrb	r3, [r7, #15]
 800ae7a:	3301      	adds	r3, #1
 800ae7c:	73fb      	strb	r3, [r7, #15]
 800ae7e:	7bfb      	ldrb	r3, [r7, #15]
 800ae80:	2b0f      	cmp	r3, #15
 800ae82:	d9ec      	bls.n	800ae5e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ae84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	3714      	adds	r7, #20
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr

0800ae94 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ae98:	2201      	movs	r2, #1
 800ae9a:	490e      	ldr	r1, [pc, #56]	@ (800aed4 <MX_USB_HOST_Init+0x40>)
 800ae9c:	480e      	ldr	r0, [pc, #56]	@ (800aed8 <MX_USB_HOST_Init+0x44>)
 800ae9e:	f7fe fb0f 	bl	80094c0 <USBH_Init>
 800aea2:	4603      	mov	r3, r0
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d001      	beq.n	800aeac <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800aea8:	f7f6 fca4 	bl	80017f4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800aeac:	490b      	ldr	r1, [pc, #44]	@ (800aedc <MX_USB_HOST_Init+0x48>)
 800aeae:	480a      	ldr	r0, [pc, #40]	@ (800aed8 <MX_USB_HOST_Init+0x44>)
 800aeb0:	f7fe fbb1 	bl	8009616 <USBH_RegisterClass>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d001      	beq.n	800aebe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800aeba:	f7f6 fc9b 	bl	80017f4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800aebe:	4806      	ldr	r0, [pc, #24]	@ (800aed8 <MX_USB_HOST_Init+0x44>)
 800aec0:	f7fe fc35 	bl	800972e <USBH_Start>
 800aec4:	4603      	mov	r3, r0
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d001      	beq.n	800aece <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800aeca:	f7f6 fc93 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800aece:	bf00      	nop
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop
 800aed4:	0800aef5 	.word	0x0800aef5
 800aed8:	200004c8 	.word	0x200004c8
 800aedc:	20000020 	.word	0x20000020

0800aee0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800aee4:	4802      	ldr	r0, [pc, #8]	@ (800aef0 <MX_USB_HOST_Process+0x10>)
 800aee6:	f7fe fc33 	bl	8009750 <USBH_Process>
}
 800aeea:	bf00      	nop
 800aeec:	bd80      	pop	{r7, pc}
 800aeee:	bf00      	nop
 800aef0:	200004c8 	.word	0x200004c8

0800aef4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800aef4:	b480      	push	{r7}
 800aef6:	b083      	sub	sp, #12
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
 800aefc:	460b      	mov	r3, r1
 800aefe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800af00:	78fb      	ldrb	r3, [r7, #3]
 800af02:	3b01      	subs	r3, #1
 800af04:	2b04      	cmp	r3, #4
 800af06:	d819      	bhi.n	800af3c <USBH_UserProcess+0x48>
 800af08:	a201      	add	r2, pc, #4	@ (adr r2, 800af10 <USBH_UserProcess+0x1c>)
 800af0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af0e:	bf00      	nop
 800af10:	0800af3d 	.word	0x0800af3d
 800af14:	0800af2d 	.word	0x0800af2d
 800af18:	0800af3d 	.word	0x0800af3d
 800af1c:	0800af35 	.word	0x0800af35
 800af20:	0800af25 	.word	0x0800af25
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800af24:	4b09      	ldr	r3, [pc, #36]	@ (800af4c <USBH_UserProcess+0x58>)
 800af26:	2203      	movs	r2, #3
 800af28:	701a      	strb	r2, [r3, #0]
  break;
 800af2a:	e008      	b.n	800af3e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800af2c:	4b07      	ldr	r3, [pc, #28]	@ (800af4c <USBH_UserProcess+0x58>)
 800af2e:	2202      	movs	r2, #2
 800af30:	701a      	strb	r2, [r3, #0]
  break;
 800af32:	e004      	b.n	800af3e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800af34:	4b05      	ldr	r3, [pc, #20]	@ (800af4c <USBH_UserProcess+0x58>)
 800af36:	2201      	movs	r2, #1
 800af38:	701a      	strb	r2, [r3, #0]
  break;
 800af3a:	e000      	b.n	800af3e <USBH_UserProcess+0x4a>

  default:
  break;
 800af3c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800af3e:	bf00      	nop
 800af40:	370c      	adds	r7, #12
 800af42:	46bd      	mov	sp, r7
 800af44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af48:	4770      	bx	lr
 800af4a:	bf00      	nop
 800af4c:	200008a0 	.word	0x200008a0

0800af50 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b08a      	sub	sp, #40	@ 0x28
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800af58:	f107 0314 	add.w	r3, r7, #20
 800af5c:	2200      	movs	r2, #0
 800af5e:	601a      	str	r2, [r3, #0]
 800af60:	605a      	str	r2, [r3, #4]
 800af62:	609a      	str	r2, [r3, #8]
 800af64:	60da      	str	r2, [r3, #12]
 800af66:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af70:	d147      	bne.n	800b002 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af72:	2300      	movs	r3, #0
 800af74:	613b      	str	r3, [r7, #16]
 800af76:	4b25      	ldr	r3, [pc, #148]	@ (800b00c <HAL_HCD_MspInit+0xbc>)
 800af78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af7a:	4a24      	ldr	r2, [pc, #144]	@ (800b00c <HAL_HCD_MspInit+0xbc>)
 800af7c:	f043 0301 	orr.w	r3, r3, #1
 800af80:	6313      	str	r3, [r2, #48]	@ 0x30
 800af82:	4b22      	ldr	r3, [pc, #136]	@ (800b00c <HAL_HCD_MspInit+0xbc>)
 800af84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af86:	f003 0301 	and.w	r3, r3, #1
 800af8a:	613b      	str	r3, [r7, #16]
 800af8c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800af8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800af92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800af94:	2300      	movs	r3, #0
 800af96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af98:	2300      	movs	r3, #0
 800af9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800af9c:	f107 0314 	add.w	r3, r7, #20
 800afa0:	4619      	mov	r1, r3
 800afa2:	481b      	ldr	r0, [pc, #108]	@ (800b010 <HAL_HCD_MspInit+0xc0>)
 800afa4:	f7f8 f906 	bl	80031b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800afa8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800afac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800afae:	2302      	movs	r3, #2
 800afb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afb2:	2300      	movs	r3, #0
 800afb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800afb6:	2300      	movs	r3, #0
 800afb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800afba:	230a      	movs	r3, #10
 800afbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800afbe:	f107 0314 	add.w	r3, r7, #20
 800afc2:	4619      	mov	r1, r3
 800afc4:	4812      	ldr	r0, [pc, #72]	@ (800b010 <HAL_HCD_MspInit+0xc0>)
 800afc6:	f7f8 f8f5 	bl	80031b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800afca:	4b10      	ldr	r3, [pc, #64]	@ (800b00c <HAL_HCD_MspInit+0xbc>)
 800afcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afce:	4a0f      	ldr	r2, [pc, #60]	@ (800b00c <HAL_HCD_MspInit+0xbc>)
 800afd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afd4:	6353      	str	r3, [r2, #52]	@ 0x34
 800afd6:	2300      	movs	r3, #0
 800afd8:	60fb      	str	r3, [r7, #12]
 800afda:	4b0c      	ldr	r3, [pc, #48]	@ (800b00c <HAL_HCD_MspInit+0xbc>)
 800afdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afde:	4a0b      	ldr	r2, [pc, #44]	@ (800b00c <HAL_HCD_MspInit+0xbc>)
 800afe0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800afe4:	6453      	str	r3, [r2, #68]	@ 0x44
 800afe6:	4b09      	ldr	r3, [pc, #36]	@ (800b00c <HAL_HCD_MspInit+0xbc>)
 800afe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800afee:	60fb      	str	r3, [r7, #12]
 800aff0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aff2:	2200      	movs	r2, #0
 800aff4:	2100      	movs	r1, #0
 800aff6:	2043      	movs	r0, #67	@ 0x43
 800aff8:	f7f7 fd27 	bl	8002a4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800affc:	2043      	movs	r0, #67	@ 0x43
 800affe:	f7f7 fd40 	bl	8002a82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b002:	bf00      	nop
 800b004:	3728      	adds	r7, #40	@ 0x28
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
 800b00a:	bf00      	nop
 800b00c:	40023800 	.word	0x40023800
 800b010:	40020000 	.word	0x40020000

0800b014 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b082      	sub	sp, #8
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b022:	4618      	mov	r0, r3
 800b024:	f7fe ff6d 	bl	8009f02 <USBH_LL_IncTimer>
}
 800b028:	bf00      	nop
 800b02a:	3708      	adds	r7, #8
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}

0800b030 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b03e:	4618      	mov	r0, r3
 800b040:	f7fe ffa9 	bl	8009f96 <USBH_LL_Connect>
}
 800b044:	bf00      	nop
 800b046:	3708      	adds	r7, #8
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}

0800b04c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b082      	sub	sp, #8
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fe ffb2 	bl	8009fc4 <USBH_LL_Disconnect>
}
 800b060:	bf00      	nop
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b068:	b480      	push	{r7}
 800b06a:	b083      	sub	sp, #12
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	460b      	mov	r3, r1
 800b072:	70fb      	strb	r3, [r7, #3]
 800b074:	4613      	mov	r3, r2
 800b076:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b078:	bf00      	nop
 800b07a:	370c      	adds	r7, #12
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr

0800b084 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b082      	sub	sp, #8
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b092:	4618      	mov	r0, r3
 800b094:	f7fe ff5f 	bl	8009f56 <USBH_LL_PortEnabled>
}
 800b098:	bf00      	nop
 800b09a:	3708      	adds	r7, #8
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}

0800b0a0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b082      	sub	sp, #8
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f7fe ff5f 	bl	8009f72 <USBH_LL_PortDisabled>
}
 800b0b4:	bf00      	nop
 800b0b6:	3708      	adds	r7, #8
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b082      	sub	sp, #8
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b0ca:	2b01      	cmp	r3, #1
 800b0cc:	d12a      	bne.n	800b124 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b0ce:	4a18      	ldr	r2, [pc, #96]	@ (800b130 <USBH_LL_Init+0x74>)
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	4a15      	ldr	r2, [pc, #84]	@ (800b130 <USBH_LL_Init+0x74>)
 800b0da:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b0de:	4b14      	ldr	r3, [pc, #80]	@ (800b130 <USBH_LL_Init+0x74>)
 800b0e0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b0e4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b0e6:	4b12      	ldr	r3, [pc, #72]	@ (800b130 <USBH_LL_Init+0x74>)
 800b0e8:	2208      	movs	r2, #8
 800b0ea:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b0ec:	4b10      	ldr	r3, [pc, #64]	@ (800b130 <USBH_LL_Init+0x74>)
 800b0ee:	2201      	movs	r2, #1
 800b0f0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b0f2:	4b0f      	ldr	r3, [pc, #60]	@ (800b130 <USBH_LL_Init+0x74>)
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b0f8:	4b0d      	ldr	r3, [pc, #52]	@ (800b130 <USBH_LL_Init+0x74>)
 800b0fa:	2202      	movs	r2, #2
 800b0fc:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b0fe:	4b0c      	ldr	r3, [pc, #48]	@ (800b130 <USBH_LL_Init+0x74>)
 800b100:	2200      	movs	r2, #0
 800b102:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b104:	480a      	ldr	r0, [pc, #40]	@ (800b130 <USBH_LL_Init+0x74>)
 800b106:	f7f8 fa3b 	bl	8003580 <HAL_HCD_Init>
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d001      	beq.n	800b114 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b110:	f7f6 fb70 	bl	80017f4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b114:	4806      	ldr	r0, [pc, #24]	@ (800b130 <USBH_LL_Init+0x74>)
 800b116:	f7f8 fe9b 	bl	8003e50 <HAL_HCD_GetCurrentFrame>
 800b11a:	4603      	mov	r3, r0
 800b11c:	4619      	mov	r1, r3
 800b11e:	6878      	ldr	r0, [r7, #4]
 800b120:	f7fe fee0 	bl	8009ee4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b124:	2300      	movs	r3, #0
}
 800b126:	4618      	mov	r0, r3
 800b128:	3708      	adds	r7, #8
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	200008a4 	.word	0x200008a4

0800b134 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b084      	sub	sp, #16
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b13c:	2300      	movs	r3, #0
 800b13e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b140:	2300      	movs	r3, #0
 800b142:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b14a:	4618      	mov	r0, r3
 800b14c:	f7f8 fe08 	bl	8003d60 <HAL_HCD_Start>
 800b150:	4603      	mov	r3, r0
 800b152:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b154:	7bfb      	ldrb	r3, [r7, #15]
 800b156:	4618      	mov	r0, r3
 800b158:	f000 f95e 	bl	800b418 <USBH_Get_USB_Status>
 800b15c:	4603      	mov	r3, r0
 800b15e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b160:	7bbb      	ldrb	r3, [r7, #14]
}
 800b162:	4618      	mov	r0, r3
 800b164:	3710      	adds	r7, #16
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}

0800b16a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b16a:	b580      	push	{r7, lr}
 800b16c:	b084      	sub	sp, #16
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b176:	2300      	movs	r3, #0
 800b178:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b180:	4618      	mov	r0, r3
 800b182:	f7f8 fe10 	bl	8003da6 <HAL_HCD_Stop>
 800b186:	4603      	mov	r3, r0
 800b188:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b18a:	7bfb      	ldrb	r3, [r7, #15]
 800b18c:	4618      	mov	r0, r3
 800b18e:	f000 f943 	bl	800b418 <USBH_Get_USB_Status>
 800b192:	4603      	mov	r3, r0
 800b194:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b196:	7bbb      	ldrb	r3, [r7, #14]
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f7f8 fe5a 	bl	8003e6c <HAL_HCD_GetCurrentSpeed>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b02      	cmp	r3, #2
 800b1bc:	d00c      	beq.n	800b1d8 <USBH_LL_GetSpeed+0x38>
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d80d      	bhi.n	800b1de <USBH_LL_GetSpeed+0x3e>
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d002      	beq.n	800b1cc <USBH_LL_GetSpeed+0x2c>
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d003      	beq.n	800b1d2 <USBH_LL_GetSpeed+0x32>
 800b1ca:	e008      	b.n	800b1de <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	73fb      	strb	r3, [r7, #15]
    break;
 800b1d0:	e008      	b.n	800b1e4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	73fb      	strb	r3, [r7, #15]
    break;
 800b1d6:	e005      	b.n	800b1e4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b1d8:	2302      	movs	r3, #2
 800b1da:	73fb      	strb	r3, [r7, #15]
    break;
 800b1dc:	e002      	b.n	800b1e4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b1de:	2301      	movs	r3, #1
 800b1e0:	73fb      	strb	r3, [r7, #15]
    break;
 800b1e2:	bf00      	nop
  }
  return  speed;
 800b1e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b084      	sub	sp, #16
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b204:	4618      	mov	r0, r3
 800b206:	f7f8 fdeb 	bl	8003de0 <HAL_HCD_ResetPort>
 800b20a:	4603      	mov	r3, r0
 800b20c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b20e:	7bfb      	ldrb	r3, [r7, #15]
 800b210:	4618      	mov	r0, r3
 800b212:	f000 f901 	bl	800b418 <USBH_Get_USB_Status>
 800b216:	4603      	mov	r3, r0
 800b218:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b21a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3710      	adds	r7, #16
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}

0800b224 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b082      	sub	sp, #8
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	460b      	mov	r3, r1
 800b22e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b236:	78fa      	ldrb	r2, [r7, #3]
 800b238:	4611      	mov	r1, r2
 800b23a:	4618      	mov	r0, r3
 800b23c:	f7f8 fdf3 	bl	8003e26 <HAL_HCD_HC_GetXferCount>
 800b240:	4603      	mov	r3, r0
}
 800b242:	4618      	mov	r0, r3
 800b244:	3708      	adds	r7, #8
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b24a:	b590      	push	{r4, r7, lr}
 800b24c:	b089      	sub	sp, #36	@ 0x24
 800b24e:	af04      	add	r7, sp, #16
 800b250:	6078      	str	r0, [r7, #4]
 800b252:	4608      	mov	r0, r1
 800b254:	4611      	mov	r1, r2
 800b256:	461a      	mov	r2, r3
 800b258:	4603      	mov	r3, r0
 800b25a:	70fb      	strb	r3, [r7, #3]
 800b25c:	460b      	mov	r3, r1
 800b25e:	70bb      	strb	r3, [r7, #2]
 800b260:	4613      	mov	r3, r2
 800b262:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b264:	2300      	movs	r3, #0
 800b266:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b268:	2300      	movs	r3, #0
 800b26a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b272:	787c      	ldrb	r4, [r7, #1]
 800b274:	78ba      	ldrb	r2, [r7, #2]
 800b276:	78f9      	ldrb	r1, [r7, #3]
 800b278:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b27a:	9302      	str	r3, [sp, #8]
 800b27c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b280:	9301      	str	r3, [sp, #4]
 800b282:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b286:	9300      	str	r3, [sp, #0]
 800b288:	4623      	mov	r3, r4
 800b28a:	f7f8 f9e0 	bl	800364e <HAL_HCD_HC_Init>
 800b28e:	4603      	mov	r3, r0
 800b290:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b292:	7bfb      	ldrb	r3, [r7, #15]
 800b294:	4618      	mov	r0, r3
 800b296:	f000 f8bf 	bl	800b418 <USBH_Get_USB_Status>
 800b29a:	4603      	mov	r3, r0
 800b29c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b29e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3714      	adds	r7, #20
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd90      	pop	{r4, r7, pc}

0800b2a8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b084      	sub	sp, #16
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b2c2:	78fa      	ldrb	r2, [r7, #3]
 800b2c4:	4611      	mov	r1, r2
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7f8 fa79 	bl	80037be <HAL_HCD_HC_Halt>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b2d0:	7bfb      	ldrb	r3, [r7, #15]
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f000 f8a0 	bl	800b418 <USBH_Get_USB_Status>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3710      	adds	r7, #16
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}

0800b2e6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b2e6:	b590      	push	{r4, r7, lr}
 800b2e8:	b089      	sub	sp, #36	@ 0x24
 800b2ea:	af04      	add	r7, sp, #16
 800b2ec:	6078      	str	r0, [r7, #4]
 800b2ee:	4608      	mov	r0, r1
 800b2f0:	4611      	mov	r1, r2
 800b2f2:	461a      	mov	r2, r3
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	70fb      	strb	r3, [r7, #3]
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	70bb      	strb	r3, [r7, #2]
 800b2fc:	4613      	mov	r3, r2
 800b2fe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b300:	2300      	movs	r3, #0
 800b302:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b304:	2300      	movs	r3, #0
 800b306:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b30e:	787c      	ldrb	r4, [r7, #1]
 800b310:	78ba      	ldrb	r2, [r7, #2]
 800b312:	78f9      	ldrb	r1, [r7, #3]
 800b314:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b318:	9303      	str	r3, [sp, #12]
 800b31a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b31c:	9302      	str	r3, [sp, #8]
 800b31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b320:	9301      	str	r3, [sp, #4]
 800b322:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b326:	9300      	str	r3, [sp, #0]
 800b328:	4623      	mov	r3, r4
 800b32a:	f7f8 fa6b 	bl	8003804 <HAL_HCD_HC_SubmitRequest>
 800b32e:	4603      	mov	r3, r0
 800b330:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b332:	7bfb      	ldrb	r3, [r7, #15]
 800b334:	4618      	mov	r0, r3
 800b336:	f000 f86f 	bl	800b418 <USBH_Get_USB_Status>
 800b33a:	4603      	mov	r3, r0
 800b33c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b33e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3714      	adds	r7, #20
 800b344:	46bd      	mov	sp, r7
 800b346:	bd90      	pop	{r4, r7, pc}

0800b348 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b082      	sub	sp, #8
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	460b      	mov	r3, r1
 800b352:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b35a:	78fa      	ldrb	r2, [r7, #3]
 800b35c:	4611      	mov	r1, r2
 800b35e:	4618      	mov	r0, r3
 800b360:	f7f8 fd4c 	bl	8003dfc <HAL_HCD_HC_GetURBState>
 800b364:	4603      	mov	r3, r0
}
 800b366:	4618      	mov	r0, r3
 800b368:	3708      	adds	r7, #8
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}

0800b36e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b36e:	b580      	push	{r7, lr}
 800b370:	b082      	sub	sp, #8
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]
 800b376:	460b      	mov	r3, r1
 800b378:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b380:	2b01      	cmp	r3, #1
 800b382:	d103      	bne.n	800b38c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b384:	78fb      	ldrb	r3, [r7, #3]
 800b386:	4618      	mov	r0, r3
 800b388:	f000 f872 	bl	800b470 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b38c:	20c8      	movs	r0, #200	@ 0xc8
 800b38e:	f7f6 fe37 	bl	8002000 <HAL_Delay>
  return USBH_OK;
 800b392:	2300      	movs	r3, #0
}
 800b394:	4618      	mov	r0, r3
 800b396:	3708      	adds	r7, #8
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	460b      	mov	r3, r1
 800b3a6:	70fb      	strb	r3, [r7, #3]
 800b3a8:	4613      	mov	r3, r2
 800b3aa:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b3b2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b3b4:	78fa      	ldrb	r2, [r7, #3]
 800b3b6:	68f9      	ldr	r1, [r7, #12]
 800b3b8:	4613      	mov	r3, r2
 800b3ba:	011b      	lsls	r3, r3, #4
 800b3bc:	1a9b      	subs	r3, r3, r2
 800b3be:	009b      	lsls	r3, r3, #2
 800b3c0:	440b      	add	r3, r1
 800b3c2:	3317      	adds	r3, #23
 800b3c4:	781b      	ldrb	r3, [r3, #0]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00a      	beq.n	800b3e0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b3ca:	78fa      	ldrb	r2, [r7, #3]
 800b3cc:	68f9      	ldr	r1, [r7, #12]
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	011b      	lsls	r3, r3, #4
 800b3d2:	1a9b      	subs	r3, r3, r2
 800b3d4:	009b      	lsls	r3, r3, #2
 800b3d6:	440b      	add	r3, r1
 800b3d8:	333c      	adds	r3, #60	@ 0x3c
 800b3da:	78ba      	ldrb	r2, [r7, #2]
 800b3dc:	701a      	strb	r2, [r3, #0]
 800b3de:	e009      	b.n	800b3f4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b3e0:	78fa      	ldrb	r2, [r7, #3]
 800b3e2:	68f9      	ldr	r1, [r7, #12]
 800b3e4:	4613      	mov	r3, r2
 800b3e6:	011b      	lsls	r3, r3, #4
 800b3e8:	1a9b      	subs	r3, r3, r2
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	440b      	add	r3, r1
 800b3ee:	333d      	adds	r3, #61	@ 0x3d
 800b3f0:	78ba      	ldrb	r2, [r7, #2]
 800b3f2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b3f4:	2300      	movs	r3, #0
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3714      	adds	r7, #20
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b400:	4770      	bx	lr

0800b402 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b402:	b580      	push	{r7, lr}
 800b404:	b082      	sub	sp, #8
 800b406:	af00      	add	r7, sp, #0
 800b408:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f7f6 fdf8 	bl	8002000 <HAL_Delay>
}
 800b410:	bf00      	nop
 800b412:	3708      	adds	r7, #8
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}

0800b418 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b418:	b480      	push	{r7}
 800b41a:	b085      	sub	sp, #20
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	4603      	mov	r3, r0
 800b420:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b422:	2300      	movs	r3, #0
 800b424:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b426:	79fb      	ldrb	r3, [r7, #7]
 800b428:	2b03      	cmp	r3, #3
 800b42a:	d817      	bhi.n	800b45c <USBH_Get_USB_Status+0x44>
 800b42c:	a201      	add	r2, pc, #4	@ (adr r2, 800b434 <USBH_Get_USB_Status+0x1c>)
 800b42e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b432:	bf00      	nop
 800b434:	0800b445 	.word	0x0800b445
 800b438:	0800b44b 	.word	0x0800b44b
 800b43c:	0800b451 	.word	0x0800b451
 800b440:	0800b457 	.word	0x0800b457
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b444:	2300      	movs	r3, #0
 800b446:	73fb      	strb	r3, [r7, #15]
    break;
 800b448:	e00b      	b.n	800b462 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b44a:	2302      	movs	r3, #2
 800b44c:	73fb      	strb	r3, [r7, #15]
    break;
 800b44e:	e008      	b.n	800b462 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b450:	2301      	movs	r3, #1
 800b452:	73fb      	strb	r3, [r7, #15]
    break;
 800b454:	e005      	b.n	800b462 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b456:	2302      	movs	r3, #2
 800b458:	73fb      	strb	r3, [r7, #15]
    break;
 800b45a:	e002      	b.n	800b462 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b45c:	2302      	movs	r3, #2
 800b45e:	73fb      	strb	r3, [r7, #15]
    break;
 800b460:	bf00      	nop
  }
  return usb_status;
 800b462:	7bfb      	ldrb	r3, [r7, #15]
}
 800b464:	4618      	mov	r0, r3
 800b466:	3714      	adds	r7, #20
 800b468:	46bd      	mov	sp, r7
 800b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46e:	4770      	bx	lr

0800b470 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b084      	sub	sp, #16
 800b474:	af00      	add	r7, sp, #0
 800b476:	4603      	mov	r3, r0
 800b478:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b47a:	79fb      	ldrb	r3, [r7, #7]
 800b47c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b47e:	79fb      	ldrb	r3, [r7, #7]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d102      	bne.n	800b48a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b484:	2300      	movs	r3, #0
 800b486:	73fb      	strb	r3, [r7, #15]
 800b488:	e001      	b.n	800b48e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b48a:	2301      	movs	r3, #1
 800b48c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
 800b490:	461a      	mov	r2, r3
 800b492:	2101      	movs	r1, #1
 800b494:	4803      	ldr	r0, [pc, #12]	@ (800b4a4 <MX_DriverVbusFS+0x34>)
 800b496:	f7f8 f841 	bl	800351c <HAL_GPIO_WritePin>
}
 800b49a:	bf00      	nop
 800b49c:	3710      	adds	r7, #16
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}
 800b4a2:	bf00      	nop
 800b4a4:	40020800 	.word	0x40020800

0800b4a8 <malloc>:
 800b4a8:	4b02      	ldr	r3, [pc, #8]	@ (800b4b4 <malloc+0xc>)
 800b4aa:	4601      	mov	r1, r0
 800b4ac:	6818      	ldr	r0, [r3, #0]
 800b4ae:	f000 b82d 	b.w	800b50c <_malloc_r>
 800b4b2:	bf00      	nop
 800b4b4:	20000040 	.word	0x20000040

0800b4b8 <free>:
 800b4b8:	4b02      	ldr	r3, [pc, #8]	@ (800b4c4 <free+0xc>)
 800b4ba:	4601      	mov	r1, r0
 800b4bc:	6818      	ldr	r0, [r3, #0]
 800b4be:	f000 b917 	b.w	800b6f0 <_free_r>
 800b4c2:	bf00      	nop
 800b4c4:	20000040 	.word	0x20000040

0800b4c8 <sbrk_aligned>:
 800b4c8:	b570      	push	{r4, r5, r6, lr}
 800b4ca:	4e0f      	ldr	r6, [pc, #60]	@ (800b508 <sbrk_aligned+0x40>)
 800b4cc:	460c      	mov	r4, r1
 800b4ce:	6831      	ldr	r1, [r6, #0]
 800b4d0:	4605      	mov	r5, r0
 800b4d2:	b911      	cbnz	r1, 800b4da <sbrk_aligned+0x12>
 800b4d4:	f000 f8d0 	bl	800b678 <_sbrk_r>
 800b4d8:	6030      	str	r0, [r6, #0]
 800b4da:	4621      	mov	r1, r4
 800b4dc:	4628      	mov	r0, r5
 800b4de:	f000 f8cb 	bl	800b678 <_sbrk_r>
 800b4e2:	1c43      	adds	r3, r0, #1
 800b4e4:	d103      	bne.n	800b4ee <sbrk_aligned+0x26>
 800b4e6:	f04f 34ff 	mov.w	r4, #4294967295
 800b4ea:	4620      	mov	r0, r4
 800b4ec:	bd70      	pop	{r4, r5, r6, pc}
 800b4ee:	1cc4      	adds	r4, r0, #3
 800b4f0:	f024 0403 	bic.w	r4, r4, #3
 800b4f4:	42a0      	cmp	r0, r4
 800b4f6:	d0f8      	beq.n	800b4ea <sbrk_aligned+0x22>
 800b4f8:	1a21      	subs	r1, r4, r0
 800b4fa:	4628      	mov	r0, r5
 800b4fc:	f000 f8bc 	bl	800b678 <_sbrk_r>
 800b500:	3001      	adds	r0, #1
 800b502:	d1f2      	bne.n	800b4ea <sbrk_aligned+0x22>
 800b504:	e7ef      	b.n	800b4e6 <sbrk_aligned+0x1e>
 800b506:	bf00      	nop
 800b508:	20000c84 	.word	0x20000c84

0800b50c <_malloc_r>:
 800b50c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b510:	1ccd      	adds	r5, r1, #3
 800b512:	f025 0503 	bic.w	r5, r5, #3
 800b516:	3508      	adds	r5, #8
 800b518:	2d0c      	cmp	r5, #12
 800b51a:	bf38      	it	cc
 800b51c:	250c      	movcc	r5, #12
 800b51e:	2d00      	cmp	r5, #0
 800b520:	4606      	mov	r6, r0
 800b522:	db01      	blt.n	800b528 <_malloc_r+0x1c>
 800b524:	42a9      	cmp	r1, r5
 800b526:	d904      	bls.n	800b532 <_malloc_r+0x26>
 800b528:	230c      	movs	r3, #12
 800b52a:	6033      	str	r3, [r6, #0]
 800b52c:	2000      	movs	r0, #0
 800b52e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b532:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b608 <_malloc_r+0xfc>
 800b536:	f000 f869 	bl	800b60c <__malloc_lock>
 800b53a:	f8d8 3000 	ldr.w	r3, [r8]
 800b53e:	461c      	mov	r4, r3
 800b540:	bb44      	cbnz	r4, 800b594 <_malloc_r+0x88>
 800b542:	4629      	mov	r1, r5
 800b544:	4630      	mov	r0, r6
 800b546:	f7ff ffbf 	bl	800b4c8 <sbrk_aligned>
 800b54a:	1c43      	adds	r3, r0, #1
 800b54c:	4604      	mov	r4, r0
 800b54e:	d158      	bne.n	800b602 <_malloc_r+0xf6>
 800b550:	f8d8 4000 	ldr.w	r4, [r8]
 800b554:	4627      	mov	r7, r4
 800b556:	2f00      	cmp	r7, #0
 800b558:	d143      	bne.n	800b5e2 <_malloc_r+0xd6>
 800b55a:	2c00      	cmp	r4, #0
 800b55c:	d04b      	beq.n	800b5f6 <_malloc_r+0xea>
 800b55e:	6823      	ldr	r3, [r4, #0]
 800b560:	4639      	mov	r1, r7
 800b562:	4630      	mov	r0, r6
 800b564:	eb04 0903 	add.w	r9, r4, r3
 800b568:	f000 f886 	bl	800b678 <_sbrk_r>
 800b56c:	4581      	cmp	r9, r0
 800b56e:	d142      	bne.n	800b5f6 <_malloc_r+0xea>
 800b570:	6821      	ldr	r1, [r4, #0]
 800b572:	1a6d      	subs	r5, r5, r1
 800b574:	4629      	mov	r1, r5
 800b576:	4630      	mov	r0, r6
 800b578:	f7ff ffa6 	bl	800b4c8 <sbrk_aligned>
 800b57c:	3001      	adds	r0, #1
 800b57e:	d03a      	beq.n	800b5f6 <_malloc_r+0xea>
 800b580:	6823      	ldr	r3, [r4, #0]
 800b582:	442b      	add	r3, r5
 800b584:	6023      	str	r3, [r4, #0]
 800b586:	f8d8 3000 	ldr.w	r3, [r8]
 800b58a:	685a      	ldr	r2, [r3, #4]
 800b58c:	bb62      	cbnz	r2, 800b5e8 <_malloc_r+0xdc>
 800b58e:	f8c8 7000 	str.w	r7, [r8]
 800b592:	e00f      	b.n	800b5b4 <_malloc_r+0xa8>
 800b594:	6822      	ldr	r2, [r4, #0]
 800b596:	1b52      	subs	r2, r2, r5
 800b598:	d420      	bmi.n	800b5dc <_malloc_r+0xd0>
 800b59a:	2a0b      	cmp	r2, #11
 800b59c:	d917      	bls.n	800b5ce <_malloc_r+0xc2>
 800b59e:	1961      	adds	r1, r4, r5
 800b5a0:	42a3      	cmp	r3, r4
 800b5a2:	6025      	str	r5, [r4, #0]
 800b5a4:	bf18      	it	ne
 800b5a6:	6059      	strne	r1, [r3, #4]
 800b5a8:	6863      	ldr	r3, [r4, #4]
 800b5aa:	bf08      	it	eq
 800b5ac:	f8c8 1000 	streq.w	r1, [r8]
 800b5b0:	5162      	str	r2, [r4, r5]
 800b5b2:	604b      	str	r3, [r1, #4]
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	f000 f82f 	bl	800b618 <__malloc_unlock>
 800b5ba:	f104 000b 	add.w	r0, r4, #11
 800b5be:	1d23      	adds	r3, r4, #4
 800b5c0:	f020 0007 	bic.w	r0, r0, #7
 800b5c4:	1ac2      	subs	r2, r0, r3
 800b5c6:	bf1c      	itt	ne
 800b5c8:	1a1b      	subne	r3, r3, r0
 800b5ca:	50a3      	strne	r3, [r4, r2]
 800b5cc:	e7af      	b.n	800b52e <_malloc_r+0x22>
 800b5ce:	6862      	ldr	r2, [r4, #4]
 800b5d0:	42a3      	cmp	r3, r4
 800b5d2:	bf0c      	ite	eq
 800b5d4:	f8c8 2000 	streq.w	r2, [r8]
 800b5d8:	605a      	strne	r2, [r3, #4]
 800b5da:	e7eb      	b.n	800b5b4 <_malloc_r+0xa8>
 800b5dc:	4623      	mov	r3, r4
 800b5de:	6864      	ldr	r4, [r4, #4]
 800b5e0:	e7ae      	b.n	800b540 <_malloc_r+0x34>
 800b5e2:	463c      	mov	r4, r7
 800b5e4:	687f      	ldr	r7, [r7, #4]
 800b5e6:	e7b6      	b.n	800b556 <_malloc_r+0x4a>
 800b5e8:	461a      	mov	r2, r3
 800b5ea:	685b      	ldr	r3, [r3, #4]
 800b5ec:	42a3      	cmp	r3, r4
 800b5ee:	d1fb      	bne.n	800b5e8 <_malloc_r+0xdc>
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	6053      	str	r3, [r2, #4]
 800b5f4:	e7de      	b.n	800b5b4 <_malloc_r+0xa8>
 800b5f6:	230c      	movs	r3, #12
 800b5f8:	6033      	str	r3, [r6, #0]
 800b5fa:	4630      	mov	r0, r6
 800b5fc:	f000 f80c 	bl	800b618 <__malloc_unlock>
 800b600:	e794      	b.n	800b52c <_malloc_r+0x20>
 800b602:	6005      	str	r5, [r0, #0]
 800b604:	e7d6      	b.n	800b5b4 <_malloc_r+0xa8>
 800b606:	bf00      	nop
 800b608:	20000c88 	.word	0x20000c88

0800b60c <__malloc_lock>:
 800b60c:	4801      	ldr	r0, [pc, #4]	@ (800b614 <__malloc_lock+0x8>)
 800b60e:	f000 b86d 	b.w	800b6ec <__retarget_lock_acquire_recursive>
 800b612:	bf00      	nop
 800b614:	20000dc8 	.word	0x20000dc8

0800b618 <__malloc_unlock>:
 800b618:	4801      	ldr	r0, [pc, #4]	@ (800b620 <__malloc_unlock+0x8>)
 800b61a:	f000 b868 	b.w	800b6ee <__retarget_lock_release_recursive>
 800b61e:	bf00      	nop
 800b620:	20000dc8 	.word	0x20000dc8

0800b624 <siprintf>:
 800b624:	b40e      	push	{r1, r2, r3}
 800b626:	b510      	push	{r4, lr}
 800b628:	b09d      	sub	sp, #116	@ 0x74
 800b62a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b62c:	9002      	str	r0, [sp, #8]
 800b62e:	9006      	str	r0, [sp, #24]
 800b630:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b634:	480a      	ldr	r0, [pc, #40]	@ (800b660 <siprintf+0x3c>)
 800b636:	9107      	str	r1, [sp, #28]
 800b638:	9104      	str	r1, [sp, #16]
 800b63a:	490a      	ldr	r1, [pc, #40]	@ (800b664 <siprintf+0x40>)
 800b63c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b640:	9105      	str	r1, [sp, #20]
 800b642:	2400      	movs	r4, #0
 800b644:	a902      	add	r1, sp, #8
 800b646:	6800      	ldr	r0, [r0, #0]
 800b648:	9301      	str	r3, [sp, #4]
 800b64a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b64c:	f000 f8f6 	bl	800b83c <_svfiprintf_r>
 800b650:	9b02      	ldr	r3, [sp, #8]
 800b652:	701c      	strb	r4, [r3, #0]
 800b654:	b01d      	add	sp, #116	@ 0x74
 800b656:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b65a:	b003      	add	sp, #12
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	20000040 	.word	0x20000040
 800b664:	ffff0208 	.word	0xffff0208

0800b668 <memset>:
 800b668:	4402      	add	r2, r0
 800b66a:	4603      	mov	r3, r0
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d100      	bne.n	800b672 <memset+0xa>
 800b670:	4770      	bx	lr
 800b672:	f803 1b01 	strb.w	r1, [r3], #1
 800b676:	e7f9      	b.n	800b66c <memset+0x4>

0800b678 <_sbrk_r>:
 800b678:	b538      	push	{r3, r4, r5, lr}
 800b67a:	4d06      	ldr	r5, [pc, #24]	@ (800b694 <_sbrk_r+0x1c>)
 800b67c:	2300      	movs	r3, #0
 800b67e:	4604      	mov	r4, r0
 800b680:	4608      	mov	r0, r1
 800b682:	602b      	str	r3, [r5, #0]
 800b684:	f7f6 fb8e 	bl	8001da4 <_sbrk>
 800b688:	1c43      	adds	r3, r0, #1
 800b68a:	d102      	bne.n	800b692 <_sbrk_r+0x1a>
 800b68c:	682b      	ldr	r3, [r5, #0]
 800b68e:	b103      	cbz	r3, 800b692 <_sbrk_r+0x1a>
 800b690:	6023      	str	r3, [r4, #0]
 800b692:	bd38      	pop	{r3, r4, r5, pc}
 800b694:	20000dc4 	.word	0x20000dc4

0800b698 <__errno>:
 800b698:	4b01      	ldr	r3, [pc, #4]	@ (800b6a0 <__errno+0x8>)
 800b69a:	6818      	ldr	r0, [r3, #0]
 800b69c:	4770      	bx	lr
 800b69e:	bf00      	nop
 800b6a0:	20000040 	.word	0x20000040

0800b6a4 <__libc_init_array>:
 800b6a4:	b570      	push	{r4, r5, r6, lr}
 800b6a6:	4d0d      	ldr	r5, [pc, #52]	@ (800b6dc <__libc_init_array+0x38>)
 800b6a8:	4c0d      	ldr	r4, [pc, #52]	@ (800b6e0 <__libc_init_array+0x3c>)
 800b6aa:	1b64      	subs	r4, r4, r5
 800b6ac:	10a4      	asrs	r4, r4, #2
 800b6ae:	2600      	movs	r6, #0
 800b6b0:	42a6      	cmp	r6, r4
 800b6b2:	d109      	bne.n	800b6c8 <__libc_init_array+0x24>
 800b6b4:	4d0b      	ldr	r5, [pc, #44]	@ (800b6e4 <__libc_init_array+0x40>)
 800b6b6:	4c0c      	ldr	r4, [pc, #48]	@ (800b6e8 <__libc_init_array+0x44>)
 800b6b8:	f000 fba6 	bl	800be08 <_init>
 800b6bc:	1b64      	subs	r4, r4, r5
 800b6be:	10a4      	asrs	r4, r4, #2
 800b6c0:	2600      	movs	r6, #0
 800b6c2:	42a6      	cmp	r6, r4
 800b6c4:	d105      	bne.n	800b6d2 <__libc_init_array+0x2e>
 800b6c6:	bd70      	pop	{r4, r5, r6, pc}
 800b6c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6cc:	4798      	blx	r3
 800b6ce:	3601      	adds	r6, #1
 800b6d0:	e7ee      	b.n	800b6b0 <__libc_init_array+0xc>
 800b6d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6d6:	4798      	blx	r3
 800b6d8:	3601      	adds	r6, #1
 800b6da:	e7f2      	b.n	800b6c2 <__libc_init_array+0x1e>
 800b6dc:	0800be9c 	.word	0x0800be9c
 800b6e0:	0800be9c 	.word	0x0800be9c
 800b6e4:	0800be9c 	.word	0x0800be9c
 800b6e8:	0800bea0 	.word	0x0800bea0

0800b6ec <__retarget_lock_acquire_recursive>:
 800b6ec:	4770      	bx	lr

0800b6ee <__retarget_lock_release_recursive>:
 800b6ee:	4770      	bx	lr

0800b6f0 <_free_r>:
 800b6f0:	b538      	push	{r3, r4, r5, lr}
 800b6f2:	4605      	mov	r5, r0
 800b6f4:	2900      	cmp	r1, #0
 800b6f6:	d041      	beq.n	800b77c <_free_r+0x8c>
 800b6f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6fc:	1f0c      	subs	r4, r1, #4
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	bfb8      	it	lt
 800b702:	18e4      	addlt	r4, r4, r3
 800b704:	f7ff ff82 	bl	800b60c <__malloc_lock>
 800b708:	4a1d      	ldr	r2, [pc, #116]	@ (800b780 <_free_r+0x90>)
 800b70a:	6813      	ldr	r3, [r2, #0]
 800b70c:	b933      	cbnz	r3, 800b71c <_free_r+0x2c>
 800b70e:	6063      	str	r3, [r4, #4]
 800b710:	6014      	str	r4, [r2, #0]
 800b712:	4628      	mov	r0, r5
 800b714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b718:	f7ff bf7e 	b.w	800b618 <__malloc_unlock>
 800b71c:	42a3      	cmp	r3, r4
 800b71e:	d908      	bls.n	800b732 <_free_r+0x42>
 800b720:	6820      	ldr	r0, [r4, #0]
 800b722:	1821      	adds	r1, r4, r0
 800b724:	428b      	cmp	r3, r1
 800b726:	bf01      	itttt	eq
 800b728:	6819      	ldreq	r1, [r3, #0]
 800b72a:	685b      	ldreq	r3, [r3, #4]
 800b72c:	1809      	addeq	r1, r1, r0
 800b72e:	6021      	streq	r1, [r4, #0]
 800b730:	e7ed      	b.n	800b70e <_free_r+0x1e>
 800b732:	461a      	mov	r2, r3
 800b734:	685b      	ldr	r3, [r3, #4]
 800b736:	b10b      	cbz	r3, 800b73c <_free_r+0x4c>
 800b738:	42a3      	cmp	r3, r4
 800b73a:	d9fa      	bls.n	800b732 <_free_r+0x42>
 800b73c:	6811      	ldr	r1, [r2, #0]
 800b73e:	1850      	adds	r0, r2, r1
 800b740:	42a0      	cmp	r0, r4
 800b742:	d10b      	bne.n	800b75c <_free_r+0x6c>
 800b744:	6820      	ldr	r0, [r4, #0]
 800b746:	4401      	add	r1, r0
 800b748:	1850      	adds	r0, r2, r1
 800b74a:	4283      	cmp	r3, r0
 800b74c:	6011      	str	r1, [r2, #0]
 800b74e:	d1e0      	bne.n	800b712 <_free_r+0x22>
 800b750:	6818      	ldr	r0, [r3, #0]
 800b752:	685b      	ldr	r3, [r3, #4]
 800b754:	6053      	str	r3, [r2, #4]
 800b756:	4408      	add	r0, r1
 800b758:	6010      	str	r0, [r2, #0]
 800b75a:	e7da      	b.n	800b712 <_free_r+0x22>
 800b75c:	d902      	bls.n	800b764 <_free_r+0x74>
 800b75e:	230c      	movs	r3, #12
 800b760:	602b      	str	r3, [r5, #0]
 800b762:	e7d6      	b.n	800b712 <_free_r+0x22>
 800b764:	6820      	ldr	r0, [r4, #0]
 800b766:	1821      	adds	r1, r4, r0
 800b768:	428b      	cmp	r3, r1
 800b76a:	bf04      	itt	eq
 800b76c:	6819      	ldreq	r1, [r3, #0]
 800b76e:	685b      	ldreq	r3, [r3, #4]
 800b770:	6063      	str	r3, [r4, #4]
 800b772:	bf04      	itt	eq
 800b774:	1809      	addeq	r1, r1, r0
 800b776:	6021      	streq	r1, [r4, #0]
 800b778:	6054      	str	r4, [r2, #4]
 800b77a:	e7ca      	b.n	800b712 <_free_r+0x22>
 800b77c:	bd38      	pop	{r3, r4, r5, pc}
 800b77e:	bf00      	nop
 800b780:	20000c88 	.word	0x20000c88

0800b784 <__ssputs_r>:
 800b784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b788:	688e      	ldr	r6, [r1, #8]
 800b78a:	461f      	mov	r7, r3
 800b78c:	42be      	cmp	r6, r7
 800b78e:	680b      	ldr	r3, [r1, #0]
 800b790:	4682      	mov	sl, r0
 800b792:	460c      	mov	r4, r1
 800b794:	4690      	mov	r8, r2
 800b796:	d82d      	bhi.n	800b7f4 <__ssputs_r+0x70>
 800b798:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b79c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b7a0:	d026      	beq.n	800b7f0 <__ssputs_r+0x6c>
 800b7a2:	6965      	ldr	r5, [r4, #20]
 800b7a4:	6909      	ldr	r1, [r1, #16]
 800b7a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b7aa:	eba3 0901 	sub.w	r9, r3, r1
 800b7ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b7b2:	1c7b      	adds	r3, r7, #1
 800b7b4:	444b      	add	r3, r9
 800b7b6:	106d      	asrs	r5, r5, #1
 800b7b8:	429d      	cmp	r5, r3
 800b7ba:	bf38      	it	cc
 800b7bc:	461d      	movcc	r5, r3
 800b7be:	0553      	lsls	r3, r2, #21
 800b7c0:	d527      	bpl.n	800b812 <__ssputs_r+0x8e>
 800b7c2:	4629      	mov	r1, r5
 800b7c4:	f7ff fea2 	bl	800b50c <_malloc_r>
 800b7c8:	4606      	mov	r6, r0
 800b7ca:	b360      	cbz	r0, 800b826 <__ssputs_r+0xa2>
 800b7cc:	6921      	ldr	r1, [r4, #16]
 800b7ce:	464a      	mov	r2, r9
 800b7d0:	f000 fad6 	bl	800bd80 <memcpy>
 800b7d4:	89a3      	ldrh	r3, [r4, #12]
 800b7d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b7da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7de:	81a3      	strh	r3, [r4, #12]
 800b7e0:	6126      	str	r6, [r4, #16]
 800b7e2:	6165      	str	r5, [r4, #20]
 800b7e4:	444e      	add	r6, r9
 800b7e6:	eba5 0509 	sub.w	r5, r5, r9
 800b7ea:	6026      	str	r6, [r4, #0]
 800b7ec:	60a5      	str	r5, [r4, #8]
 800b7ee:	463e      	mov	r6, r7
 800b7f0:	42be      	cmp	r6, r7
 800b7f2:	d900      	bls.n	800b7f6 <__ssputs_r+0x72>
 800b7f4:	463e      	mov	r6, r7
 800b7f6:	6820      	ldr	r0, [r4, #0]
 800b7f8:	4632      	mov	r2, r6
 800b7fa:	4641      	mov	r1, r8
 800b7fc:	f000 faa6 	bl	800bd4c <memmove>
 800b800:	68a3      	ldr	r3, [r4, #8]
 800b802:	1b9b      	subs	r3, r3, r6
 800b804:	60a3      	str	r3, [r4, #8]
 800b806:	6823      	ldr	r3, [r4, #0]
 800b808:	4433      	add	r3, r6
 800b80a:	6023      	str	r3, [r4, #0]
 800b80c:	2000      	movs	r0, #0
 800b80e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b812:	462a      	mov	r2, r5
 800b814:	f000 fac2 	bl	800bd9c <_realloc_r>
 800b818:	4606      	mov	r6, r0
 800b81a:	2800      	cmp	r0, #0
 800b81c:	d1e0      	bne.n	800b7e0 <__ssputs_r+0x5c>
 800b81e:	6921      	ldr	r1, [r4, #16]
 800b820:	4650      	mov	r0, sl
 800b822:	f7ff ff65 	bl	800b6f0 <_free_r>
 800b826:	230c      	movs	r3, #12
 800b828:	f8ca 3000 	str.w	r3, [sl]
 800b82c:	89a3      	ldrh	r3, [r4, #12]
 800b82e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b832:	81a3      	strh	r3, [r4, #12]
 800b834:	f04f 30ff 	mov.w	r0, #4294967295
 800b838:	e7e9      	b.n	800b80e <__ssputs_r+0x8a>
	...

0800b83c <_svfiprintf_r>:
 800b83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b840:	4698      	mov	r8, r3
 800b842:	898b      	ldrh	r3, [r1, #12]
 800b844:	061b      	lsls	r3, r3, #24
 800b846:	b09d      	sub	sp, #116	@ 0x74
 800b848:	4607      	mov	r7, r0
 800b84a:	460d      	mov	r5, r1
 800b84c:	4614      	mov	r4, r2
 800b84e:	d510      	bpl.n	800b872 <_svfiprintf_r+0x36>
 800b850:	690b      	ldr	r3, [r1, #16]
 800b852:	b973      	cbnz	r3, 800b872 <_svfiprintf_r+0x36>
 800b854:	2140      	movs	r1, #64	@ 0x40
 800b856:	f7ff fe59 	bl	800b50c <_malloc_r>
 800b85a:	6028      	str	r0, [r5, #0]
 800b85c:	6128      	str	r0, [r5, #16]
 800b85e:	b930      	cbnz	r0, 800b86e <_svfiprintf_r+0x32>
 800b860:	230c      	movs	r3, #12
 800b862:	603b      	str	r3, [r7, #0]
 800b864:	f04f 30ff 	mov.w	r0, #4294967295
 800b868:	b01d      	add	sp, #116	@ 0x74
 800b86a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b86e:	2340      	movs	r3, #64	@ 0x40
 800b870:	616b      	str	r3, [r5, #20]
 800b872:	2300      	movs	r3, #0
 800b874:	9309      	str	r3, [sp, #36]	@ 0x24
 800b876:	2320      	movs	r3, #32
 800b878:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b87c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b880:	2330      	movs	r3, #48	@ 0x30
 800b882:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ba20 <_svfiprintf_r+0x1e4>
 800b886:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b88a:	f04f 0901 	mov.w	r9, #1
 800b88e:	4623      	mov	r3, r4
 800b890:	469a      	mov	sl, r3
 800b892:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b896:	b10a      	cbz	r2, 800b89c <_svfiprintf_r+0x60>
 800b898:	2a25      	cmp	r2, #37	@ 0x25
 800b89a:	d1f9      	bne.n	800b890 <_svfiprintf_r+0x54>
 800b89c:	ebba 0b04 	subs.w	fp, sl, r4
 800b8a0:	d00b      	beq.n	800b8ba <_svfiprintf_r+0x7e>
 800b8a2:	465b      	mov	r3, fp
 800b8a4:	4622      	mov	r2, r4
 800b8a6:	4629      	mov	r1, r5
 800b8a8:	4638      	mov	r0, r7
 800b8aa:	f7ff ff6b 	bl	800b784 <__ssputs_r>
 800b8ae:	3001      	adds	r0, #1
 800b8b0:	f000 80a7 	beq.w	800ba02 <_svfiprintf_r+0x1c6>
 800b8b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8b6:	445a      	add	r2, fp
 800b8b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b8ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	f000 809f 	beq.w	800ba02 <_svfiprintf_r+0x1c6>
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b8ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8ce:	f10a 0a01 	add.w	sl, sl, #1
 800b8d2:	9304      	str	r3, [sp, #16]
 800b8d4:	9307      	str	r3, [sp, #28]
 800b8d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b8da:	931a      	str	r3, [sp, #104]	@ 0x68
 800b8dc:	4654      	mov	r4, sl
 800b8de:	2205      	movs	r2, #5
 800b8e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8e4:	484e      	ldr	r0, [pc, #312]	@ (800ba20 <_svfiprintf_r+0x1e4>)
 800b8e6:	f7f4 fc7b 	bl	80001e0 <memchr>
 800b8ea:	9a04      	ldr	r2, [sp, #16]
 800b8ec:	b9d8      	cbnz	r0, 800b926 <_svfiprintf_r+0xea>
 800b8ee:	06d0      	lsls	r0, r2, #27
 800b8f0:	bf44      	itt	mi
 800b8f2:	2320      	movmi	r3, #32
 800b8f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8f8:	0711      	lsls	r1, r2, #28
 800b8fa:	bf44      	itt	mi
 800b8fc:	232b      	movmi	r3, #43	@ 0x2b
 800b8fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b902:	f89a 3000 	ldrb.w	r3, [sl]
 800b906:	2b2a      	cmp	r3, #42	@ 0x2a
 800b908:	d015      	beq.n	800b936 <_svfiprintf_r+0xfa>
 800b90a:	9a07      	ldr	r2, [sp, #28]
 800b90c:	4654      	mov	r4, sl
 800b90e:	2000      	movs	r0, #0
 800b910:	f04f 0c0a 	mov.w	ip, #10
 800b914:	4621      	mov	r1, r4
 800b916:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b91a:	3b30      	subs	r3, #48	@ 0x30
 800b91c:	2b09      	cmp	r3, #9
 800b91e:	d94b      	bls.n	800b9b8 <_svfiprintf_r+0x17c>
 800b920:	b1b0      	cbz	r0, 800b950 <_svfiprintf_r+0x114>
 800b922:	9207      	str	r2, [sp, #28]
 800b924:	e014      	b.n	800b950 <_svfiprintf_r+0x114>
 800b926:	eba0 0308 	sub.w	r3, r0, r8
 800b92a:	fa09 f303 	lsl.w	r3, r9, r3
 800b92e:	4313      	orrs	r3, r2
 800b930:	9304      	str	r3, [sp, #16]
 800b932:	46a2      	mov	sl, r4
 800b934:	e7d2      	b.n	800b8dc <_svfiprintf_r+0xa0>
 800b936:	9b03      	ldr	r3, [sp, #12]
 800b938:	1d19      	adds	r1, r3, #4
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	9103      	str	r1, [sp, #12]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	bfbb      	ittet	lt
 800b942:	425b      	neglt	r3, r3
 800b944:	f042 0202 	orrlt.w	r2, r2, #2
 800b948:	9307      	strge	r3, [sp, #28]
 800b94a:	9307      	strlt	r3, [sp, #28]
 800b94c:	bfb8      	it	lt
 800b94e:	9204      	strlt	r2, [sp, #16]
 800b950:	7823      	ldrb	r3, [r4, #0]
 800b952:	2b2e      	cmp	r3, #46	@ 0x2e
 800b954:	d10a      	bne.n	800b96c <_svfiprintf_r+0x130>
 800b956:	7863      	ldrb	r3, [r4, #1]
 800b958:	2b2a      	cmp	r3, #42	@ 0x2a
 800b95a:	d132      	bne.n	800b9c2 <_svfiprintf_r+0x186>
 800b95c:	9b03      	ldr	r3, [sp, #12]
 800b95e:	1d1a      	adds	r2, r3, #4
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	9203      	str	r2, [sp, #12]
 800b964:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b968:	3402      	adds	r4, #2
 800b96a:	9305      	str	r3, [sp, #20]
 800b96c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ba30 <_svfiprintf_r+0x1f4>
 800b970:	7821      	ldrb	r1, [r4, #0]
 800b972:	2203      	movs	r2, #3
 800b974:	4650      	mov	r0, sl
 800b976:	f7f4 fc33 	bl	80001e0 <memchr>
 800b97a:	b138      	cbz	r0, 800b98c <_svfiprintf_r+0x150>
 800b97c:	9b04      	ldr	r3, [sp, #16]
 800b97e:	eba0 000a 	sub.w	r0, r0, sl
 800b982:	2240      	movs	r2, #64	@ 0x40
 800b984:	4082      	lsls	r2, r0
 800b986:	4313      	orrs	r3, r2
 800b988:	3401      	adds	r4, #1
 800b98a:	9304      	str	r3, [sp, #16]
 800b98c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b990:	4824      	ldr	r0, [pc, #144]	@ (800ba24 <_svfiprintf_r+0x1e8>)
 800b992:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b996:	2206      	movs	r2, #6
 800b998:	f7f4 fc22 	bl	80001e0 <memchr>
 800b99c:	2800      	cmp	r0, #0
 800b99e:	d036      	beq.n	800ba0e <_svfiprintf_r+0x1d2>
 800b9a0:	4b21      	ldr	r3, [pc, #132]	@ (800ba28 <_svfiprintf_r+0x1ec>)
 800b9a2:	bb1b      	cbnz	r3, 800b9ec <_svfiprintf_r+0x1b0>
 800b9a4:	9b03      	ldr	r3, [sp, #12]
 800b9a6:	3307      	adds	r3, #7
 800b9a8:	f023 0307 	bic.w	r3, r3, #7
 800b9ac:	3308      	adds	r3, #8
 800b9ae:	9303      	str	r3, [sp, #12]
 800b9b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9b2:	4433      	add	r3, r6
 800b9b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9b6:	e76a      	b.n	800b88e <_svfiprintf_r+0x52>
 800b9b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9bc:	460c      	mov	r4, r1
 800b9be:	2001      	movs	r0, #1
 800b9c0:	e7a8      	b.n	800b914 <_svfiprintf_r+0xd8>
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	3401      	adds	r4, #1
 800b9c6:	9305      	str	r3, [sp, #20]
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	f04f 0c0a 	mov.w	ip, #10
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9d4:	3a30      	subs	r2, #48	@ 0x30
 800b9d6:	2a09      	cmp	r2, #9
 800b9d8:	d903      	bls.n	800b9e2 <_svfiprintf_r+0x1a6>
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d0c6      	beq.n	800b96c <_svfiprintf_r+0x130>
 800b9de:	9105      	str	r1, [sp, #20]
 800b9e0:	e7c4      	b.n	800b96c <_svfiprintf_r+0x130>
 800b9e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9e6:	4604      	mov	r4, r0
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	e7f0      	b.n	800b9ce <_svfiprintf_r+0x192>
 800b9ec:	ab03      	add	r3, sp, #12
 800b9ee:	9300      	str	r3, [sp, #0]
 800b9f0:	462a      	mov	r2, r5
 800b9f2:	4b0e      	ldr	r3, [pc, #56]	@ (800ba2c <_svfiprintf_r+0x1f0>)
 800b9f4:	a904      	add	r1, sp, #16
 800b9f6:	4638      	mov	r0, r7
 800b9f8:	f3af 8000 	nop.w
 800b9fc:	1c42      	adds	r2, r0, #1
 800b9fe:	4606      	mov	r6, r0
 800ba00:	d1d6      	bne.n	800b9b0 <_svfiprintf_r+0x174>
 800ba02:	89ab      	ldrh	r3, [r5, #12]
 800ba04:	065b      	lsls	r3, r3, #25
 800ba06:	f53f af2d 	bmi.w	800b864 <_svfiprintf_r+0x28>
 800ba0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba0c:	e72c      	b.n	800b868 <_svfiprintf_r+0x2c>
 800ba0e:	ab03      	add	r3, sp, #12
 800ba10:	9300      	str	r3, [sp, #0]
 800ba12:	462a      	mov	r2, r5
 800ba14:	4b05      	ldr	r3, [pc, #20]	@ (800ba2c <_svfiprintf_r+0x1f0>)
 800ba16:	a904      	add	r1, sp, #16
 800ba18:	4638      	mov	r0, r7
 800ba1a:	f000 f879 	bl	800bb10 <_printf_i>
 800ba1e:	e7ed      	b.n	800b9fc <_svfiprintf_r+0x1c0>
 800ba20:	0800be60 	.word	0x0800be60
 800ba24:	0800be6a 	.word	0x0800be6a
 800ba28:	00000000 	.word	0x00000000
 800ba2c:	0800b785 	.word	0x0800b785
 800ba30:	0800be66 	.word	0x0800be66

0800ba34 <_printf_common>:
 800ba34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba38:	4616      	mov	r6, r2
 800ba3a:	4698      	mov	r8, r3
 800ba3c:	688a      	ldr	r2, [r1, #8]
 800ba3e:	690b      	ldr	r3, [r1, #16]
 800ba40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba44:	4293      	cmp	r3, r2
 800ba46:	bfb8      	it	lt
 800ba48:	4613      	movlt	r3, r2
 800ba4a:	6033      	str	r3, [r6, #0]
 800ba4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ba50:	4607      	mov	r7, r0
 800ba52:	460c      	mov	r4, r1
 800ba54:	b10a      	cbz	r2, 800ba5a <_printf_common+0x26>
 800ba56:	3301      	adds	r3, #1
 800ba58:	6033      	str	r3, [r6, #0]
 800ba5a:	6823      	ldr	r3, [r4, #0]
 800ba5c:	0699      	lsls	r1, r3, #26
 800ba5e:	bf42      	ittt	mi
 800ba60:	6833      	ldrmi	r3, [r6, #0]
 800ba62:	3302      	addmi	r3, #2
 800ba64:	6033      	strmi	r3, [r6, #0]
 800ba66:	6825      	ldr	r5, [r4, #0]
 800ba68:	f015 0506 	ands.w	r5, r5, #6
 800ba6c:	d106      	bne.n	800ba7c <_printf_common+0x48>
 800ba6e:	f104 0a19 	add.w	sl, r4, #25
 800ba72:	68e3      	ldr	r3, [r4, #12]
 800ba74:	6832      	ldr	r2, [r6, #0]
 800ba76:	1a9b      	subs	r3, r3, r2
 800ba78:	42ab      	cmp	r3, r5
 800ba7a:	dc26      	bgt.n	800baca <_printf_common+0x96>
 800ba7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ba80:	6822      	ldr	r2, [r4, #0]
 800ba82:	3b00      	subs	r3, #0
 800ba84:	bf18      	it	ne
 800ba86:	2301      	movne	r3, #1
 800ba88:	0692      	lsls	r2, r2, #26
 800ba8a:	d42b      	bmi.n	800bae4 <_printf_common+0xb0>
 800ba8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ba90:	4641      	mov	r1, r8
 800ba92:	4638      	mov	r0, r7
 800ba94:	47c8      	blx	r9
 800ba96:	3001      	adds	r0, #1
 800ba98:	d01e      	beq.n	800bad8 <_printf_common+0xa4>
 800ba9a:	6823      	ldr	r3, [r4, #0]
 800ba9c:	6922      	ldr	r2, [r4, #16]
 800ba9e:	f003 0306 	and.w	r3, r3, #6
 800baa2:	2b04      	cmp	r3, #4
 800baa4:	bf02      	ittt	eq
 800baa6:	68e5      	ldreq	r5, [r4, #12]
 800baa8:	6833      	ldreq	r3, [r6, #0]
 800baaa:	1aed      	subeq	r5, r5, r3
 800baac:	68a3      	ldr	r3, [r4, #8]
 800baae:	bf0c      	ite	eq
 800bab0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bab4:	2500      	movne	r5, #0
 800bab6:	4293      	cmp	r3, r2
 800bab8:	bfc4      	itt	gt
 800baba:	1a9b      	subgt	r3, r3, r2
 800babc:	18ed      	addgt	r5, r5, r3
 800babe:	2600      	movs	r6, #0
 800bac0:	341a      	adds	r4, #26
 800bac2:	42b5      	cmp	r5, r6
 800bac4:	d11a      	bne.n	800bafc <_printf_common+0xc8>
 800bac6:	2000      	movs	r0, #0
 800bac8:	e008      	b.n	800badc <_printf_common+0xa8>
 800baca:	2301      	movs	r3, #1
 800bacc:	4652      	mov	r2, sl
 800bace:	4641      	mov	r1, r8
 800bad0:	4638      	mov	r0, r7
 800bad2:	47c8      	blx	r9
 800bad4:	3001      	adds	r0, #1
 800bad6:	d103      	bne.n	800bae0 <_printf_common+0xac>
 800bad8:	f04f 30ff 	mov.w	r0, #4294967295
 800badc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bae0:	3501      	adds	r5, #1
 800bae2:	e7c6      	b.n	800ba72 <_printf_common+0x3e>
 800bae4:	18e1      	adds	r1, r4, r3
 800bae6:	1c5a      	adds	r2, r3, #1
 800bae8:	2030      	movs	r0, #48	@ 0x30
 800baea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800baee:	4422      	add	r2, r4
 800baf0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800baf4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800baf8:	3302      	adds	r3, #2
 800bafa:	e7c7      	b.n	800ba8c <_printf_common+0x58>
 800bafc:	2301      	movs	r3, #1
 800bafe:	4622      	mov	r2, r4
 800bb00:	4641      	mov	r1, r8
 800bb02:	4638      	mov	r0, r7
 800bb04:	47c8      	blx	r9
 800bb06:	3001      	adds	r0, #1
 800bb08:	d0e6      	beq.n	800bad8 <_printf_common+0xa4>
 800bb0a:	3601      	adds	r6, #1
 800bb0c:	e7d9      	b.n	800bac2 <_printf_common+0x8e>
	...

0800bb10 <_printf_i>:
 800bb10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb14:	7e0f      	ldrb	r7, [r1, #24]
 800bb16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bb18:	2f78      	cmp	r7, #120	@ 0x78
 800bb1a:	4691      	mov	r9, r2
 800bb1c:	4680      	mov	r8, r0
 800bb1e:	460c      	mov	r4, r1
 800bb20:	469a      	mov	sl, r3
 800bb22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bb26:	d807      	bhi.n	800bb38 <_printf_i+0x28>
 800bb28:	2f62      	cmp	r7, #98	@ 0x62
 800bb2a:	d80a      	bhi.n	800bb42 <_printf_i+0x32>
 800bb2c:	2f00      	cmp	r7, #0
 800bb2e:	f000 80d1 	beq.w	800bcd4 <_printf_i+0x1c4>
 800bb32:	2f58      	cmp	r7, #88	@ 0x58
 800bb34:	f000 80b8 	beq.w	800bca8 <_printf_i+0x198>
 800bb38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bb3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bb40:	e03a      	b.n	800bbb8 <_printf_i+0xa8>
 800bb42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bb46:	2b15      	cmp	r3, #21
 800bb48:	d8f6      	bhi.n	800bb38 <_printf_i+0x28>
 800bb4a:	a101      	add	r1, pc, #4	@ (adr r1, 800bb50 <_printf_i+0x40>)
 800bb4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bb50:	0800bba9 	.word	0x0800bba9
 800bb54:	0800bbbd 	.word	0x0800bbbd
 800bb58:	0800bb39 	.word	0x0800bb39
 800bb5c:	0800bb39 	.word	0x0800bb39
 800bb60:	0800bb39 	.word	0x0800bb39
 800bb64:	0800bb39 	.word	0x0800bb39
 800bb68:	0800bbbd 	.word	0x0800bbbd
 800bb6c:	0800bb39 	.word	0x0800bb39
 800bb70:	0800bb39 	.word	0x0800bb39
 800bb74:	0800bb39 	.word	0x0800bb39
 800bb78:	0800bb39 	.word	0x0800bb39
 800bb7c:	0800bcbb 	.word	0x0800bcbb
 800bb80:	0800bbe7 	.word	0x0800bbe7
 800bb84:	0800bc75 	.word	0x0800bc75
 800bb88:	0800bb39 	.word	0x0800bb39
 800bb8c:	0800bb39 	.word	0x0800bb39
 800bb90:	0800bcdd 	.word	0x0800bcdd
 800bb94:	0800bb39 	.word	0x0800bb39
 800bb98:	0800bbe7 	.word	0x0800bbe7
 800bb9c:	0800bb39 	.word	0x0800bb39
 800bba0:	0800bb39 	.word	0x0800bb39
 800bba4:	0800bc7d 	.word	0x0800bc7d
 800bba8:	6833      	ldr	r3, [r6, #0]
 800bbaa:	1d1a      	adds	r2, r3, #4
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	6032      	str	r2, [r6, #0]
 800bbb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bbb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bbb8:	2301      	movs	r3, #1
 800bbba:	e09c      	b.n	800bcf6 <_printf_i+0x1e6>
 800bbbc:	6833      	ldr	r3, [r6, #0]
 800bbbe:	6820      	ldr	r0, [r4, #0]
 800bbc0:	1d19      	adds	r1, r3, #4
 800bbc2:	6031      	str	r1, [r6, #0]
 800bbc4:	0606      	lsls	r6, r0, #24
 800bbc6:	d501      	bpl.n	800bbcc <_printf_i+0xbc>
 800bbc8:	681d      	ldr	r5, [r3, #0]
 800bbca:	e003      	b.n	800bbd4 <_printf_i+0xc4>
 800bbcc:	0645      	lsls	r5, r0, #25
 800bbce:	d5fb      	bpl.n	800bbc8 <_printf_i+0xb8>
 800bbd0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bbd4:	2d00      	cmp	r5, #0
 800bbd6:	da03      	bge.n	800bbe0 <_printf_i+0xd0>
 800bbd8:	232d      	movs	r3, #45	@ 0x2d
 800bbda:	426d      	negs	r5, r5
 800bbdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbe0:	4858      	ldr	r0, [pc, #352]	@ (800bd44 <_printf_i+0x234>)
 800bbe2:	230a      	movs	r3, #10
 800bbe4:	e011      	b.n	800bc0a <_printf_i+0xfa>
 800bbe6:	6821      	ldr	r1, [r4, #0]
 800bbe8:	6833      	ldr	r3, [r6, #0]
 800bbea:	0608      	lsls	r0, r1, #24
 800bbec:	f853 5b04 	ldr.w	r5, [r3], #4
 800bbf0:	d402      	bmi.n	800bbf8 <_printf_i+0xe8>
 800bbf2:	0649      	lsls	r1, r1, #25
 800bbf4:	bf48      	it	mi
 800bbf6:	b2ad      	uxthmi	r5, r5
 800bbf8:	2f6f      	cmp	r7, #111	@ 0x6f
 800bbfa:	4852      	ldr	r0, [pc, #328]	@ (800bd44 <_printf_i+0x234>)
 800bbfc:	6033      	str	r3, [r6, #0]
 800bbfe:	bf14      	ite	ne
 800bc00:	230a      	movne	r3, #10
 800bc02:	2308      	moveq	r3, #8
 800bc04:	2100      	movs	r1, #0
 800bc06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bc0a:	6866      	ldr	r6, [r4, #4]
 800bc0c:	60a6      	str	r6, [r4, #8]
 800bc0e:	2e00      	cmp	r6, #0
 800bc10:	db05      	blt.n	800bc1e <_printf_i+0x10e>
 800bc12:	6821      	ldr	r1, [r4, #0]
 800bc14:	432e      	orrs	r6, r5
 800bc16:	f021 0104 	bic.w	r1, r1, #4
 800bc1a:	6021      	str	r1, [r4, #0]
 800bc1c:	d04b      	beq.n	800bcb6 <_printf_i+0x1a6>
 800bc1e:	4616      	mov	r6, r2
 800bc20:	fbb5 f1f3 	udiv	r1, r5, r3
 800bc24:	fb03 5711 	mls	r7, r3, r1, r5
 800bc28:	5dc7      	ldrb	r7, [r0, r7]
 800bc2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bc2e:	462f      	mov	r7, r5
 800bc30:	42bb      	cmp	r3, r7
 800bc32:	460d      	mov	r5, r1
 800bc34:	d9f4      	bls.n	800bc20 <_printf_i+0x110>
 800bc36:	2b08      	cmp	r3, #8
 800bc38:	d10b      	bne.n	800bc52 <_printf_i+0x142>
 800bc3a:	6823      	ldr	r3, [r4, #0]
 800bc3c:	07df      	lsls	r7, r3, #31
 800bc3e:	d508      	bpl.n	800bc52 <_printf_i+0x142>
 800bc40:	6923      	ldr	r3, [r4, #16]
 800bc42:	6861      	ldr	r1, [r4, #4]
 800bc44:	4299      	cmp	r1, r3
 800bc46:	bfde      	ittt	le
 800bc48:	2330      	movle	r3, #48	@ 0x30
 800bc4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bc4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bc52:	1b92      	subs	r2, r2, r6
 800bc54:	6122      	str	r2, [r4, #16]
 800bc56:	f8cd a000 	str.w	sl, [sp]
 800bc5a:	464b      	mov	r3, r9
 800bc5c:	aa03      	add	r2, sp, #12
 800bc5e:	4621      	mov	r1, r4
 800bc60:	4640      	mov	r0, r8
 800bc62:	f7ff fee7 	bl	800ba34 <_printf_common>
 800bc66:	3001      	adds	r0, #1
 800bc68:	d14a      	bne.n	800bd00 <_printf_i+0x1f0>
 800bc6a:	f04f 30ff 	mov.w	r0, #4294967295
 800bc6e:	b004      	add	sp, #16
 800bc70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc74:	6823      	ldr	r3, [r4, #0]
 800bc76:	f043 0320 	orr.w	r3, r3, #32
 800bc7a:	6023      	str	r3, [r4, #0]
 800bc7c:	4832      	ldr	r0, [pc, #200]	@ (800bd48 <_printf_i+0x238>)
 800bc7e:	2778      	movs	r7, #120	@ 0x78
 800bc80:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bc84:	6823      	ldr	r3, [r4, #0]
 800bc86:	6831      	ldr	r1, [r6, #0]
 800bc88:	061f      	lsls	r7, r3, #24
 800bc8a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bc8e:	d402      	bmi.n	800bc96 <_printf_i+0x186>
 800bc90:	065f      	lsls	r7, r3, #25
 800bc92:	bf48      	it	mi
 800bc94:	b2ad      	uxthmi	r5, r5
 800bc96:	6031      	str	r1, [r6, #0]
 800bc98:	07d9      	lsls	r1, r3, #31
 800bc9a:	bf44      	itt	mi
 800bc9c:	f043 0320 	orrmi.w	r3, r3, #32
 800bca0:	6023      	strmi	r3, [r4, #0]
 800bca2:	b11d      	cbz	r5, 800bcac <_printf_i+0x19c>
 800bca4:	2310      	movs	r3, #16
 800bca6:	e7ad      	b.n	800bc04 <_printf_i+0xf4>
 800bca8:	4826      	ldr	r0, [pc, #152]	@ (800bd44 <_printf_i+0x234>)
 800bcaa:	e7e9      	b.n	800bc80 <_printf_i+0x170>
 800bcac:	6823      	ldr	r3, [r4, #0]
 800bcae:	f023 0320 	bic.w	r3, r3, #32
 800bcb2:	6023      	str	r3, [r4, #0]
 800bcb4:	e7f6      	b.n	800bca4 <_printf_i+0x194>
 800bcb6:	4616      	mov	r6, r2
 800bcb8:	e7bd      	b.n	800bc36 <_printf_i+0x126>
 800bcba:	6833      	ldr	r3, [r6, #0]
 800bcbc:	6825      	ldr	r5, [r4, #0]
 800bcbe:	6961      	ldr	r1, [r4, #20]
 800bcc0:	1d18      	adds	r0, r3, #4
 800bcc2:	6030      	str	r0, [r6, #0]
 800bcc4:	062e      	lsls	r6, r5, #24
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	d501      	bpl.n	800bcce <_printf_i+0x1be>
 800bcca:	6019      	str	r1, [r3, #0]
 800bccc:	e002      	b.n	800bcd4 <_printf_i+0x1c4>
 800bcce:	0668      	lsls	r0, r5, #25
 800bcd0:	d5fb      	bpl.n	800bcca <_printf_i+0x1ba>
 800bcd2:	8019      	strh	r1, [r3, #0]
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	6123      	str	r3, [r4, #16]
 800bcd8:	4616      	mov	r6, r2
 800bcda:	e7bc      	b.n	800bc56 <_printf_i+0x146>
 800bcdc:	6833      	ldr	r3, [r6, #0]
 800bcde:	1d1a      	adds	r2, r3, #4
 800bce0:	6032      	str	r2, [r6, #0]
 800bce2:	681e      	ldr	r6, [r3, #0]
 800bce4:	6862      	ldr	r2, [r4, #4]
 800bce6:	2100      	movs	r1, #0
 800bce8:	4630      	mov	r0, r6
 800bcea:	f7f4 fa79 	bl	80001e0 <memchr>
 800bcee:	b108      	cbz	r0, 800bcf4 <_printf_i+0x1e4>
 800bcf0:	1b80      	subs	r0, r0, r6
 800bcf2:	6060      	str	r0, [r4, #4]
 800bcf4:	6863      	ldr	r3, [r4, #4]
 800bcf6:	6123      	str	r3, [r4, #16]
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bcfe:	e7aa      	b.n	800bc56 <_printf_i+0x146>
 800bd00:	6923      	ldr	r3, [r4, #16]
 800bd02:	4632      	mov	r2, r6
 800bd04:	4649      	mov	r1, r9
 800bd06:	4640      	mov	r0, r8
 800bd08:	47d0      	blx	sl
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	d0ad      	beq.n	800bc6a <_printf_i+0x15a>
 800bd0e:	6823      	ldr	r3, [r4, #0]
 800bd10:	079b      	lsls	r3, r3, #30
 800bd12:	d413      	bmi.n	800bd3c <_printf_i+0x22c>
 800bd14:	68e0      	ldr	r0, [r4, #12]
 800bd16:	9b03      	ldr	r3, [sp, #12]
 800bd18:	4298      	cmp	r0, r3
 800bd1a:	bfb8      	it	lt
 800bd1c:	4618      	movlt	r0, r3
 800bd1e:	e7a6      	b.n	800bc6e <_printf_i+0x15e>
 800bd20:	2301      	movs	r3, #1
 800bd22:	4632      	mov	r2, r6
 800bd24:	4649      	mov	r1, r9
 800bd26:	4640      	mov	r0, r8
 800bd28:	47d0      	blx	sl
 800bd2a:	3001      	adds	r0, #1
 800bd2c:	d09d      	beq.n	800bc6a <_printf_i+0x15a>
 800bd2e:	3501      	adds	r5, #1
 800bd30:	68e3      	ldr	r3, [r4, #12]
 800bd32:	9903      	ldr	r1, [sp, #12]
 800bd34:	1a5b      	subs	r3, r3, r1
 800bd36:	42ab      	cmp	r3, r5
 800bd38:	dcf2      	bgt.n	800bd20 <_printf_i+0x210>
 800bd3a:	e7eb      	b.n	800bd14 <_printf_i+0x204>
 800bd3c:	2500      	movs	r5, #0
 800bd3e:	f104 0619 	add.w	r6, r4, #25
 800bd42:	e7f5      	b.n	800bd30 <_printf_i+0x220>
 800bd44:	0800be71 	.word	0x0800be71
 800bd48:	0800be82 	.word	0x0800be82

0800bd4c <memmove>:
 800bd4c:	4288      	cmp	r0, r1
 800bd4e:	b510      	push	{r4, lr}
 800bd50:	eb01 0402 	add.w	r4, r1, r2
 800bd54:	d902      	bls.n	800bd5c <memmove+0x10>
 800bd56:	4284      	cmp	r4, r0
 800bd58:	4623      	mov	r3, r4
 800bd5a:	d807      	bhi.n	800bd6c <memmove+0x20>
 800bd5c:	1e43      	subs	r3, r0, #1
 800bd5e:	42a1      	cmp	r1, r4
 800bd60:	d008      	beq.n	800bd74 <memmove+0x28>
 800bd62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd66:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd6a:	e7f8      	b.n	800bd5e <memmove+0x12>
 800bd6c:	4402      	add	r2, r0
 800bd6e:	4601      	mov	r1, r0
 800bd70:	428a      	cmp	r2, r1
 800bd72:	d100      	bne.n	800bd76 <memmove+0x2a>
 800bd74:	bd10      	pop	{r4, pc}
 800bd76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd7e:	e7f7      	b.n	800bd70 <memmove+0x24>

0800bd80 <memcpy>:
 800bd80:	440a      	add	r2, r1
 800bd82:	4291      	cmp	r1, r2
 800bd84:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd88:	d100      	bne.n	800bd8c <memcpy+0xc>
 800bd8a:	4770      	bx	lr
 800bd8c:	b510      	push	{r4, lr}
 800bd8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd96:	4291      	cmp	r1, r2
 800bd98:	d1f9      	bne.n	800bd8e <memcpy+0xe>
 800bd9a:	bd10      	pop	{r4, pc}

0800bd9c <_realloc_r>:
 800bd9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bda0:	4607      	mov	r7, r0
 800bda2:	4614      	mov	r4, r2
 800bda4:	460d      	mov	r5, r1
 800bda6:	b921      	cbnz	r1, 800bdb2 <_realloc_r+0x16>
 800bda8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdac:	4611      	mov	r1, r2
 800bdae:	f7ff bbad 	b.w	800b50c <_malloc_r>
 800bdb2:	b92a      	cbnz	r2, 800bdc0 <_realloc_r+0x24>
 800bdb4:	f7ff fc9c 	bl	800b6f0 <_free_r>
 800bdb8:	4625      	mov	r5, r4
 800bdba:	4628      	mov	r0, r5
 800bdbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdc0:	f000 f81a 	bl	800bdf8 <_malloc_usable_size_r>
 800bdc4:	4284      	cmp	r4, r0
 800bdc6:	4606      	mov	r6, r0
 800bdc8:	d802      	bhi.n	800bdd0 <_realloc_r+0x34>
 800bdca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bdce:	d8f4      	bhi.n	800bdba <_realloc_r+0x1e>
 800bdd0:	4621      	mov	r1, r4
 800bdd2:	4638      	mov	r0, r7
 800bdd4:	f7ff fb9a 	bl	800b50c <_malloc_r>
 800bdd8:	4680      	mov	r8, r0
 800bdda:	b908      	cbnz	r0, 800bde0 <_realloc_r+0x44>
 800bddc:	4645      	mov	r5, r8
 800bdde:	e7ec      	b.n	800bdba <_realloc_r+0x1e>
 800bde0:	42b4      	cmp	r4, r6
 800bde2:	4622      	mov	r2, r4
 800bde4:	4629      	mov	r1, r5
 800bde6:	bf28      	it	cs
 800bde8:	4632      	movcs	r2, r6
 800bdea:	f7ff ffc9 	bl	800bd80 <memcpy>
 800bdee:	4629      	mov	r1, r5
 800bdf0:	4638      	mov	r0, r7
 800bdf2:	f7ff fc7d 	bl	800b6f0 <_free_r>
 800bdf6:	e7f1      	b.n	800bddc <_realloc_r+0x40>

0800bdf8 <_malloc_usable_size_r>:
 800bdf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdfc:	1f18      	subs	r0, r3, #4
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	bfbc      	itt	lt
 800be02:	580b      	ldrlt	r3, [r1, r0]
 800be04:	18c0      	addlt	r0, r0, r3
 800be06:	4770      	bx	lr

0800be08 <_init>:
 800be08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be0a:	bf00      	nop
 800be0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be0e:	bc08      	pop	{r3}
 800be10:	469e      	mov	lr, r3
 800be12:	4770      	bx	lr

0800be14 <_fini>:
 800be14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be16:	bf00      	nop
 800be18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be1a:	bc08      	pop	{r3}
 800be1c:	469e      	mov	lr, r3
 800be1e:	4770      	bx	lr
