

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_853_28'
================================================================
* Date:           Thu Feb 13 17:40:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.293 us|  0.293 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_853_28  |       86|       86|        77|          2|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 77


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 1
  Pipeline-0 : II = 2, D = 77, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 80 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%hasValidChild = alloca i32 1"   --->   Operation 81 'alloca' 'hasValidChild' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%minX = alloca i32 1"   --->   Operation 82 'alloca' 'minX' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%maxX = alloca i32 1"   --->   Operation 83 'alloca' 'maxX' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%minY = alloca i32 1"   --->   Operation 84 'alloca' 'minY' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%maxY = alloca i32 1"   --->   Operation 85 'alloca' 'maxY' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%maxY_1 = alloca i32 1"   --->   Operation 86 'alloca' 'maxY_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%minY_1 = alloca i32 1"   --->   Operation 87 'alloca' 'minY_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%maxX_1 = alloca i32 1"   --->   Operation 88 'alloca' 'maxX_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%minX_1 = alloca i32 1"   --->   Operation 89 'alloca' 'minX_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_19, i32 0, i32 0, void @empty_7, i32 64, i32 2000, void @empty_23, void @empty_9, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln12_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln12"   --->   Operation 91 'read' 'trunc_ln12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%HBM_PTR_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %HBM_PTR"   --->   Operation 92 'read' 'HBM_PTR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2147483647, i32 %minX_1"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2147483648, i32 %maxX_1"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2147483647, i32 %minY_1"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2147483648, i32 %maxY_1"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2147483648, i32 %maxY"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2147483647, i32 %minY"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2147483648, i32 %maxX"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2147483647, i32 %minX"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %hasValidChild"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body904"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853]   --->   Operation 104 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.49ns)   --->   "%icmp_ln853 = icmp_eq  i3 %i_1, i3 6" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853]   --->   Operation 106 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 107 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.57ns)   --->   "%add_ln853 = add i3 %i_1, i3 1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853]   --->   Operation 108 'add' 'add_ln853' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln853 = br i1 %icmp_ln853, void %for.body904.split, void %for.end938.exitStub" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853]   --->   Operation 109 'br' 'br_ln853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%i_16_cast = zext i3 %i_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853]   --->   Operation 110 'zext' 'i_16_cast' <Predicate = (!icmp_ln853)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%newNode_child_addr = getelementptr i32 %newNode_child, i64 0, i64 %i_16_cast" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:855]   --->   Operation 111 'getelementptr' 'newNode_child_addr' <Predicate = (!icmp_ln853)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (0.69ns)   --->   "%childIndex = load i3 %newNode_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:855]   --->   Operation 112 'load' 'childIndex' <Predicate = (!icmp_ln853)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln853 = store i3 %add_ln853, i3 %i" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853]   --->   Operation 113 'store' 'store_ln853' <Predicate = (!icmp_ln853)> <Delay = 0.38>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln853 = br void %for.body904" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853]   --->   Operation 114 'br' 'br_ln853' <Predicate = (!icmp_ln853)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln822 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822]   --->   Operation 115 'specloopname' 'specloopname_ln822' <Predicate = (!icmp_ln853)> <Delay = 0.00>
ST_2 : Operation 116 [1/2] (0.69ns)   --->   "%childIndex = load i3 %newNode_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:855]   --->   Operation 116 'load' 'childIndex' <Predicate = (!icmp_ln853)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln856 = icmp_eq  i32 %childIndex, i32 4294967295" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:856]   --->   Operation 117 'icmp' 'icmp_ln856' <Predicate = (!icmp_ln853)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln856 = br i1 %icmp_ln856, void %if.then910, void %for.inc935" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:856]   --->   Operation 118 'br' 'br_ln856' <Predicate = (!icmp_ln853)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln859_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %childIndex, i6 0" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 119 'bitconcatenate' 'shl_ln859_1' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i38 %shl_ln859_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 120 'sext' 'sext_ln859' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln859_2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %childIndex, i3 0" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 121 'bitconcatenate' 'shl_ln859_2' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i35 %shl_ln859_2" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 122 'sext' 'sext_ln859_2' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.94ns)   --->   "%sub_ln859 = sub i39 %sext_ln859, i39 %sext_ln859_2" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 123 'sub' 'sub_ln859' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln859 = trunc i39 %sub_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 124 'trunc' 'trunc_ln859' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln859_1 = add i6 %trunc_ln859, i6 %trunc_ln12_read" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 125 'add' 'add_ln859_1' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i39 %sub_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 126 'sext' 'sext_ln859_3' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.14ns)   --->   "%add_ln859 = add i64 %sext_ln859_3, i64 %HBM_PTR_read" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 127 'add' 'add_ln859' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.61ns)   --->   "%icmp_ln859 = icmp_ugt  i6 %add_ln859_1, i6 8" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 128 'icmp' 'icmp_ln859' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln859, i32 6, i32 63" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 129 'partselect' 'trunc_ln' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.27ns)   --->   "%select_ln859 = select i1 %icmp_ln859, i32 2, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 130 'select' 'select_ln859' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln859 = br i1 %icmp_ln859, void %if.then910._crit_edge, void" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 131 'br' 'br_ln859' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i58 %trunc_ln" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 132 'sext' 'sext_ln859_1' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln859_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 0.00>
ST_4 : Operation 134 [70/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 134 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 135 [69/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 135 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 136 [68/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 136 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 137 [67/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 137 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 138 [66/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 138 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 139 [65/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 139 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 140 [64/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 140 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 141 [63/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 141 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 142 [62/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 142 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 143 [61/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 143 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 144 [60/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 144 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 145 [59/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 145 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 146 [58/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 146 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 147 [57/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 147 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 148 [56/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 148 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 149 [55/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 149 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 150 [54/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 150 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 151 [53/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 151 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 152 [52/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 152 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 153 [51/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 153 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 154 [50/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 154 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 155 [49/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 155 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 156 [48/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 156 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 157 [47/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 157 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 158 [46/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 158 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 159 [45/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 159 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 160 [44/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 160 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 161 [43/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 161 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 162 [42/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 162 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 163 [41/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 163 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 164 [40/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 164 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 165 [39/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 165 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 166 [38/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 166 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 167 [37/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 167 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 168 [36/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 168 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 169 [35/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 169 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 170 [34/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 170 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 171 [33/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 171 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 172 [32/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 172 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 173 [31/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 173 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 174 [30/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 174 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 175 [29/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 175 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 176 [28/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 176 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 177 [27/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 177 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 178 [26/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 178 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 179 [25/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 179 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 180 [24/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 180 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 181 [23/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 181 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 182 [22/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 182 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 183 [21/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 183 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 184 [20/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 184 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 185 [19/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 185 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 186 [18/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 186 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 187 [17/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 187 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 188 [16/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 188 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 189 [15/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 189 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 190 [14/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 190 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 191 [13/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 191 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 192 [12/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 192 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 193 [11/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 193 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 194 [10/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 194 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 195 [9/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 195 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 196 [8/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 196 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 197 [7/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 197 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 198 [6/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 198 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 199 [5/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 199 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 200 [4/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 200 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 201 [3/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 201 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 202 [2/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 202 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 203 [1/70] (2.43ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 %select_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 203 'readreq' 'empty_62' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 204 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 204 'read' 'gmem_addr_read' <Predicate = (!icmp_ln853 & !icmp_ln856)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 205 [1/1] (2.43ns)   --->   "%gmem_addr_read_1 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 205 'read' 'gmem_addr_read_1' <Predicate = (!icmp_ln853 & !icmp_ln856 & icmp_ln859)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln859 = br void %if.then910._crit_edge" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 206 'br' 'br_ln859' <Predicate = (!icmp_ln853 & !icmp_ln856 & icmp_ln859)> <Delay = 0.00>
ST_75 : Operation 238 [1/1] (0.00ns)   --->   "%hasValidChild_load = load i1 %hasValidChild"   --->   Operation 238 'load' 'hasValidChild_load' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 239 [1/1] (0.00ns)   --->   "%minX_load = load i32 %minX"   --->   Operation 239 'load' 'minX_load' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 240 [1/1] (0.00ns)   --->   "%maxX_load = load i32 %maxX"   --->   Operation 240 'load' 'maxX_load' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 241 [1/1] (0.00ns)   --->   "%minY_load = load i32 %minY"   --->   Operation 241 'load' 'minY_load' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 242 [1/1] (0.00ns)   --->   "%maxY_load = load i32 %maxY"   --->   Operation 242 'load' 'maxY_load' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 243 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %maxY_load"   --->   Operation 243 'write' 'write_ln0' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out1, i32 %minY_load"   --->   Operation 244 'write' 'write_ln0' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out2, i32 %maxX_load"   --->   Operation 245 'write' 'write_ln0' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out3, i32 %minX_load"   --->   Operation 246 'write' 'write_ln0' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %hasValidChild_2_out, i1 %hasValidChild_load"   --->   Operation 247 'write' 'write_ln0' <Predicate = (icmp_ln853)> <Delay = 0.00>
ST_75 : Operation 248 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 248 'ret' 'ret_ln0' <Predicate = (icmp_ln853)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 1.44>
ST_76 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln859)   --->   "%empty_61 = phi i512 %gmem_addr_read_1, void, i512 0, void %if.then910" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 207 'phi' 'empty_61' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_76 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln859)   --->   "%tmp_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512, i512 %empty_61, i512 %gmem_addr_read" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 208 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_76 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln859)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln859_1, i3 0" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 209 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_76 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln859)   --->   "%zext_ln859 = zext i9 %shl_ln" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 210 'zext' 'zext_ln859' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_76 : Operation 211 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln859 = lshr i1024 %tmp_s, i1024 %zext_ln859" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 211 'lshr' 'lshr_ln859' <Predicate = (!icmp_ln856)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 212 [1/1] (0.00ns)   --->   "%childNode_box_minX = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln859, i32 96, i32 127" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 212 'partselect' 'childNode_box_minX' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_76 : Operation 213 [1/1] (0.00ns)   --->   "%childNode_box_maxX = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln859, i32 128, i32 159" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 213 'partselect' 'childNode_box_maxX' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_76 : Operation 214 [1/1] (0.00ns)   --->   "%childNode_box_minY = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln859, i32 160, i32 191" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 214 'partselect' 'childNode_box_minY' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_76 : Operation 215 [1/1] (0.00ns)   --->   "%childNode_box_maxY = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln859, i32 192, i32 223" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859]   --->   Operation 215 'partselect' 'childNode_box_maxY' <Predicate = (!icmp_ln856)> <Delay = 0.00>

State 77 <SV = 76> <Delay = 1.47>
ST_77 : Operation 216 [1/1] (0.00ns)   --->   "%maxY_1_load = load i32 %maxY_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:864]   --->   Operation 216 'load' 'maxY_1_load' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_77 : Operation 217 [1/1] (0.00ns)   --->   "%minY_1_load = load i32 %minY_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:863]   --->   Operation 217 'load' 'minY_1_load' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_77 : Operation 218 [1/1] (0.00ns)   --->   "%maxX_1_load = load i32 %maxX_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:862]   --->   Operation 218 'load' 'maxX_1_load' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_77 : Operation 219 [1/1] (0.00ns)   --->   "%minX_1_load = load i32 %minX_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:861]   --->   Operation 219 'load' 'minX_1_load' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_77 : Operation 220 [1/1] (0.85ns)   --->   "%icmp_ln200 = icmp_slt  i32 %childNode_box_minX, i32 %minX_1_load" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200]   --->   Operation 220 'icmp' 'icmp_ln200' <Predicate = (!icmp_ln856)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 221 [1/1] (0.22ns)   --->   "%minX_2 = select i1 %icmp_ln200, i32 %childNode_box_minX, i32 %minX_1_load" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:861]   --->   Operation 221 'select' 'minX_2' <Predicate = (!icmp_ln856)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 222 [1/1] (0.85ns)   --->   "%icmp_ln224 = icmp_slt  i32 %maxX_1_load, i32 %childNode_box_maxX" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 222 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln856)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 223 [1/1] (0.22ns)   --->   "%maxX_2 = select i1 %icmp_ln224, i32 %childNode_box_maxX, i32 %maxX_1_load" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:862]   --->   Operation 223 'select' 'maxX_2' <Predicate = (!icmp_ln856)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 224 [1/1] (0.85ns)   --->   "%icmp_ln200_1 = icmp_slt  i32 %childNode_box_minY, i32 %minY_1_load" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200]   --->   Operation 224 'icmp' 'icmp_ln200_1' <Predicate = (!icmp_ln856)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 225 [1/1] (0.22ns)   --->   "%minY_2 = select i1 %icmp_ln200_1, i32 %childNode_box_minY, i32 %minY_1_load" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:863]   --->   Operation 225 'select' 'minY_2' <Predicate = (!icmp_ln856)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 226 [1/1] (0.85ns)   --->   "%icmp_ln224_1 = icmp_slt  i32 %maxY_1_load, i32 %childNode_box_maxY" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 226 'icmp' 'icmp_ln224_1' <Predicate = (!icmp_ln856)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 227 [1/1] (0.22ns)   --->   "%maxY_2 = select i1 %icmp_ln224_1, i32 %childNode_box_maxY, i32 %maxY_1_load" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:864]   --->   Operation 227 'select' 'maxY_2' <Predicate = (!icmp_ln856)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 228 [1/1] (0.38ns)   --->   "%store_ln869 = store i32 %minX_2, i32 %minX_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 228 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 229 [1/1] (0.38ns)   --->   "%store_ln869 = store i32 %maxX_2, i32 %maxX_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 229 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 230 [1/1] (0.38ns)   --->   "%store_ln869 = store i32 %minY_2, i32 %minY_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 230 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 231 [1/1] (0.38ns)   --->   "%store_ln869 = store i32 %maxY_2, i32 %maxY_1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 231 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 232 [1/1] (0.38ns)   --->   "%store_ln869 = store i32 %maxY_2, i32 %maxY" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 232 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 233 [1/1] (0.38ns)   --->   "%store_ln869 = store i32 %minY_2, i32 %minY" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 233 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 234 [1/1] (0.38ns)   --->   "%store_ln869 = store i32 %maxX_2, i32 %maxX" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 234 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 235 [1/1] (0.38ns)   --->   "%store_ln869 = store i32 %minX_2, i32 %minX" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 235 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 236 [1/1] (0.38ns)   --->   "%store_ln869 = store i1 1, i1 %hasValidChild" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 236 'store' 'store_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.38>
ST_77 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln869 = br void %for.inc935" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869]   --->   Operation 237 'br' 'br_ln869' <Predicate = (!icmp_ln856)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.959ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853) on local variable 'i' [35]  (0 ns)
	'add' operation ('add_ln853', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853) [39]  (0.572 ns)
	'store' operation ('store_ln853', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853) of variable 'add_ln853', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853 on local variable 'i' [102]  (0.387 ns)

 <State 2>: 2.35ns
The critical path consists of the following:
	'load' operation ('childIndex', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:855) on array 'newNode_child' [45]  (0.699 ns)
	'sub' operation ('sub_ln859', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [53]  (0.943 ns)
	'add' operation ('add_ln859_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [57]  (0.706 ns)

 <State 3>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln859', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [56]  (1.15 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [61]  (0 ns)
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [63]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [64]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [67]  (2.43 ns)

 <State 76>: 1.44ns
The critical path consists of the following:
	'phi' operation ('empty_61', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) with incoming values : ('gmem_addr_read_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [70]  (0 ns)
	'lshr' operation ('lshr_ln859', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) [78]  (1.44 ns)

 <State 77>: 1.47ns
The critical path consists of the following:
	'load' operation ('minX_1_load', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:861) on local variable 'minX' [74]  (0 ns)
	'icmp' operation ('icmp_ln200', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200) [83]  (0.859 ns)
	'select' operation ('minX', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:861) [84]  (0.227 ns)
	'store' operation ('store_ln869', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:869) of variable 'minX', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:861 on local variable 'minX' [91]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
