#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,189,82,77,111,211,64,16,29,59,142,219,132,182,142,
    42,206,136,163,197,161,171,34,229,134,16,109,210,222,2,52,
    233,133,92,44,199,158,36,46,222,108,216,93,67,125,46,191,
    128,63,12,51,155,175,90,72,28,241,218,79,243,222,174,71,
    111,102,39,131,237,211,162,239,195,107,0,51,164,32,167,215,
    131,18,224,158,35,31,74,15,164,15,83,31,60,230,45,40,
    91,32,3,152,6,196,3,192,0,230,30,228,109,248,9,240,
    4,240,101,218,134,60,132,73,124,68,137,138,223,244,196,30,
    69,150,225,205,38,236,16,76,10,249,105,246,128,153,221,72,
    103,4,227,106,86,15,212,202,106,85,150,168,157,52,28,93,
    37,7,41,123,110,246,154,205,254,162,0,1,166,30,91,38,
    127,228,122,218,98,71,15,109,246,253,68,52,116,244,136,109,
    179,66,101,28,255,165,116,156,210,221,253,242,162,73,79,154,
    244,180,73,207,154,52,130,241,36,14,184,26,54,105,94,17,
    72,148,98,173,149,85,153,42,69,179,162,139,229,210,114,65,
    5,23,27,247,184,19,199,4,73,178,74,37,38,137,237,58,
    34,85,94,149,76,57,175,173,215,232,244,236,241,49,89,98,
    154,83,171,218,68,63,167,58,149,246,100,211,180,9,126,171,
    112,149,209,214,41,95,167,76,19,179,87,66,82,6,117,86,
    162,177,17,133,154,55,140,77,202,212,210,126,109,123,78,51,
    107,181,50,184,23,57,203,8,141,73,23,120,93,205,231,148,
    37,122,118,236,86,43,57,44,180,179,78,233,238,21,147,206,
    246,192,134,113,125,50,93,229,169,85,186,190,171,176,66,103,
    213,234,98,177,64,237,132,152,27,113,0,115,71,32,150,74,
    162,248,110,228,91,145,169,74,27,252,161,244,87,113,51,184,
    233,95,94,138,5,202,126,34,83,99,81,139,89,85,148,185,
    184,26,143,196,191,186,189,174,221,173,112,187,204,75,130,208,
    227,21,121,231,180,162,237,250,24,135,187,25,149,253,139,53,
    119,213,56,175,196,246,67,59,118,67,203,183,112,200,62,246,
    119,183,254,95,42,113,221,126,183,25,141,247,108,199,176,239,
    174,215,243,122,254,31,19,51,227,117,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/vsm2/coursework/ECE511/gem5_master/build/ARM/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    490,
    982);

} // anonymous namespace
