#define HDMIRX_P0_DTOP_DEP_MISC_BASE 0x170900
//Page P0_HDMIRX_DTOP_DEP_MISC
#define REG_0000_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x00)//0x1709_00h
    #define REG_0000_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DTOP_DEP_SW_RST Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0004_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x02)//0x1709_01h
    #define REG_0004_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DTOP_DEP_MISC_CLK_DET_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0010_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x08)//0x1709_04h
    #define REG_0010_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_0_STABLE_DET_PERIOD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0010_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_0_STABLE_DET_TIMES Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0014_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x0a)//0x1709_05h
    #define REG_0014_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_0_STABLE_DET_TOL Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0014_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_0_STABLE_DET_OVF_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0014_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_0_STABLE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0018_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x0c)//0x1709_06h
    #define REG_0018_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_1_STABLE_DET_PERIOD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0018_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_1_STABLE_DET_TIMES Fld(4,8,AC_MSKB1)//[11:8]
#define REG_001C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x0e)//0x1709_07h
    #define REG_001C_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_1_STABLE_DET_TOL Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_001C_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_1_STABLE_DET_OVF_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_001C_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_1_STABLE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x10)//0x1709_08h
    #define REG_0020_P0_HDMIRX_DTOP_DEP_MISC_REG_DTOP_DEP_MISC_IRQ_MASK_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0024_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x12)//0x1709_09h
    #define REG_0024_P0_HDMIRX_DTOP_DEP_MISC_REG_DTOP_DEP_MISC_IRQ_MASK_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0028_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x14)//0x1709_0ah
    #define REG_0028_P0_HDMIRX_DTOP_DEP_MISC_REG_DTOP_DEP_MISC_IRQ_FORCE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_002C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x16)//0x1709_0bh
    #define REG_002C_P0_HDMIRX_DTOP_DEP_MISC_REG_DTOP_DEP_MISC_IRQ_FORCE_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0030_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x18)//0x1709_0ch
    #define REG_0030_P0_HDMIRX_DTOP_DEP_MISC_REG_DTOP_DEP_MISC_IRQ_STATUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x1a)//0x1709_0dh
    #define REG_0034_P0_HDMIRX_DTOP_DEP_MISC_REG_DTOP_DEP_MISC_IRQ_STATUS_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0040_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x20)//0x1709_10h
    #define REG_0040_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_PIX_REP_1P_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0044_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x22)//0x1709_11h
    #define REG_0044_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_PIX_RCV_MUX_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0048_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x24)//0x1709_12h
    #define REG_0048_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_PIX_TMDSPLL_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_004C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x26)//0x1709_13h
    #define REG_004C_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_PIX_XC_MUX_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0068_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x34)//0x1709_1ah
    #define REG_0068_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_TIMING_DET_DEP_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0070_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x38)//0x1709_1ch
    #define REG_0070_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_0_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0074_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x3a)//0x1709_1dh
    #define REG_0074_P0_HDMIRX_DTOP_DEP_MISC_REG_CLK_DEP_MISC_1_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0080_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x40)//0x1709_20h
    #define REG_0080_P0_HDMIRX_DTOP_DEP_MISC_REG_DITHER_FORCE_YCBCR_BLACK Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0080_P0_HDMIRX_DTOP_DEP_MISC_REG_DITHER_VIDEO_BLANK_TST Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0080_P0_HDMIRX_DTOP_DEP_MISC_REG_DITHER_DIS_FULL_BLACK Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0080_P0_HDMIRX_DTOP_DEP_MISC_REG_DITHER_ROUND_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0080_P0_HDMIRX_DTOP_DEP_MISC_REG_DITH_SEL_DVI Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0080_P0_HDMIRX_DTOP_DEP_MISC_REG_DITH_SEED_RST Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0084_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x42)//0x1709_21h
    #define REG_0084_P0_HDMIRX_DTOP_DEP_MISC_REG_BYPASS_422TO444 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0084_P0_HDMIRX_DTOP_DEP_MISC_REG_FORCE_422TO444 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0084_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_422_TESTBUS_SEL Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0090_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x48)//0x1709_24h
    #define REG_0090_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_FEED_RCV_I_MD_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0090_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_FEED_RCV_I_MD_POL Fld(2,2,AC_MSKB0)//[3:2]
#define REG_00A0_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x50)//0x1709_28h
    #define REG_00A0_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_VIDEO_OUT_SEL_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00A0_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_VIDEO_OUT_SEL_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00A0_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_VIDEO_FIELD_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00A0_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_VMUTE_EN Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00A4_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x52)//0x1709_29h
    #define REG_00A4_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_AVMUTE_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B8_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x5c)//0x1709_2eh
    #define REG_00B8_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DTOP_DEP_TESTBUS_SEL Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00C0_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x60)//0x1709_30h
    #define REG_00C0_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_CRC_RESULT_B Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C4_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x62)//0x1709_31h
    #define REG_00C4_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_CRC_RESULT_G Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C8_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x64)//0x1709_32h
    #define REG_00C8_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_CRC_RESULT_R Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00CC_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x66)//0x1709_33h
    #define REG_00CC_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_CRC_CNT_B Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00CC_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_CRC_CNT_G Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00CC_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_CRC_CNT_R Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00CC_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_CRC_PIX_PER_CYCLE Fld(3,12,AC_MSKB1)//[14:12]
#define REG_00D0_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x68)//0x1709_34h
    #define REG_00D0_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_CRC_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00D0_P0_HDMIRX_DTOP_DEP_MISC_REG_CRC_SW_CLEAR Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00D0_P0_HDMIRX_DTOP_DEP_MISC_REG_CRC_VSYNC_CLEAR Fld(1,2,AC_MSKB0)//[2:2]
#define REG_00D4_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x6a)//0x1709_35h
    #define REG_00D4_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_VDATA_CH0_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00D4_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_VDATA_CH1_SEL Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00D4_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_VDATA_CH2_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00D4_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_CNT_FRAME_RATE_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00D4_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_FRAME_RATE_UPDATE_SEL Fld(1,13,AC_MSKB1)//[13:13]
#define REG_00D8_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x6c)//0x1709_36h
    #define REG_00D8_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_CNT_FRAME_RATE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00DC_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x6e)//0x1709_37h
    #define REG_00DC_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_CNT_FRAME_RATE_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x80)//0x1709_40h
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_DET_PIX_PER_CYCLE Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_V_POL_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_V_POL_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_H_POL_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_H_POL_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_I_MD_DET_CONDI_EN Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_FIELD_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0100_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_FIELD_INV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0104_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x82)//0x1709_41h
    #define REG_0104_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_V_BACK_PORCH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x84)//0x1709_42h
    #define REG_0108_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HTT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x86)//0x1709_43h
    #define REG_010C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VTT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x88)//0x1709_44h
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VTT_1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_DET_NO_SIGNAL_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_DET_NO_SIGNAL_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_TESTBUS_SEL Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_STABLE_RPT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_VS_POL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_HS_POL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_FIELD_NON_MATCH Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_DET_I_MD_ODD_FIELD Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_DET_I_MD_VTT_EQ Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0110_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_SRC_DET_I_MD_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0114_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x8a)//0x1709_45h
    #define REG_0114_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HDE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x8c)//0x1709_46h
    #define REG_0118_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VDE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x8e)//0x1709_47h
    #define REG_011C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HS_LENGTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x90)//0x1709_48h
    #define REG_0120_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VS_LENGTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0124_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x92)//0x1709_49h
    #define REG_0124_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_H_FRONT_PORCH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x94)//0x1709_4ah
    #define REG_0128_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_V_FRONT_PORCH_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x96)//0x1709_4bh
    #define REG_012C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_V_FRONT_PORCH_1 Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0134_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x9a)//0x1709_4dh
    #define REG_0134_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HDE_STABLE_CNT Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HTT_STABLE_CNT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x9c)//0x1709_4eh
    #define REG_0138_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VDE_STABLE_CNT Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0138_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VTT_STABLE_CNT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0138_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HDE_STABLE_TOL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0138_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HTT_STABLE_TOL Fld(4,12,AC_MSKB1)//[15:12]
#define REG_013C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0x9e)//0x1709_4fh
    #define REG_013C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VDE_STABLE_TOL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_013C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VTT_STABLE_TOL Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_013C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HDE_STABLE_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_013C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_HTT_STABLE_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_013C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VDE_STABLE_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_013C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_VTT_STABLE_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_013C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_STABLE_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_013C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TIMING_DET_STABLE_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_015C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xae)//0x1709_57h
    #define REG_015C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TMDS_HS_POL_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_015C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TMDS_HS_POL_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_015C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TMDS_VS_POL_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_015C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_TMDS_VS_POL_OVE Fld(1,3,AC_MSKB0)//[3:3]
#define REG_0180_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xc0)//0x1709_60h
    #define REG_0180_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_MISC_RSV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xc2)//0x1709_61h
    #define REG_0184_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_MISC_RSV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xc4)//0x1709_62h
    #define REG_0188_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_MISC_RSV_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xc6)//0x1709_63h
    #define REG_018C_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_MISC_RSV_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xd0)//0x1709_68h
    #define REG_01A0_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_MISC_RSV_RD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xd2)//0x1709_69h
    #define REG_01A4_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_MISC_RSV_RD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xd4)//0x1709_6ah
    #define REG_01A8_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_MISC_RSV_RD_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xd6)//0x1709_6bh
    #define REG_01AC_P0_HDMIRX_DTOP_DEP_MISC_REG_HDMIRX_DEP_MISC_RSV_RD_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B0_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xd8)//0x1709_6ch
    #define REG_01B0_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_DAT_CH0 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01B4_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xda)//0x1709_6dh
    #define REG_01B4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_DAT_CH1 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01B8_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xdc)//0x1709_6eh
    #define REG_01B8_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_DAT_CH2 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01BC_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xde)//0x1709_6fh
    #define REG_01BC_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_DAT_CH0_CR Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01C0_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xe0)//0x1709_70h
    #define REG_01C0_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_EN_CNT Fld(16,0,AC_FULLW10)//[15:0]
//below TBD
#define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC (HDMIRX_P0_DTOP_DEP_MISC_BASE +0xe2)//0x1709_71h
    #define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_ON Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_SW_CLR Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_MODE Fld(3,2,AC_MSKB0)//[4:2]
    #define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_VMUTE_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_AVMUTE_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_5V_MUTE_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_ERR_OF_MUTE_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01C4_P0_HDMIRX_DTOP_DEP_MISC_REG_FASTMUTE_TO_SC_ONLY Fld(1,9,AC_MSKB1)//[9:9]
