INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 16:12:11 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 fork1/generateBlocks[1].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muli4/multiply_unit/q2_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.513ns (16.707%)  route 2.558ns (83.293%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=649, unset)          0.537     0.537    fork1/generateBlocks[1].regblock/clk
                         FDPE                                         r  fork1/generateBlocks[1].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  fork1/generateBlocks[1].regblock/reg_value_reg/Q
                         net (fo=5, unplaced)         0.555     1.267    tehb16/reg_value_5
                         LUT6 (Prop_lut6_I0_O)        0.123     1.390 r  tehb16/full_reg_i_2__6/O
                         net (fo=8, unplaced)         0.308     1.698    control_merge7/fork_C1/generateBlocks[0].regblock/readyArray_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.741 f  control_merge7/fork_C1/generateBlocks[0].regblock/full_reg_i_3__2/O
                         net (fo=8, unplaced)         0.308     2.049    control_merge7/fork_C1/generateBlocks[0].regblock/full_reg_reg_0
                         LUT2 (Prop_lut2_I0_O)        0.043     2.092 f  control_merge7/fork_C1/generateBlocks[0].regblock/Tail[1]_i_2/O
                         net (fo=22, unplaced)        0.332     2.424    control_merge7/fork_C1/generateBlocks[1].regblock/reg_value_reg_11
                         LUT6 (Prop_lut6_I4_O)        0.043     2.467 r  control_merge7/fork_C1/generateBlocks[1].regblock/full_reg_i_3__8/O
                         net (fo=8, unplaced)         0.308     2.775    mux9/tehb1/data_reg_reg[5]_1
                         LUT5 (Prop_lut5_I3_O)        0.043     2.818 r  mux9/tehb1/data_reg[0]_i_1__2/O
                         net (fo=2, unplaced)         0.281     3.099    mux11/tehb1/data_reg_reg[5]_0[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     3.142 r  mux11/tehb1/q2_reg_i_7/O
                         net (fo=2, unplaced)         0.466     3.608    muli4/multiply_unit/A[0]
                         DSP48E1                                      r  muli4/multiply_unit/q2_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=649, unset)          0.510     4.510    muli4/multiply_unit/clk
                         DSP48E1                                      r  muli4/multiply_unit/q2_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     4.214    muli4/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  0.606    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2491.977 ; gain = 253.887 ; free physical = 187891 ; free virtual = 249405
