{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706469861241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706469861242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 28 20:24:21 2024 " "Processing started: Sun Jan 28 20:24:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706469861242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706469861242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706469861242 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1706469861604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_shift_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_shift_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_shift_display-behav " "Found design unit 1: keyboard_shift_display-behav" {  } { { "keyboard_shift_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/keyboard_shift_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861920 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_shift_display " "Found entity 1: keyboard_shift_display" {  } { { "keyboard_shift_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/keyboard_shift_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scancode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scancode_decoder-behav " "Found design unit 1: scancode_decoder-behav" {  } { { "scancode_decoder.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/scancode_decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861922 ""} { "Info" "ISGN_ENTITY_NAME" "1 scancode_decoder " "Found entity 1: scancode_decoder" {  } { { "scancode_decoder.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/scancode_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_display-behav " "Found design unit 1: keyboard_display-behav" {  } { { "keyboard_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/keyboard_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861924 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_display " "Found entity 1: keyboard_display" {  } { { "keyboard_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/keyboard_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/calculator/globals.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/13.0sp1/projects/calculator/globals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 globals " "Found design unit 1: globals" {  } { { "../../../projects/calculator/globals.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/globals.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/calculator/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projects/calculator/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-behav " "Found design unit 1: keyboard-behav" {  } { { "../../../projects/calculator/keyboard.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/keyboard.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861929 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../../../projects/calculator/keyboard.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/keyboard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_shift_reg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_shift_reg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_shift_reg_display-behav " "Found design unit 1: dec_shift_reg_display-behav" {  } { { "dec_shift_reg_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec_shift_reg_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861931 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_shift_reg_display " "Found entity 1: dec_shift_reg_display" {  } { { "dec_shift_reg_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec_shift_reg_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_shift_reg-behav " "Found design unit 1: dec_shift_reg-behav" {  } { { "dec_shift_reg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec_shift_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861933 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_shift_reg " "Found entity 1: dec_shift_reg" {  } { { "dec_shift_reg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec_shift_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_16_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_16_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_16_display-behav " "Found design unit 1: seven_seg_16_display-behav" {  } { { "seven_seg_16_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/seven_seg_16_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861935 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_16_display " "Found entity 1: seven_seg_16_display" {  } { { "seven_seg_16_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/seven_seg_16_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec16_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec16_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec16_to_7seg-behav " "Found design unit 1: dec16_to_7seg-behav" {  } { { "dec16_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861937 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec16_to_7seg " "Found entity 1: dec16_to_7seg" {  } { { "dec16_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec8_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec8_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec8_to_7seg-behav " "Found design unit 1: dec8_to_7seg-behav" {  } { { "dec8_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861940 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec8_to_7seg " "Found entity 1: dec8_to_7seg" {  } { { "dec8_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/calculator/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projects/calculator/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behav " "Found design unit 1: reg-behav" {  } { { "../../../projects/calculator/reg.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861942 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../../projects/calculator/reg.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/calculator/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projects/calculator/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-behav " "Found design unit 1: oneshot-behav" {  } { { "../../../projects/calculator/oneshot.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/oneshot.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861944 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "../../../projects/calculator/oneshot.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/oneshot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_display-behav " "Found design unit 1: led_display-behav" {  } { { "led_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/led_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861946 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_display " "Found entity 1: led_display" {  } { { "led_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/led_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-behav " "Found design unit 1: bcd_to_7seg-behav" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/bcd_to_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861948 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/bcd_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-behav " "Found design unit 1: seven_seg_display-behav" {  } { { "seven_seg_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/seven_seg_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861950 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/seven_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central_logic-behav " "Found design unit 1: central_logic-behav" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861952 ""} { "Info" "ISGN_ENTITY_NAME" "1 central_logic " "Found entity 1: central_logic" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator-behav " "Found design unit 1: calculator-behav" {  } { { "calculator.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/calculator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861954 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/calculator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469861954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469861954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706469862081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operator calculator.vhd(30) " "Verilog HDL or VHDL warning at calculator.vhd(30): object \"operator\" assigned a value but never read" {  } { { "calculator.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/calculator.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1706469862091 "|calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "keyboard keyboard:p1 A:behav " "Elaborating entity \"keyboard\" using architecture \"A:behav\" for hierarchy \"keyboard:p1\"" {  } { { "calculator.vhd" "p1" { Text "C:/altera/13.0sp1/quartus/projects/calculator/calculator.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "oneshot keyboard:p1\|oneshot:U1 A:behav " "Elaborating entity \"oneshot\" using architecture \"A:behav\" for hierarchy \"keyboard:p1\|oneshot:U1\"" {  } { { "../../../projects/calculator/keyboard.vhd" "U1" { Text "C:/altera/13.0sp1/projects/calculator/keyboard.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862128 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check_pulse oneshot.vhd(25) " "VHDL Process Statement warning at oneshot.vhd(25): signal \"check_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../projects/calculator/oneshot.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/oneshot.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862143 "|dec_shift_reg_display|oneshot:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state oneshot.vhd(23) " "VHDL Process Statement warning at oneshot.vhd(23): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/calculator/oneshot.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/oneshot.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706469862143 "|dec_shift_reg_display|oneshot:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "check_pulse oneshot.vhd(23) " "VHDL Process Statement warning at oneshot.vhd(23): inferring latch(es) for signal or variable \"check_pulse\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/calculator/oneshot.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/oneshot.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706469862143 "|dec_shift_reg_display|oneshot:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_pulse oneshot.vhd(23) " "Inferred latch for \"check_pulse\" at oneshot.vhd(23)" {  } { { "../../../projects/calculator/oneshot.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/oneshot.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706469862143 "|dec_shift_reg_display|oneshot:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state oneshot.vhd(23) " "Inferred latch for \"next_state\" at oneshot.vhd(23)" {  } { { "../../../projects/calculator/oneshot.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/oneshot.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706469862143 "|dec_shift_reg_display|oneshot:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "scancode_decoder scancode_decoder:p2 A:behav " "Elaborating entity \"scancode_decoder\" using architecture \"A:behav\" for hierarchy \"scancode_decoder:p2\"" {  } { { "calculator.vhd" "p2" { Text "C:/altera/13.0sp1/quartus/projects/calculator/calculator.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862145 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keytrigger_s scancode_decoder.vhd(45) " "VHDL Process Statement warning at scancode_decoder.vhd(45): signal \"keytrigger_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scancode_decoder.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/scancode_decoder.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862157 "|calculator|scancode_decoder:p2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "central_logic central_logic:p4 A:behav " "Elaborating entity \"central_logic\" using architecture \"A:behav\" for hierarchy \"central_logic:p4\"" {  } { { "calculator.vhd" "p4" { Text "C:/altera/13.0sp1/quartus/projects/calculator/calculator.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862159 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state central_logic.vhd(32) " "VHDL Process Statement warning at central_logic.vhd(32): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862161 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyevent central_logic.vhd(47) " "VHDL Process Statement warning at central_logic.vhd(47): signal \"keyevent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862161 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyevent central_logic.vhd(70) " "VHDL Process Statement warning at central_logic.vhd(70): signal \"keyevent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862162 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyevent central_logic.vhd(82) " "VHDL Process Statement warning at central_logic.vhd(82): signal \"keyevent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862162 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_operator central_logic.vhd(41) " "VHDL Process Statement warning at central_logic.vhd(41): inferring latch(es) for signal or variable \"next_operator\", which holds its previous value in one or more paths through the process" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706469862162 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state central_logic.vhd(93) " "VHDL Process Statement warning at central_logic.vhd(93): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_result central_logic.vhd(100) " "VHDL Process Statement warning at central_logic.vhd(100): signal \"next_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand1_s central_logic.vhd(101) " "VHDL Process Statement warning at central_logic.vhd(101): signal \"operand1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand2_s central_logic.vhd(102) " "VHDL Process Statement warning at central_logic.vhd(102): signal \"operand2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyevent central_logic.vhd(105) " "VHDL Process Statement warning at central_logic.vhd(105): signal \"keyevent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state central_logic.vhd(106) " "VHDL Process Statement warning at central_logic.vhd(106): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keytrigger central_logic.vhd(108) " "VHDL Process Statement warning at central_logic.vhd(108): signal \"keytrigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keytrigger central_logic.vhd(112) " "VHDL Process Statement warning at central_logic.vhd(112): signal \"keytrigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyevent central_logic.vhd(126) " "VHDL Process Statement warning at central_logic.vhd(126): signal \"keyevent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_operator central_logic.vhd(127) " "VHDL Process Statement warning at central_logic.vhd(127): signal \"next_operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand1_s central_logic.vhd(128) " "VHDL Process Statement warning at central_logic.vhd(128): signal \"operand1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand2_s central_logic.vhd(129) " "VHDL Process Statement warning at central_logic.vhd(129): signal \"operand2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand1_s central_logic.vhd(130) " "VHDL Process Statement warning at central_logic.vhd(130): signal \"operand1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862163 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand2_s central_logic.vhd(131) " "VHDL Process Statement warning at central_logic.vhd(131): signal \"operand2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862164 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand1_s central_logic.vhd(132) " "VHDL Process Statement warning at central_logic.vhd(132): signal \"operand1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862164 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand2_s central_logic.vhd(133) " "VHDL Process Statement warning at central_logic.vhd(133): signal \"operand2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862164 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand1_s central_logic.vhd(134) " "VHDL Process Statement warning at central_logic.vhd(134): signal \"operand1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862165 "|calculator|central_logic:p4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand2_s central_logic.vhd(135) " "VHDL Process Statement warning at central_logic.vhd(135): signal \"operand2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706469862165 "|calculator|central_logic:p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operator.DIV central_logic.vhd(41) " "Inferred latch for \"next_operator.DIV\" at central_logic.vhd(41)" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706469862166 "|calculator|central_logic:p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operator.MUL central_logic.vhd(41) " "Inferred latch for \"next_operator.MUL\" at central_logic.vhd(41)" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706469862166 "|calculator|central_logic:p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operator.SUB central_logic.vhd(41) " "Inferred latch for \"next_operator.SUB\" at central_logic.vhd(41)" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706469862166 "|calculator|central_logic:p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operator.ADD central_logic.vhd(41) " "Inferred latch for \"next_operator.ADD\" at central_logic.vhd(41)" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706469862166 "|calculator|central_logic:p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operator.UNDEF central_logic.vhd(41) " "Inferred latch for \"next_operator.UNDEF\" at central_logic.vhd(41)" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706469862166 "|calculator|central_logic:p4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec_shift_reg central_logic:p4\|dec_shift_reg:operand_1 A:behav " "Elaborating entity \"dec_shift_reg\" using architecture \"A:behav\" for hierarchy \"central_logic:p4\|dec_shift_reg:operand_1\"" {  } { { "central_logic.vhd" "operand_1" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg central_logic:p4\|dec_shift_reg:operand_1\|reg:U1 A:behav " "Elaborating entity \"reg\" using architecture \"A:behav\" for hierarchy \"central_logic:p4\|dec_shift_reg:operand_1\|reg:U1\"" {  } { { "dec_shift_reg.vhd" "U1" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec_shift_reg.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec16_to_7seg dec16_to_7seg:result_s A:behav " "Elaborating entity \"dec16_to_7seg\" using architecture \"A:behav\" for hierarchy \"dec16_to_7seg:result_s\"" {  } { { "calculator.vhd" "result_s" { Text "C:/altera/13.0sp1/quartus/projects/calculator/calculator.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862208 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "int dec16_to_7seg.vhd(21) " "VHDL Signal Declaration warning at dec16_to_7seg.vhd(21): used explicit default value for signal \"int\" because signal was never assigned a value" {  } { { "dec16_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1706469862209 "|calculator|dec16_to_7seg:result_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec8_to_7seg dec16_to_7seg:result_s\|dec8_to_7seg:U1 A:behav " "Elaborating entity \"dec8_to_7seg\" using architecture \"A:behav\" for hierarchy \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\"" {  } { { "dec16_to_7seg.vhd" "U1" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd_to_7seg dec16_to_7seg:result_s\|dec8_to_7seg:U1\|bcd_to_7seg:U1 A:behav " "Elaborating entity \"bcd_to_7seg\" using architecture \"A:behav\" for hierarchy \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|bcd_to_7seg:U1\"" {  } { { "dec8_to_7seg.vhd" "U1" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469862231 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "central_logic:p4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"central_logic:p4\|Mult0\"" {  } { { "central_logic.vhd" "Mult0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "central_logic:p4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"central_logic:p4\|Div0\"" {  } { { "central_logic.vhd" "Div0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec16_to_7seg:result_s\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec16_to_7seg:result_s\|Mod0\"" {  } { { "dec16_to_7seg.vhd" "Mod0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec16_to_7seg:result_s\|dec8_to_7seg:U2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec16_to_7seg:result_s\|dec8_to_7seg:U2\|Mod0\"" {  } { { "dec8_to_7seg.vhd" "Mod0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec16_to_7seg:result_s\|dec8_to_7seg:U2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec16_to_7seg:result_s\|dec8_to_7seg:U2\|Div0\"" {  } { { "dec8_to_7seg.vhd" "Div0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec16_to_7seg:result_s\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec16_to_7seg:result_s\|Div0\"" {  } { { "dec16_to_7seg.vhd" "Div0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|Mod0\"" {  } { { "dec8_to_7seg.vhd" "Mod0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|Div0\"" {  } { { "dec8_to_7seg.vhd" "Div0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec8_to_7seg:operand_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec8_to_7seg:operand_2\|Mod0\"" {  } { { "dec8_to_7seg.vhd" "Mod0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec8_to_7seg:operand_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec8_to_7seg:operand_2\|Div0\"" {  } { { "dec8_to_7seg.vhd" "Div0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec8_to_7seg:operand_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec8_to_7seg:operand_1\|Mod0\"" {  } { { "dec8_to_7seg.vhd" "Mod0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec8_to_7seg:operand_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec8_to_7seg:operand_1\|Div0\"" {  } { { "dec8_to_7seg.vhd" "Div0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469862885 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1706469862885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "central_logic:p4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"central_logic:p4\|lpm_mult:Mult0\"" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "central_logic:p4\|lpm_mult:Mult0 " "Instantiated megafunction \"central_logic:p4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863036 ""}  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706469863036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "central_logic:p4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"central_logic:p4\|lpm_divide:Div0\"" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469863196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "central_logic:p4\|lpm_divide:Div0 " "Instantiated megafunction \"central_logic:p4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863197 ""}  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706469863197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec16_to_7seg:result_s\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dec16_to_7seg:result_s\|lpm_divide:Mod0\"" {  } { { "dec16_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469863451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec16_to_7seg:result_s\|lpm_divide:Mod0 " "Instantiated megafunction \"dec16_to_7seg:result_s\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863451 ""}  } { { "dec16_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706469863451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec16_to_7seg:result_s\|dec8_to_7seg:U2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dec16_to_7seg:result_s\|dec8_to_7seg:U2\|lpm_divide:Mod0\"" {  } { { "dec8_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469863744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec16_to_7seg:result_s\|dec8_to_7seg:U2\|lpm_divide:Mod0 " "Instantiated megafunction \"dec16_to_7seg:result_s\|dec8_to_7seg:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863744 ""}  } { { "dec8_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706469863744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469863935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469863935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec16_to_7seg:result_s\|dec8_to_7seg:U2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dec16_to_7seg:result_s\|dec8_to_7seg:U2\|lpm_divide:Div0\"" {  } { { "dec8_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469863963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec16_to_7seg:result_s\|dec8_to_7seg:U2\|lpm_divide:Div0 " "Instantiated megafunction \"dec16_to_7seg:result_s\|dec8_to_7seg:U2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469863963 ""}  } { { "dec8_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec8_to_7seg.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706469863963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469864007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469864007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469864031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469864031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469864074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469864074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469864110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469864110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec16_to_7seg:result_s\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dec16_to_7seg:result_s\|lpm_divide:Div0\"" {  } { { "dec16_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469864139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec16_to_7seg:result_s\|lpm_divide:Div0 " "Instantiated megafunction \"dec16_to_7seg:result_s\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469864139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469864139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469864139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706469864139 ""}  } { { "dec16_to_7seg.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/dec16_to_7seg.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706469864139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jem " "Found entity 1: lpm_divide_jem" {  } { { "db/lpm_divide_jem.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/lpm_divide_jem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469864182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469864182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469864207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469864207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_s2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706469864236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706469864236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central_logic:p4\|next_operator.UNDEF_387 " "Latch central_logic:p4\|next_operator.UNDEF_387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central_logic:p4\|state.DO_RESET " "Ports D and ENA on the latch are fed by the same signal central_logic:p4\|state.DO_RESET" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706469865241 ""}  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706469865241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central_logic:p4\|next_operator.DIV_335 " "Latch central_logic:p4\|next_operator.DIV_335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central_logic:p4\|state.DO_RESET " "Ports D and ENA on the latch are fed by the same signal central_logic:p4\|state.DO_RESET" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706469865241 ""}  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706469865241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central_logic:p4\|next_operator.MUL_348 " "Latch central_logic:p4\|next_operator.MUL_348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central_logic:p4\|state.DO_RESET " "Ports D and ENA on the latch are fed by the same signal central_logic:p4\|state.DO_RESET" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706469865241 ""}  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706469865241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central_logic:p4\|next_operator.SUB_361 " "Latch central_logic:p4\|next_operator.SUB_361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central_logic:p4\|state.DO_RESET " "Ports D and ENA on the latch are fed by the same signal central_logic:p4\|state.DO_RESET" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706469865241 ""}  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706469865241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central_logic:p4\|next_operator.ADD_374 " "Latch central_logic:p4\|next_operator.ADD_374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central_logic:p4\|state.DO_RESET " "Ports D and ENA on the latch are fed by the same signal central_logic:p4\|state.DO_RESET" {  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706469865241 ""}  } { { "central_logic.vhd" "" { Text "C:/altera/13.0sp1/quartus/projects/calculator/central_logic.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706469865241 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../projects/calculator/keyboard.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/keyboard.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1706469865247 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1706469865247 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "keyboard:p1\|counter\[31\] Low " "Register keyboard:p1\|counter\[31\] will power up to Low" {  } { { "../../../projects/calculator/keyboard.vhd" "" { Text "C:/altera/13.0sp1/projects/calculator/keyboard.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1706469866420 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1706469866420 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1706469866870 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_30_result_int\[0\]~62" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Div0\|lpm_divide_7so:auto_generated\|abs_divider_kbg:divider\|alt_u_div_k2f:divider\|add_sub_27_result_int\[0\]~12 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Div0\|lpm_divide_7so:auto_generated\|abs_divider_kbg:divider\|alt_u_div_k2f:divider\|add_sub_27_result_int\[0\]~12\"" {  } { { "db/alt_u_div_k2f.tdf" "add_sub_27_result_int\[0\]~12" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Div0\|lpm_divide_7so:auto_generated\|abs_divider_kbg:divider\|alt_u_div_k2f:divider\|add_sub_28_result_int\[0\]~12 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Div0\|lpm_divide_7so:auto_generated\|abs_divider_kbg:divider\|alt_u_div_k2f:divider\|add_sub_28_result_int\[0\]~12\"" {  } { { "db/alt_u_div_k2f.tdf" "add_sub_28_result_int\[0\]~12" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Div0\|lpm_divide_7so:auto_generated\|abs_divider_kbg:divider\|alt_u_div_k2f:divider\|add_sub_29_result_int\[0\]~12 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Div0\|lpm_divide_7so:auto_generated\|abs_divider_kbg:divider\|alt_u_div_k2f:divider\|add_sub_29_result_int\[0\]~12\"" {  } { { "db/alt_u_div_k2f.tdf" "add_sub_29_result_int\[0\]~12" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Div0\|lpm_divide_7so:auto_generated\|abs_divider_kbg:divider\|alt_u_div_k2f:divider\|add_sub_30_result_int\[0\]~12 " "Logic cell \"dec16_to_7seg:result_s\|dec8_to_7seg:U1\|lpm_divide:Div0\|lpm_divide_7so:auto_generated\|abs_divider_kbg:divider\|alt_u_div_k2f:divider\|add_sub_30_result_int\[0\]~12\"" {  } { { "db/alt_u_div_k2f.tdf" "add_sub_30_result_int\[0\]~12" { Text "C:/altera/13.0sp1/quartus/projects/calculator/db/alt_u_div_k2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469866912 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1706469866912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706469867288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706469867288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2691 " "Implemented 2691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706469867576 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706469867576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2630 " "Implemented 2630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706469867576 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1706469867576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706469867576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706469867609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 28 20:24:27 2024 " "Processing ended: Sun Jan 28 20:24:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706469867609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706469867609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706469867609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706469867609 ""}
