-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity encode_pool3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    conv3_out21_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_out21_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    conv3_out21_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    conv3_out21_empty_n : IN STD_LOGIC;
    conv3_out21_read : OUT STD_LOGIC;
    full_out_float16_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    full_out_float16_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    full_out_float16_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    full_out_float16_full_n : IN STD_LOGIC;
    full_out_float16_write : OUT STD_LOGIC );
end;


architecture behav of encode_pool3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_idle : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_ready : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_0_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_0_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_1_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_2_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_3_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_3_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_4_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_5_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_6_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_7_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_8_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_8_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_9_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_9_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_10_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_10_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_11_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_11_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_12_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_12_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_13_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_13_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_14_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_14_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_15_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_15_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_16_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_16_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_17_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_17_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_18_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_18_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_19_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_19_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_20_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_20_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_21_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_21_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_22_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_22_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_23_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_23_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_24_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_24_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_25_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_25_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_26_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_26_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_27_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_27_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_28_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_28_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_29_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_29_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_30_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_30_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_31_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_31_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_32_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_32_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_33_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_33_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_34_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_34_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_35_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_35_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_36_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_36_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_37_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_37_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_38_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_38_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_39_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_39_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_40_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_40_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_41_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_41_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_42_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_42_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_43_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_43_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_44_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_44_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_45_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_45_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_46_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_46_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_47_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_47_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_48_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_48_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_49_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_49_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_50_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_50_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_51_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_51_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_52_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_52_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_53_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_53_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_54_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_54_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_55_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_55_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_56_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_56_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_57_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_57_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_58_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_58_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_59_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_59_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_60_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_60_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_61_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_61_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_62_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_62_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_63_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_63_o_ap_vld : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_conv3_out21_read : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_full_out_float16_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_full_out_float16_write : STD_LOGIC;
    signal grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call66 : BOOLEAN;
    signal pool_buf3_V_fu_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal pool_buf3_V_1_fu_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_2_fu_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_3_fu_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_4_fu_34 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_5_fu_38 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_6_fu_42 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_7_fu_46 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_8_fu_50 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_9_fu_54 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_10_fu_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_11_fu_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_12_fu_66 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_13_fu_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_14_fu_74 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_15_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_16_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_17_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_18_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_19_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_20_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_21_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_22_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_23_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_24_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_25_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_26_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_27_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_28_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_29_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_30_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_31_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_32_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_33_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_34_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_35_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_36_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_37_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_38_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_39_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_40_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_41_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_42_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_43_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_44_fu_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_45_fu_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_46_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_47_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_48_fu_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_49_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_50_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_51_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_52_fu_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_53_fu_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_54_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_55_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_56_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_57_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_58_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_59_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_60_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_61_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_62_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_buf3_V_63_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component encode_sp_pool_ap_fixed_32_6_5_3_0_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pool_buf_0_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_0_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_0_o_ap_vld : OUT STD_LOGIC;
        pool_buf_1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_1_o_ap_vld : OUT STD_LOGIC;
        pool_buf_2_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_2_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_2_o_ap_vld : OUT STD_LOGIC;
        pool_buf_3_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_3_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_3_o_ap_vld : OUT STD_LOGIC;
        pool_buf_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_4_o_ap_vld : OUT STD_LOGIC;
        pool_buf_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_5_o_ap_vld : OUT STD_LOGIC;
        pool_buf_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_6_o_ap_vld : OUT STD_LOGIC;
        pool_buf_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_7_o_ap_vld : OUT STD_LOGIC;
        pool_buf_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_8_o_ap_vld : OUT STD_LOGIC;
        pool_buf_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_9_o_ap_vld : OUT STD_LOGIC;
        pool_buf_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_10_o_ap_vld : OUT STD_LOGIC;
        pool_buf_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_11_o_ap_vld : OUT STD_LOGIC;
        pool_buf_12_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_12_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_12_o_ap_vld : OUT STD_LOGIC;
        pool_buf_13_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_13_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_13_o_ap_vld : OUT STD_LOGIC;
        pool_buf_14_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_14_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_14_o_ap_vld : OUT STD_LOGIC;
        pool_buf_15_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_15_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_15_o_ap_vld : OUT STD_LOGIC;
        pool_buf_16_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_16_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_16_o_ap_vld : OUT STD_LOGIC;
        pool_buf_17_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_17_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_17_o_ap_vld : OUT STD_LOGIC;
        pool_buf_18_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_18_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_18_o_ap_vld : OUT STD_LOGIC;
        pool_buf_19_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_19_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_19_o_ap_vld : OUT STD_LOGIC;
        pool_buf_20_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_20_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_20_o_ap_vld : OUT STD_LOGIC;
        pool_buf_21_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_21_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_21_o_ap_vld : OUT STD_LOGIC;
        pool_buf_22_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_22_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_22_o_ap_vld : OUT STD_LOGIC;
        pool_buf_23_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_23_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_23_o_ap_vld : OUT STD_LOGIC;
        pool_buf_24_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_24_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_24_o_ap_vld : OUT STD_LOGIC;
        pool_buf_25_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_25_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_25_o_ap_vld : OUT STD_LOGIC;
        pool_buf_26_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_26_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_26_o_ap_vld : OUT STD_LOGIC;
        pool_buf_27_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_27_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_27_o_ap_vld : OUT STD_LOGIC;
        pool_buf_28_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_28_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_28_o_ap_vld : OUT STD_LOGIC;
        pool_buf_29_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_29_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_29_o_ap_vld : OUT STD_LOGIC;
        pool_buf_30_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_30_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_30_o_ap_vld : OUT STD_LOGIC;
        pool_buf_31_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_31_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_31_o_ap_vld : OUT STD_LOGIC;
        pool_buf_32_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_32_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_32_o_ap_vld : OUT STD_LOGIC;
        pool_buf_33_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_33_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_33_o_ap_vld : OUT STD_LOGIC;
        pool_buf_34_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_34_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_34_o_ap_vld : OUT STD_LOGIC;
        pool_buf_35_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_35_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_35_o_ap_vld : OUT STD_LOGIC;
        pool_buf_36_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_36_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_36_o_ap_vld : OUT STD_LOGIC;
        pool_buf_37_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_37_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_37_o_ap_vld : OUT STD_LOGIC;
        pool_buf_38_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_38_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_38_o_ap_vld : OUT STD_LOGIC;
        pool_buf_39_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_39_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_39_o_ap_vld : OUT STD_LOGIC;
        pool_buf_40_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_40_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_40_o_ap_vld : OUT STD_LOGIC;
        pool_buf_41_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_41_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_41_o_ap_vld : OUT STD_LOGIC;
        pool_buf_42_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_42_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_42_o_ap_vld : OUT STD_LOGIC;
        pool_buf_43_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_43_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_43_o_ap_vld : OUT STD_LOGIC;
        pool_buf_44_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_44_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_44_o_ap_vld : OUT STD_LOGIC;
        pool_buf_45_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_45_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_45_o_ap_vld : OUT STD_LOGIC;
        pool_buf_46_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_46_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_46_o_ap_vld : OUT STD_LOGIC;
        pool_buf_47_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_47_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_47_o_ap_vld : OUT STD_LOGIC;
        pool_buf_48_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_48_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_48_o_ap_vld : OUT STD_LOGIC;
        pool_buf_49_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_49_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_49_o_ap_vld : OUT STD_LOGIC;
        pool_buf_50_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_50_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_50_o_ap_vld : OUT STD_LOGIC;
        pool_buf_51_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_51_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_51_o_ap_vld : OUT STD_LOGIC;
        pool_buf_52_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_52_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_52_o_ap_vld : OUT STD_LOGIC;
        pool_buf_53_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_53_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_53_o_ap_vld : OUT STD_LOGIC;
        pool_buf_54_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_54_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_54_o_ap_vld : OUT STD_LOGIC;
        pool_buf_55_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_55_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_55_o_ap_vld : OUT STD_LOGIC;
        pool_buf_56_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_56_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_56_o_ap_vld : OUT STD_LOGIC;
        pool_buf_57_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_57_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_57_o_ap_vld : OUT STD_LOGIC;
        pool_buf_58_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_58_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_58_o_ap_vld : OUT STD_LOGIC;
        pool_buf_59_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_59_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_59_o_ap_vld : OUT STD_LOGIC;
        pool_buf_60_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_60_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_60_o_ap_vld : OUT STD_LOGIC;
        pool_buf_61_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_61_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_61_o_ap_vld : OUT STD_LOGIC;
        pool_buf_62_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_62_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_62_o_ap_vld : OUT STD_LOGIC;
        pool_buf_63_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_63_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_buf_63_o_ap_vld : OUT STD_LOGIC;
        conv3_out21_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        conv3_out21_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        conv3_out21_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        conv3_out21_empty_n : IN STD_LOGIC;
        conv3_out21_read : OUT STD_LOGIC;
        full_out_float16_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        full_out_float16_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        full_out_float16_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        full_out_float16_full_n : IN STD_LOGIC;
        full_out_float16_write : OUT STD_LOGIC );
    end component;



begin
    grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274 : component encode_sp_pool_ap_fixed_32_6_5_3_0_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start,
        ap_done => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done,
        ap_idle => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_idle,
        ap_ready => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_ready,
        pool_buf_0_i => pool_buf3_V_fu_18,
        pool_buf_0_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_0_o,
        pool_buf_0_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_0_o_ap_vld,
        pool_buf_1_i => pool_buf3_V_1_fu_22,
        pool_buf_1_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_1_o,
        pool_buf_1_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_1_o_ap_vld,
        pool_buf_2_i => pool_buf3_V_2_fu_26,
        pool_buf_2_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_2_o,
        pool_buf_2_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_2_o_ap_vld,
        pool_buf_3_i => pool_buf3_V_3_fu_30,
        pool_buf_3_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_3_o,
        pool_buf_3_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_3_o_ap_vld,
        pool_buf_4_i => pool_buf3_V_4_fu_34,
        pool_buf_4_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_4_o,
        pool_buf_4_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_4_o_ap_vld,
        pool_buf_5_i => pool_buf3_V_5_fu_38,
        pool_buf_5_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_5_o,
        pool_buf_5_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_5_o_ap_vld,
        pool_buf_6_i => pool_buf3_V_6_fu_42,
        pool_buf_6_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_6_o,
        pool_buf_6_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_6_o_ap_vld,
        pool_buf_7_i => pool_buf3_V_7_fu_46,
        pool_buf_7_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_7_o,
        pool_buf_7_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_7_o_ap_vld,
        pool_buf_8_i => pool_buf3_V_8_fu_50,
        pool_buf_8_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_8_o,
        pool_buf_8_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_8_o_ap_vld,
        pool_buf_9_i => pool_buf3_V_9_fu_54,
        pool_buf_9_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_9_o,
        pool_buf_9_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_9_o_ap_vld,
        pool_buf_10_i => pool_buf3_V_10_fu_58,
        pool_buf_10_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_10_o,
        pool_buf_10_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_10_o_ap_vld,
        pool_buf_11_i => pool_buf3_V_11_fu_62,
        pool_buf_11_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_11_o,
        pool_buf_11_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_11_o_ap_vld,
        pool_buf_12_i => pool_buf3_V_12_fu_66,
        pool_buf_12_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_12_o,
        pool_buf_12_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_12_o_ap_vld,
        pool_buf_13_i => pool_buf3_V_13_fu_70,
        pool_buf_13_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_13_o,
        pool_buf_13_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_13_o_ap_vld,
        pool_buf_14_i => pool_buf3_V_14_fu_74,
        pool_buf_14_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_14_o,
        pool_buf_14_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_14_o_ap_vld,
        pool_buf_15_i => pool_buf3_V_15_fu_78,
        pool_buf_15_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_15_o,
        pool_buf_15_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_15_o_ap_vld,
        pool_buf_16_i => pool_buf3_V_16_fu_82,
        pool_buf_16_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_16_o,
        pool_buf_16_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_16_o_ap_vld,
        pool_buf_17_i => pool_buf3_V_17_fu_86,
        pool_buf_17_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_17_o,
        pool_buf_17_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_17_o_ap_vld,
        pool_buf_18_i => pool_buf3_V_18_fu_90,
        pool_buf_18_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_18_o,
        pool_buf_18_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_18_o_ap_vld,
        pool_buf_19_i => pool_buf3_V_19_fu_94,
        pool_buf_19_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_19_o,
        pool_buf_19_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_19_o_ap_vld,
        pool_buf_20_i => pool_buf3_V_20_fu_98,
        pool_buf_20_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_20_o,
        pool_buf_20_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_20_o_ap_vld,
        pool_buf_21_i => pool_buf3_V_21_fu_102,
        pool_buf_21_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_21_o,
        pool_buf_21_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_21_o_ap_vld,
        pool_buf_22_i => pool_buf3_V_22_fu_106,
        pool_buf_22_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_22_o,
        pool_buf_22_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_22_o_ap_vld,
        pool_buf_23_i => pool_buf3_V_23_fu_110,
        pool_buf_23_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_23_o,
        pool_buf_23_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_23_o_ap_vld,
        pool_buf_24_i => pool_buf3_V_24_fu_114,
        pool_buf_24_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_24_o,
        pool_buf_24_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_24_o_ap_vld,
        pool_buf_25_i => pool_buf3_V_25_fu_118,
        pool_buf_25_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_25_o,
        pool_buf_25_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_25_o_ap_vld,
        pool_buf_26_i => pool_buf3_V_26_fu_122,
        pool_buf_26_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_26_o,
        pool_buf_26_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_26_o_ap_vld,
        pool_buf_27_i => pool_buf3_V_27_fu_126,
        pool_buf_27_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_27_o,
        pool_buf_27_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_27_o_ap_vld,
        pool_buf_28_i => pool_buf3_V_28_fu_130,
        pool_buf_28_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_28_o,
        pool_buf_28_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_28_o_ap_vld,
        pool_buf_29_i => pool_buf3_V_29_fu_134,
        pool_buf_29_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_29_o,
        pool_buf_29_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_29_o_ap_vld,
        pool_buf_30_i => pool_buf3_V_30_fu_138,
        pool_buf_30_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_30_o,
        pool_buf_30_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_30_o_ap_vld,
        pool_buf_31_i => pool_buf3_V_31_fu_142,
        pool_buf_31_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_31_o,
        pool_buf_31_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_31_o_ap_vld,
        pool_buf_32_i => pool_buf3_V_32_fu_146,
        pool_buf_32_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_32_o,
        pool_buf_32_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_32_o_ap_vld,
        pool_buf_33_i => pool_buf3_V_33_fu_150,
        pool_buf_33_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_33_o,
        pool_buf_33_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_33_o_ap_vld,
        pool_buf_34_i => pool_buf3_V_34_fu_154,
        pool_buf_34_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_34_o,
        pool_buf_34_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_34_o_ap_vld,
        pool_buf_35_i => pool_buf3_V_35_fu_158,
        pool_buf_35_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_35_o,
        pool_buf_35_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_35_o_ap_vld,
        pool_buf_36_i => pool_buf3_V_36_fu_162,
        pool_buf_36_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_36_o,
        pool_buf_36_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_36_o_ap_vld,
        pool_buf_37_i => pool_buf3_V_37_fu_166,
        pool_buf_37_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_37_o,
        pool_buf_37_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_37_o_ap_vld,
        pool_buf_38_i => pool_buf3_V_38_fu_170,
        pool_buf_38_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_38_o,
        pool_buf_38_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_38_o_ap_vld,
        pool_buf_39_i => pool_buf3_V_39_fu_174,
        pool_buf_39_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_39_o,
        pool_buf_39_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_39_o_ap_vld,
        pool_buf_40_i => pool_buf3_V_40_fu_178,
        pool_buf_40_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_40_o,
        pool_buf_40_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_40_o_ap_vld,
        pool_buf_41_i => pool_buf3_V_41_fu_182,
        pool_buf_41_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_41_o,
        pool_buf_41_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_41_o_ap_vld,
        pool_buf_42_i => pool_buf3_V_42_fu_186,
        pool_buf_42_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_42_o,
        pool_buf_42_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_42_o_ap_vld,
        pool_buf_43_i => pool_buf3_V_43_fu_190,
        pool_buf_43_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_43_o,
        pool_buf_43_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_43_o_ap_vld,
        pool_buf_44_i => pool_buf3_V_44_fu_194,
        pool_buf_44_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_44_o,
        pool_buf_44_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_44_o_ap_vld,
        pool_buf_45_i => pool_buf3_V_45_fu_198,
        pool_buf_45_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_45_o,
        pool_buf_45_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_45_o_ap_vld,
        pool_buf_46_i => pool_buf3_V_46_fu_202,
        pool_buf_46_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_46_o,
        pool_buf_46_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_46_o_ap_vld,
        pool_buf_47_i => pool_buf3_V_47_fu_206,
        pool_buf_47_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_47_o,
        pool_buf_47_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_47_o_ap_vld,
        pool_buf_48_i => pool_buf3_V_48_fu_210,
        pool_buf_48_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_48_o,
        pool_buf_48_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_48_o_ap_vld,
        pool_buf_49_i => pool_buf3_V_49_fu_214,
        pool_buf_49_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_49_o,
        pool_buf_49_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_49_o_ap_vld,
        pool_buf_50_i => pool_buf3_V_50_fu_218,
        pool_buf_50_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_50_o,
        pool_buf_50_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_50_o_ap_vld,
        pool_buf_51_i => pool_buf3_V_51_fu_222,
        pool_buf_51_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_51_o,
        pool_buf_51_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_51_o_ap_vld,
        pool_buf_52_i => pool_buf3_V_52_fu_226,
        pool_buf_52_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_52_o,
        pool_buf_52_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_52_o_ap_vld,
        pool_buf_53_i => pool_buf3_V_53_fu_230,
        pool_buf_53_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_53_o,
        pool_buf_53_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_53_o_ap_vld,
        pool_buf_54_i => pool_buf3_V_54_fu_234,
        pool_buf_54_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_54_o,
        pool_buf_54_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_54_o_ap_vld,
        pool_buf_55_i => pool_buf3_V_55_fu_238,
        pool_buf_55_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_55_o,
        pool_buf_55_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_55_o_ap_vld,
        pool_buf_56_i => pool_buf3_V_56_fu_242,
        pool_buf_56_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_56_o,
        pool_buf_56_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_56_o_ap_vld,
        pool_buf_57_i => pool_buf3_V_57_fu_246,
        pool_buf_57_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_57_o,
        pool_buf_57_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_57_o_ap_vld,
        pool_buf_58_i => pool_buf3_V_58_fu_250,
        pool_buf_58_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_58_o,
        pool_buf_58_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_58_o_ap_vld,
        pool_buf_59_i => pool_buf3_V_59_fu_254,
        pool_buf_59_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_59_o,
        pool_buf_59_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_59_o_ap_vld,
        pool_buf_60_i => pool_buf3_V_60_fu_258,
        pool_buf_60_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_60_o,
        pool_buf_60_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_60_o_ap_vld,
        pool_buf_61_i => pool_buf3_V_61_fu_262,
        pool_buf_61_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_61_o,
        pool_buf_61_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_61_o_ap_vld,
        pool_buf_62_i => pool_buf3_V_62_fu_266,
        pool_buf_62_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_62_o,
        pool_buf_62_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_62_o_ap_vld,
        pool_buf_63_i => pool_buf3_V_63_fu_270,
        pool_buf_63_o => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_63_o,
        pool_buf_63_o_ap_vld => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_63_o_ap_vld,
        conv3_out21_dout => conv3_out21_dout,
        conv3_out21_num_data_valid => ap_const_lv2_0,
        conv3_out21_fifo_cap => ap_const_lv2_0,
        conv3_out21_empty_n => conv3_out21_empty_n,
        conv3_out21_read => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_conv3_out21_read,
        full_out_float16_din => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_full_out_float16_din,
        full_out_float16_num_data_valid => ap_const_lv2_0,
        full_out_float16_fifo_cap => ap_const_lv2_0,
        full_out_float16_full_n => full_out_float16_full_n,
        full_out_float16_write => grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_full_out_float16_write);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_ready = ap_const_logic_1)) then 
                    grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_10_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_10_fu_58 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_10_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_11_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_11_fu_62 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_11_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_12_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_12_fu_66 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_12_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_13_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_13_fu_70 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_13_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_14_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_14_fu_74 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_14_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_15_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_15_fu_78 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_15_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_16_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_16_fu_82 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_16_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_17_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_17_fu_86 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_17_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_18_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_18_fu_90 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_18_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_19_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_19_fu_94 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_19_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_1_fu_22 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_20_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_20_fu_98 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_20_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_21_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_21_fu_102 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_21_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_22_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_22_fu_106 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_22_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_23_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_23_fu_110 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_23_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_24_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_24_fu_114 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_24_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_25_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_25_fu_118 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_25_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_26_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_26_fu_122 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_26_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_27_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_27_fu_126 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_27_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_28_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_28_fu_130 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_28_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_29_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_29_fu_134 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_29_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_2_fu_26 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_2_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_30_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_30_fu_138 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_30_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_31_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_31_fu_142 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_31_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_32_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_32_fu_146 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_32_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_33_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_33_fu_150 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_33_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_34_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_34_fu_154 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_34_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_35_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_35_fu_158 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_35_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_36_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_36_fu_162 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_36_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_37_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_37_fu_166 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_37_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_38_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_38_fu_170 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_38_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_39_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_39_fu_174 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_39_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_3_fu_30 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_3_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_40_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_40_fu_178 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_40_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_41_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_41_fu_182 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_41_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_42_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_42_fu_186 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_42_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_43_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_43_fu_190 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_43_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_44_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_44_fu_194 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_44_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_45_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_45_fu_198 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_45_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_46_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_46_fu_202 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_46_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_47_o_ap_vld = ap_const_logic_1))) then
                pool_buf3_V_47_fu_206 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_47_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_48_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_48_fu_210 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_48_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_49_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_49_fu_214 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_49_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_4_fu_34 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_4_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_50_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_50_fu_218 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_50_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_51_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_51_fu_222 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_51_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_52_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_52_fu_226 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_52_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_53_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_53_fu_230 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_53_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_54_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_54_fu_234 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_54_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_55_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_55_fu_238 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_55_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_56_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_56_fu_242 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_56_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_57_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_57_fu_246 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_57_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_58_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_58_fu_250 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_58_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_59_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_59_fu_254 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_59_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_5_fu_38 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_5_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_60_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_60_fu_258 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_60_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_61_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_61_fu_262 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_61_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_62_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_62_fu_266 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_62_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_63_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_63_fu_270 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_63_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_6_fu_42 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_6_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_7_fu_46 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_7_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_8_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_8_fu_50 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_8_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_9_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_9_fu_54 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_9_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                pool_buf3_V_fu_18 <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_pool_buf_0_o;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done)
    begin
        if ((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call66_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call66 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done, ap_CS_fsm_state2)
    begin
        if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    conv3_out21_read_assign_proc : process(grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_conv3_out21_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv3_out21_read <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_conv3_out21_read;
        else 
            conv3_out21_read <= ap_const_logic_0;
        end if; 
    end process;

    full_out_float16_din <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_full_out_float16_din;

    full_out_float16_write_assign_proc : process(grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_full_out_float16_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            full_out_float16_write <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_full_out_float16_write;
        else 
            full_out_float16_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start <= grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done, ap_CS_fsm_state2)
    begin
        if (((grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
