
*** Running vivado
    with args -log test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
Command: synth_design -top test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46423 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1234.363 ; gain = 79.898 ; free physical = 1882 ; free virtual = 9625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/test.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/debouncer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/debouncer.vhd:21]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDisplay4Digits' [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/display.vhd:23]
INFO: [Synth 8-226] default block is never used [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/display.vhd:39]
INFO: [Synth 8-226] default block is never used [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/display.vhd:54]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/display.vhd:52]
WARNING: [Synth 8-614] signal 'number' is read in the process but is not in the sensitivity list [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/display.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDisplay4Digits' (2#1) [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/display.vhd:23]
WARNING: [Synth 8-3848] Net led in module/entity test does not have driver. [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/test.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'test' (3#1) [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/sources_1/new/test.vhd:45]
WARNING: [Synth 8-3331] design test has unconnected port led[15]
WARNING: [Synth 8-3331] design test has unconnected port led[14]
WARNING: [Synth 8-3331] design test has unconnected port led[13]
WARNING: [Synth 8-3331] design test has unconnected port led[12]
WARNING: [Synth 8-3331] design test has unconnected port led[11]
WARNING: [Synth 8-3331] design test has unconnected port led[10]
WARNING: [Synth 8-3331] design test has unconnected port led[9]
WARNING: [Synth 8-3331] design test has unconnected port led[8]
WARNING: [Synth 8-3331] design test has unconnected port led[7]
WARNING: [Synth 8-3331] design test has unconnected port led[6]
WARNING: [Synth 8-3331] design test has unconnected port led[5]
WARNING: [Synth 8-3331] design test has unconnected port led[4]
WARNING: [Synth 8-3331] design test has unconnected port led[3]
WARNING: [Synth 8-3331] design test has unconnected port led[2]
WARNING: [Synth 8-3331] design test has unconnected port led[1]
WARNING: [Synth 8-3331] design test has unconnected port led[0]
WARNING: [Synth 8-3331] design test has unconnected port btn[4]
WARNING: [Synth 8-3331] design test has unconnected port btn[3]
WARNING: [Synth 8-3331] design test has unconnected port btn[2]
WARNING: [Synth 8-3331] design test has unconnected port btn[1]
WARNING: [Synth 8-3331] design test has unconnected port sw[15]
WARNING: [Synth 8-3331] design test has unconnected port sw[14]
WARNING: [Synth 8-3331] design test has unconnected port sw[13]
WARNING: [Synth 8-3331] design test has unconnected port sw[12]
WARNING: [Synth 8-3331] design test has unconnected port sw[11]
WARNING: [Synth 8-3331] design test has unconnected port sw[10]
WARNING: [Synth 8-3331] design test has unconnected port sw[9]
WARNING: [Synth 8-3331] design test has unconnected port sw[8]
WARNING: [Synth 8-3331] design test has unconnected port sw[7]
WARNING: [Synth 8-3331] design test has unconnected port sw[6]
WARNING: [Synth 8-3331] design test has unconnected port sw[5]
WARNING: [Synth 8-3331] design test has unconnected port sw[4]
WARNING: [Synth 8-3331] design test has unconnected port sw[3]
WARNING: [Synth 8-3331] design test has unconnected port sw[2]
WARNING: [Synth 8-3331] design test has unconnected port sw[1]
WARNING: [Synth 8-3331] design test has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1280.988 ; gain = 126.523 ; free physical = 1892 ; free virtual = 9636
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1280.988 ; gain = 126.523 ; free physical = 1890 ; free virtual = 9635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1280.988 ; gain = 126.523 ; free physical = 1890 ; free virtual = 9635
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/constrs_1/new/urtc.xdc]
Finished Parsing XDC File [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/constrs_1/new/urtc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.srcs/constrs_1/new/urtc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.340 ; gain = 0.000 ; free physical = 1663 ; free virtual = 9411
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1731 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1731 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1731 ; free virtual = 9480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1720 ; free virtual = 9470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SevenSegmentDisplay4Digits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design test has unconnected port led[15]
WARNING: [Synth 8-3331] design test has unconnected port led[14]
WARNING: [Synth 8-3331] design test has unconnected port led[13]
WARNING: [Synth 8-3331] design test has unconnected port led[12]
WARNING: [Synth 8-3331] design test has unconnected port led[11]
WARNING: [Synth 8-3331] design test has unconnected port led[10]
WARNING: [Synth 8-3331] design test has unconnected port led[9]
WARNING: [Synth 8-3331] design test has unconnected port led[8]
WARNING: [Synth 8-3331] design test has unconnected port led[7]
WARNING: [Synth 8-3331] design test has unconnected port led[6]
WARNING: [Synth 8-3331] design test has unconnected port led[5]
WARNING: [Synth 8-3331] design test has unconnected port led[4]
WARNING: [Synth 8-3331] design test has unconnected port led[3]
WARNING: [Synth 8-3331] design test has unconnected port led[2]
WARNING: [Synth 8-3331] design test has unconnected port led[1]
WARNING: [Synth 8-3331] design test has unconnected port led[0]
WARNING: [Synth 8-3331] design test has unconnected port btn[4]
WARNING: [Synth 8-3331] design test has unconnected port btn[3]
WARNING: [Synth 8-3331] design test has unconnected port btn[2]
WARNING: [Synth 8-3331] design test has unconnected port btn[1]
WARNING: [Synth 8-3331] design test has unconnected port sw[15]
WARNING: [Synth 8-3331] design test has unconnected port sw[14]
WARNING: [Synth 8-3331] design test has unconnected port sw[13]
WARNING: [Synth 8-3331] design test has unconnected port sw[12]
WARNING: [Synth 8-3331] design test has unconnected port sw[11]
WARNING: [Synth 8-3331] design test has unconnected port sw[10]
WARNING: [Synth 8-3331] design test has unconnected port sw[9]
WARNING: [Synth 8-3331] design test has unconnected port sw[8]
WARNING: [Synth 8-3331] design test has unconnected port sw[7]
WARNING: [Synth 8-3331] design test has unconnected port sw[6]
WARNING: [Synth 8-3331] design test has unconnected port sw[5]
WARNING: [Synth 8-3331] design test has unconnected port sw[4]
WARNING: [Synth 8-3331] design test has unconnected port sw[3]
WARNING: [Synth 8-3331] design test has unconnected port sw[2]
WARNING: [Synth 8-3331] design test has unconnected port sw[1]
WARNING: [Synth 8-3331] design test has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1709 ; free virtual = 9462
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1611 ; free virtual = 9364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1611 ; free virtual = 9364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1609 ; free virtual = 9362
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1609 ; free virtual = 9363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1609 ; free virtual = 9363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1609 ; free virtual = 9363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1609 ; free virtual = 9363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1609 ; free virtual = 9363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1609 ; free virtual = 9363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT4   |    12|
|6     |LUT6   |     4|
|7     |FDRE   |    51|
|8     |IBUF   |     2|
|9     |OBUF   |    11|
|10    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------------------+------+
|      |Instance    |Module                     |Cells |
+------+------------+---------------------------+------+
|1     |top         |                           |   117|
|2     |  debouncer |Debouncer                  |    30|
|3     |  ssd       |SevenSegmentDisplay4Digits |    36|
+------+------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1609 ; free virtual = 9363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1617.340 ; gain = 126.523 ; free physical = 1662 ; free virtual = 9415
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.340 ; gain = 462.875 ; free physical = 1672 ; free virtual = 9425
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1620.340 ; gain = 465.977 ; free physical = 1661 ; free virtual = 9414
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/mnt/390FE82F60C53228/Hardware/8051/EightOEightFive/EightOEightFive.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1644.352 ; gain = 0.000 ; free physical = 1659 ; free virtual = 9413
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 18:37:32 2022...
