[INF:CM0023] Creating log file ../../build/regression/DynArrayKind/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<154> s<153> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<151> c<1> s<16> l<1:1> el<1:12>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:4> el<2:7>
n<> u<5> t<Data_type> p<10> c<4> s<9> l<2:4> el<2:7>
n<dynamic1> u<6> t<StringConst> p<8> s<7> l<2:8> el<2:16>
n<> u<7> t<Unsized_dimension> p<8> l<2:17> el<2:19>
n<> u<8> t<Variable_decl_assignment> p<9> c<6> l<2:8> el<2:19>
n<> u<9> t<List_of_variable_decl_assignments> p<10> c<8> l<2:8> el<2:19>
n<> u<10> t<Variable_declaration> p<11> c<5> l<2:4> el<2:20>
n<> u<11> t<Data_declaration> p<12> c<10> l<2:4> el<2:20>
n<> u<12> t<Package_or_generate_item_declaration> p<13> c<11> l<2:4> el<2:20>
n<> u<13> t<Module_or_generate_item_declaration> p<14> c<12> l<2:4> el<2:20>
n<> u<14> t<Module_common_item> p<15> c<13> l<2:4> el<2:20>
n<> u<15> t<Module_or_generate_item> p<16> c<14> l<2:4> el<2:20>
n<> u<16> t<Non_port_module_item> p<151> c<15> s<40> l<2:4> el<2:20>
n<> u<17> t<IntegerAtomType_Int> p<18> l<3:4> el<3:7>
n<> u<18> t<Data_type> p<34> c<17> s<33> l<3:4> el<3:7>
n<dynamic2> u<19> t<StringConst> p<32> s<20> l<3:8> el<3:16>
n<> u<20> t<Unsized_dimension> p<32> s<31> l<3:17> el<3:19>
n<1> u<21> t<IntConst> p<22> l<3:20> el<3:21>
n<> u<22> t<Primary_literal> p<23> c<21> l<3:20> el<3:21>
n<> u<23> t<Constant_primary> p<24> c<22> l<3:20> el<3:21>
n<> u<24> t<Constant_expression> p<29> c<23> s<28> l<3:20> el<3:21>
n<0> u<25> t<IntConst> p<26> l<3:22> el<3:23>
n<> u<26> t<Primary_literal> p<27> c<25> l<3:22> el<3:23>
n<> u<27> t<Constant_primary> p<28> c<26> l<3:22> el<3:23>
n<> u<28> t<Constant_expression> p<29> c<27> l<3:22> el<3:23>
n<> u<29> t<Constant_range> p<30> c<24> l<3:20> el<3:23>
n<> u<30> t<Unpacked_dimension> p<31> c<29> l<3:19> el<3:24>
n<> u<31> t<Variable_dimension> p<32> c<30> l<3:19> el<3:24>
n<> u<32> t<Variable_decl_assignment> p<33> c<19> l<3:8> el<3:24>
n<> u<33> t<List_of_variable_decl_assignments> p<34> c<32> l<3:8> el<3:24>
n<> u<34> t<Variable_declaration> p<35> c<18> l<3:4> el<3:25>
n<> u<35> t<Data_declaration> p<36> c<34> l<3:4> el<3:25>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<3:4> el<3:25>
n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<3:4> el<3:25>
n<> u<38> t<Module_common_item> p<39> c<37> l<3:4> el<3:25>
n<> u<39> t<Module_or_generate_item> p<40> c<38> l<3:4> el<3:25>
n<> u<40> t<Non_port_module_item> p<151> c<39> s<65> l<3:4> el<3:25>
n<> u<41> t<IntegerAtomType_Int> p<42> l<4:4> el<4:7>
n<> u<42> t<Data_type> p<59> c<41> s<58> l<4:4> el<4:7>
n<dynamic3> u<43> t<StringConst> p<57> s<54> l<4:8> el<4:16>
n<1> u<44> t<IntConst> p<45> l<4:18> el<4:19>
n<> u<45> t<Primary_literal> p<46> c<44> l<4:18> el<4:19>
n<> u<46> t<Constant_primary> p<47> c<45> l<4:18> el<4:19>
n<> u<47> t<Constant_expression> p<52> c<46> s<51> l<4:18> el<4:19>
n<0> u<48> t<IntConst> p<49> l<4:20> el<4:21>
n<> u<49> t<Primary_literal> p<50> c<48> l<4:20> el<4:21>
n<> u<50> t<Constant_primary> p<51> c<49> l<4:20> el<4:21>
n<> u<51> t<Constant_expression> p<52> c<50> l<4:20> el<4:21>
n<> u<52> t<Constant_range> p<53> c<47> l<4:18> el<4:21>
n<> u<53> t<Unpacked_dimension> p<54> c<52> l<4:17> el<4:22>
n<> u<54> t<Variable_dimension> p<57> c<53> s<56> l<4:17> el<4:22>
n<> u<55> t<Unsized_dimension> p<56> l<4:22> el<4:24>
n<> u<56> t<Variable_dimension> p<57> c<55> l<4:22> el<4:24>
n<> u<57> t<Variable_decl_assignment> p<58> c<43> l<4:8> el<4:24>
n<> u<58> t<List_of_variable_decl_assignments> p<59> c<57> l<4:8> el<4:24>
n<> u<59> t<Variable_declaration> p<60> c<42> l<4:4> el<4:25>
n<> u<60> t<Data_declaration> p<61> c<59> l<4:4> el<4:25>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<4:4> el<4:25>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<4:4> el<4:25>
n<> u<63> t<Module_common_item> p<64> c<62> l<4:4> el<4:25>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<4:4> el<4:25>
n<> u<65> t<Non_port_module_item> p<151> c<64> s<101> l<4:4> el<4:25>
n<> u<66> t<IntegerAtomType_Int> p<67> l<5:4> el<5:7>
n<> u<67> t<Data_type> p<95> c<66> s<94> l<5:4> el<5:7>
n<dynamic4> u<68> t<StringConst> p<93> s<79> l<5:8> el<5:16>
n<1> u<69> t<IntConst> p<70> l<5:18> el<5:19>
n<> u<70> t<Primary_literal> p<71> c<69> l<5:18> el<5:19>
n<> u<71> t<Constant_primary> p<72> c<70> l<5:18> el<5:19>
n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<5:18> el<5:19>
n<0> u<73> t<IntConst> p<74> l<5:20> el<5:21>
n<> u<74> t<Primary_literal> p<75> c<73> l<5:20> el<5:21>
n<> u<75> t<Constant_primary> p<76> c<74> l<5:20> el<5:21>
n<> u<76> t<Constant_expression> p<77> c<75> l<5:20> el<5:21>
n<> u<77> t<Constant_range> p<78> c<72> l<5:18> el<5:21>
n<> u<78> t<Unpacked_dimension> p<79> c<77> l<5:17> el<5:22>
n<> u<79> t<Variable_dimension> p<93> c<78> s<81> l<5:17> el<5:22>
n<> u<80> t<Unsized_dimension> p<81> l<5:22> el<5:24>
n<> u<81> t<Variable_dimension> p<93> c<80> s<92> l<5:22> el<5:24>
n<2> u<82> t<IntConst> p<83> l<5:25> el<5:26>
n<> u<83> t<Primary_literal> p<84> c<82> l<5:25> el<5:26>
n<> u<84> t<Constant_primary> p<85> c<83> l<5:25> el<5:26>
n<> u<85> t<Constant_expression> p<90> c<84> s<89> l<5:25> el<5:26>
n<0> u<86> t<IntConst> p<87> l<5:27> el<5:28>
n<> u<87> t<Primary_literal> p<88> c<86> l<5:27> el<5:28>
n<> u<88> t<Constant_primary> p<89> c<87> l<5:27> el<5:28>
n<> u<89> t<Constant_expression> p<90> c<88> l<5:27> el<5:28>
n<> u<90> t<Constant_range> p<91> c<85> l<5:25> el<5:28>
n<> u<91> t<Unpacked_dimension> p<92> c<90> l<5:24> el<5:29>
n<> u<92> t<Variable_dimension> p<93> c<91> l<5:24> el<5:29>
n<> u<93> t<Variable_decl_assignment> p<94> c<68> l<5:8> el<5:29>
n<> u<94> t<List_of_variable_decl_assignments> p<95> c<93> l<5:8> el<5:29>
n<> u<95> t<Variable_declaration> p<96> c<67> l<5:4> el<5:30>
n<> u<96> t<Data_declaration> p<97> c<95> l<5:4> el<5:30>
n<> u<97> t<Package_or_generate_item_declaration> p<98> c<96> l<5:4> el<5:30>
n<> u<98> t<Module_or_generate_item_declaration> p<99> c<97> l<5:4> el<5:30>
n<> u<99> t<Module_common_item> p<100> c<98> l<5:4> el<5:30>
n<> u<100> t<Module_or_generate_item> p<101> c<99> l<5:4> el<5:30>
n<> u<101> t<Non_port_module_item> p<151> c<100> s<117> l<5:4> el<5:30>
n<> u<102> t<IntegerAtomType_Int> p<103> l<6:4> el<6:7>
n<> u<103> t<Data_type> p<111> c<102> s<110> l<6:4> el<6:7>
n<assoc> u<104> t<StringConst> p<109> s<108> l<6:8> el<6:13>
n<> u<105> t<IntegerAtomType_Int> p<106> l<6:15> el<6:18>
n<> u<106> t<Data_type> p<107> c<105> l<6:15> el<6:18>
n<> u<107> t<Associative_dimension> p<108> c<106> l<6:14> el<6:19>
n<> u<108> t<Variable_dimension> p<109> c<107> l<6:14> el<6:19>
n<> u<109> t<Variable_decl_assignment> p<110> c<104> l<6:8> el<6:19>
n<> u<110> t<List_of_variable_decl_assignments> p<111> c<109> l<6:8> el<6:19>
n<> u<111> t<Variable_declaration> p<112> c<103> l<6:4> el<6:20>
n<> u<112> t<Data_declaration> p<113> c<111> l<6:4> el<6:20>
n<> u<113> t<Package_or_generate_item_declaration> p<114> c<112> l<6:4> el<6:20>
n<> u<114> t<Module_or_generate_item_declaration> p<115> c<113> l<6:4> el<6:20>
n<> u<115> t<Module_common_item> p<116> c<114> l<6:4> el<6:20>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<6:4> el<6:20>
n<> u<117> t<Non_port_module_item> p<151> c<116> s<133> l<6:4> el<6:20>
n<> u<118> t<IntegerAtomType_Int> p<119> l<7:4> el<7:7>
n<> u<119> t<Data_type> p<127> c<118> s<126> l<7:4> el<7:7>
n<assoc_string> u<120> t<StringConst> p<125> s<124> l<7:8> el<7:20>
n<> u<121> t<String_type> p<122> l<7:22> el<7:28>
n<> u<122> t<Data_type> p<123> c<121> l<7:22> el<7:28>
n<> u<123> t<Associative_dimension> p<124> c<122> l<7:21> el<7:29>
n<> u<124> t<Variable_dimension> p<125> c<123> l<7:21> el<7:29>
n<> u<125> t<Variable_decl_assignment> p<126> c<120> l<7:8> el<7:29>
n<> u<126> t<List_of_variable_decl_assignments> p<127> c<125> l<7:8> el<7:29>
n<> u<127> t<Variable_declaration> p<128> c<119> l<7:4> el<7:30>
n<> u<128> t<Data_declaration> p<129> c<127> l<7:4> el<7:30>
n<> u<129> t<Package_or_generate_item_declaration> p<130> c<128> l<7:4> el<7:30>
n<> u<130> t<Module_or_generate_item_declaration> p<131> c<129> l<7:4> el<7:30>
n<> u<131> t<Module_common_item> p<132> c<130> l<7:4> el<7:30>
n<> u<132> t<Module_or_generate_item> p<133> c<131> l<7:4> el<7:30>
n<> u<133> t<Non_port_module_item> p<151> c<132> s<150> l<7:4> el<7:30>
n<> u<134> t<IntegerAtomType_Int> p<135> l<8:4> el<8:7>
n<> u<135> t<Data_type> p<144> c<134> s<143> l<8:4> el<8:7>
n<queue> u<136> t<StringConst> p<142> s<141> l<8:8> el<8:13>
n<> u<137> t<Dollar_keyword> p<138> l<8:15> el<8:16>
n<> u<138> t<Constant_primary> p<139> c<137> l<8:15> el<8:16>
n<> u<139> t<Constant_expression> p<140> c<138> l<8:15> el<8:16>
n<> u<140> t<Unpacked_dimension> p<141> c<139> l<8:14> el<8:17>
n<> u<141> t<Variable_dimension> p<142> c<140> l<8:14> el<8:17>
n<> u<142> t<Variable_decl_assignment> p<143> c<136> l<8:8> el<8:17>
n<> u<143> t<List_of_variable_decl_assignments> p<144> c<142> l<8:8> el<8:17>
n<> u<144> t<Variable_declaration> p<145> c<135> l<8:4> el<8:18>
n<> u<145> t<Data_declaration> p<146> c<144> l<8:4> el<8:18>
n<> u<146> t<Package_or_generate_item_declaration> p<147> c<145> l<8:4> el<8:18>
n<> u<147> t<Module_or_generate_item_declaration> p<148> c<146> l<8:4> el<8:18>
n<> u<148> t<Module_common_item> p<149> c<147> l<8:4> el<8:18>
n<> u<149> t<Module_or_generate_item> p<150> c<148> l<8:4> el<8:18>
n<> u<150> t<Non_port_module_item> p<151> c<149> l<8:4> el<8:18>
n<> u<151> t<Module_declaration> p<152> c<3> l<1:1> el<9:10>
n<> u<152> t<Description> p<153> c<151> l<1:1> el<9:10>
n<> u<153> t<Source_text> p<154> c<152> l<1:1> el<9:10>
n<> u<154> t<Top_level_rule> l<1:1> el<11:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/DynArrayKind/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/DynArrayKind/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/DynArrayKind/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:9:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.dynamic1), line:2:8, endln:2:16, parent:work@top
    |vpiName:dynamic1
    |vpiFullName:work@top.dynamic1
  |vpiNet:
  \_logic_net: (work@top.dynamic2), line:3:8, endln:3:16, parent:work@top
    |vpiName:dynamic2
    |vpiFullName:work@top.dynamic2
  |vpiNet:
  \_logic_net: (work@top.dynamic3), line:4:8, endln:4:16, parent:work@top
    |vpiName:dynamic3
    |vpiFullName:work@top.dynamic3
  |vpiNet:
  \_logic_net: (work@top.dynamic4), line:5:8, endln:5:16, parent:work@top
    |vpiName:dynamic4
    |vpiFullName:work@top.dynamic4
  |vpiNet:
  \_logic_net: (work@top.assoc), line:6:8, endln:6:13, parent:work@top
    |vpiName:assoc
    |vpiFullName:work@top.assoc
  |vpiNet:
  \_logic_net: (work@top.assoc_string), line:7:8, endln:7:20, parent:work@top
    |vpiName:assoc_string
    |vpiFullName:work@top.assoc_string
  |vpiNet:
  \_logic_net: (work@top.queue), line:8:8, endln:8:13, parent:work@top
    |vpiName:queue
    |vpiFullName:work@top.queue
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:9:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.dynamic1), line:2:8, endln:2:19, parent:work@top
    |vpiSize:1
    |vpiName:dynamic1
    |vpiFullName:work@top.dynamic1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:2
    |vpiReg:
    \_int_var: (work@top.dynamic1), line:2:8, endln:2:16, parent:work@top.dynamic1
      |vpiTypespec:
      \_int_typespec: , line:2:4, endln:2:7
        |vpiSigned:1
      |vpiFullName:work@top.dynamic1
  |vpiVariables:
  \_array_var: (work@top.dynamic2), line:3:8, endln:3:19, parent:work@top
    |vpiSize:2
    |vpiName:dynamic2
    |vpiFullName:work@top.dynamic2
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:2
    |vpiRange:
    \_range: , line:3:20, endln:3:23
      |vpiLeftRange:
      \_constant: , line:3:20, endln:3:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:22, endln:3:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiReg:
    \_int_var: (work@top.dynamic2), line:3:8, endln:3:16, parent:work@top.dynamic2
      |vpiTypespec:
      \_int_typespec: , line:3:4, endln:3:7
        |vpiSigned:1
      |vpiFullName:work@top.dynamic2
  |vpiVariables:
  \_array_var: (work@top.dynamic3), line:4:8, endln:4:22, parent:work@top
    |vpiSize:2
    |vpiTypespec:
    \_array_typespec: 
      |vpiArrayType:2
      |vpiElemTypespec:
      \_array_typespec: 
        |vpiRange:
        \_range: , line:4:18, endln:4:21
          |vpiLeftRange:
          \_constant: , line:4:18, endln:4:19
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:20, endln:4:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiElemTypespec:
        \_int_typespec: 
    |vpiName:dynamic3
    |vpiFullName:work@top.dynamic3
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:2
  |vpiVariables:
  \_array_var: (work@top.dynamic4), line:5:8, endln:5:22, parent:work@top
    |vpiSize:6
    |vpiTypespec:
    \_array_typespec: 
      |vpiArrayType:2
      |vpiElemTypespec:
      \_array_typespec: 
        |vpiRange:
        \_range: , line:5:18, endln:5:21
          |vpiLeftRange:
          \_constant: , line:5:18, endln:5:19
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:20, endln:5:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiRange:
        \_range: , line:5:25, endln:5:28
          |vpiLeftRange:
          \_constant: , line:5:25, endln:5:26
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:27, endln:5:28
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiElemTypespec:
        \_int_typespec: 
    |vpiName:dynamic4
    |vpiFullName:work@top.dynamic4
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:2
  |vpiVariables:
  \_array_var: (work@top.assoc), line:6:8, endln:6:19, parent:work@top
    |vpiSize:1
    |vpiTypespec:
    \_int_typespec: , line:6:15, endln:6:18
      |vpiSigned:1
    |vpiName:assoc
    |vpiFullName:work@top.assoc
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:3
    |vpiReg:
    \_int_var: (work@top.assoc), line:6:8, endln:6:13, parent:work@top.assoc
      |vpiTypespec:
      \_int_typespec: , line:6:4, endln:6:7
        |vpiSigned:1
      |vpiFullName:work@top.assoc
  |vpiVariables:
  \_array_var: (work@top.assoc_string), line:7:8, endln:7:29, parent:work@top
    |vpiSize:1
    |vpiTypespec:
    \_string_typespec: , line:7:22, endln:7:28
    |vpiName:assoc_string
    |vpiFullName:work@top.assoc_string
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:3
    |vpiReg:
    \_int_var: (work@top.assoc_string), line:7:8, endln:7:20, parent:work@top.assoc_string
      |vpiTypespec:
      \_int_typespec: , line:7:4, endln:7:7
        |vpiSigned:1
      |vpiFullName:work@top.assoc_string
  |vpiVariables:
  \_array_var: (work@top.queue), line:8:8, endln:8:17, parent:work@top
    |vpiSize:1
    |vpiName:queue
    |vpiFullName:work@top.queue
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:4
    |vpiReg:
    \_int_var: (work@top.queue), line:8:8, endln:8:13, parent:work@top.queue
      |vpiTypespec:
      \_int_typespec: , line:8:4, endln:8:7
        |vpiSigned:1
      |vpiFullName:work@top.queue
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DynArrayKind/dut.sv | ${SURELOG_DIR}/build/regression/DynArrayKind/roundtrip/dut_000.sv | 6 | 9 | 

