============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Mar 14 2021  05:40:46 pm
  Module:                 picorv32
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g571/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g634/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g594/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g595/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68853/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70644/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[31]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g570/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g629/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g621/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g622/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68850/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70643/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[30]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g569/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g630/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g606/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g607/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68848/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70642/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[29]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g568/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g623/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g612/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g613/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68844/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70641/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[28]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g567/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g625/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g618/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g619/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68842/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70640/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[27]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g566/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g631/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g600/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g601/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68839/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70639/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[26]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g565/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g624/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g615/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g616/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68837/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70638/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[25]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g668/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g633/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g609/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g610/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68832/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70637/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[24]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g661/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g627/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g603/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g604/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68830/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70636/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[23]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g654/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g635/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g597/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g598/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68828/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70635/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[22]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g647/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g628/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g591/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g592/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68825/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70634/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[21]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g564/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g626/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g588/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g589/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68823/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70633/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[20]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g563/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g636/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g585/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g586/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68821/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70632/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[19]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g641/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g632/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g582/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g583/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68818/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70631/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[18]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-493 ps) Setup Check with Pin reg_next_pc_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -493                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g639/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g329/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g579/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g580/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68815/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70630/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[17]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-458 ps) Setup Check with Pin reg_next_pc_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     520                  
             Slack:=    -458                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g645/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g646/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     489    (-,-) 
  g68989/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     504    (-,-) 
  g70645/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     520    (-,-) 
  reg_next_pc_reg[16]/d            -       -       R     unmapped_d_flop        1     -     -     0     520    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[31]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60543/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59933/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71695/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59753/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[31]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[30]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60550/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59929/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71696/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59754/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[30]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[29]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60588/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59909/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71701/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59763/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[29]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[28]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60581/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59913/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71700/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59762/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[28]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[27]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60559/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59925/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71697/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59757/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[27]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[26]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60512/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59949/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71691/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59745/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[26]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[25]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60498/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59963/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71689/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59739/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[25]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[24]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60528/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59941/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71693/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59747/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[24]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[23]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60566/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59921/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71698/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59759/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[23]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[22]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60482/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59980/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71687/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59736/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[22]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[21]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60505/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59953/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71690/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59741/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[21]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60536/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59937/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71694/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59751/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[20]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60595/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59905/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71702/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59764/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[19]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60573/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59917/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71699/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59761/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[18]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60489/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59973/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71688/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59737/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[17]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: VIOLATED (-440 ps) Setup Check with Pin reg_op1_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     503                  
             Slack:=    -440                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61604/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     441    (-,-) 
  g60519/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     456    (-,-) 
  g59945/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     472    (-,-) 
  g71692/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     487    (-,-) 
  g59746/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     503    (-,-) 
  reg_op1_reg[16]/d -       -       R     unmapped_d_flop        1     -     -     0     503    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: VIOLATED (-440 ps) Setup Check with Pin alu_out_q_reg[15]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     502                  
             Slack:=    -440                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g535/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1386/z (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     405    (-,-) 
  addinc_ADD_UNS_OP_2/g1372/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  addinc_ADD_UNS_OP_2/g1339/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     440    (-,-) 
  addinc_ADD_UNS_OP_2/g1332/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     456    (-,-) 
  addinc_ADD_UNS_OP_2/g1333/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     471    (-,-) 
  g32711/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     486    (-,-) 
  g32375/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     502    (-,-) 
  alu_out_q_reg[15]/d         -       -       R     unmapped_d_flop        1     -     -     0     502    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: VIOLATED (-440 ps) Setup Check with Pin alu_out_q_reg[14]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     502                  
             Slack:=    -440                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g535/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1386/z (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     405    (-,-) 
  addinc_ADD_UNS_OP_2/g1375/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  addinc_ADD_UNS_OP_2/g1350/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     440    (-,-) 
  addinc_ADD_UNS_OP_2/g1293/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     456    (-,-) 
  addinc_ADD_UNS_OP_2/g1294/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     471    (-,-) 
  g69890/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     486    (-,-) 
  g64737/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     502    (-,-) 
  alu_out_q_reg[14]/d         -       -       R     unmapped_d_flop        1     -     -     0     502    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: VIOLATED (-440 ps) Setup Check with Pin alu_out_q_reg[13]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     502                  
             Slack:=    -440                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g535/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1386/z (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     405    (-,-) 
  addinc_ADD_UNS_OP_2/g1367/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  addinc_ADD_UNS_OP_2/g1346/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     440    (-,-) 
  addinc_ADD_UNS_OP_2/g1287/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     456    (-,-) 
  addinc_ADD_UNS_OP_2/g1288/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     471    (-,-) 
  g32704/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     486    (-,-) 
  g32381/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     502    (-,-) 
  alu_out_q_reg[13]/d         -       -       R     unmapped_d_flop        1     -     -     0     502    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: VIOLATED (-440 ps) Setup Check with Pin alu_out_q_reg[12]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     502                  
             Slack:=    -440                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g535/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1386/z (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     405    (-,-) 
  addinc_ADD_UNS_OP_2/g553/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  addinc_ADD_UNS_OP_2/g1342/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     440    (-,-) 
  addinc_ADD_UNS_OP_2/g1281/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     456    (-,-) 
  addinc_ADD_UNS_OP_2/g1282/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     471    (-,-) 
  g69902/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     486    (-,-) 
  g64741/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     502    (-,-) 
  alu_out_q_reg[12]/d         -       -       R     unmapped_d_flop        1     -     -     0     502    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: VIOLATED (-440 ps) Setup Check with Pin alu_out_q_reg[11]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     502                  
             Slack:=    -440                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g535/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1386/z (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     405    (-,-) 
  addinc_ADD_UNS_OP_2/g552/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  addinc_ADD_UNS_OP_2/g1353/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     440    (-,-) 
  addinc_ADD_UNS_OP_2/g1275/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     456    (-,-) 
  addinc_ADD_UNS_OP_2/g1276/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     471    (-,-) 
  g69899/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     486    (-,-) 
  g64740/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     502    (-,-) 
  alu_out_q_reg[11]/d         -       -       R     unmapped_d_flop        1     -     -     0     502    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: VIOLATED (-440 ps) Setup Check with Pin alu_out_q_reg[10]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     502                  
             Slack:=    -440                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g535/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1386/z (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     405    (-,-) 
  addinc_ADD_UNS_OP_2/g1374/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  addinc_ADD_UNS_OP_2/g1335/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     440    (-,-) 
  addinc_ADD_UNS_OP_2/g1272/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     456    (-,-) 
  addinc_ADD_UNS_OP_2/g1273/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     471    (-,-) 
  g32697/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     486    (-,-) 
  g32386/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     502    (-,-) 
  alu_out_q_reg[10]/d         -       -       R     unmapped_d_flop        1     -     -     0     502    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: VIOLATED (-440 ps) Setup Check with Pin alu_out_q_reg[9]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     502                  
             Slack:=    -440                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g535/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1386/z (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     405    (-,-) 
  addinc_ADD_UNS_OP_2/g1379/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     420    (-,-) 
  addinc_ADD_UNS_OP_2/g270/z  (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     440    (-,-) 
  addinc_ADD_UNS_OP_2/g1269/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     456    (-,-) 
  addinc_ADD_UNS_OP_2/g1270/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     471    (-,-) 
  g69895/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     486    (-,-) 
  g64739/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     502    (-,-) 
  alu_out_q_reg[9]/d          -       -       R     unmapped_d_flop        1     -     -     0     502    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: VIOLATED (-432 ps) Setup Check with Pin reg_next_pc_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -432                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g700/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g678/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g649/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g650/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g69046/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70648/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[15]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: VIOLATED (-432 ps) Setup Check with Pin reg_next_pc_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -432                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g712/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g679/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g652/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g653/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g69051/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70647/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[14]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: VIOLATED (-432 ps) Setup Check with Pin reg_next_pc_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -432                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g702/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g680/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g656/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g657/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g69054/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70646/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[13]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: VIOLATED (-432 ps) Setup Check with Pin reg_next_pc_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -432                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g550/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g687/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g659/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g660/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g69020/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70652/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[12]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: VIOLATED (-432 ps) Setup Check with Pin reg_next_pc_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -432                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g549/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g682/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g663/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g664/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g69043/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70649/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[11]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: VIOLATED (-432 ps) Setup Check with Pin reg_next_pc_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -432                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g698/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g683/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g666/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g667/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g69024/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70651/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[10]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: VIOLATED (-432 ps) Setup Check with Pin reg_next_pc_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -432                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g713/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g270/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g670/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g671/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g69031/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70650/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[9]/d             -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60750/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59894/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71675/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59709/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60625/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59892/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71681/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59716/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60653/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59880/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71677/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59711/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60663/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59882/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71680/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59715/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 51: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60715/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59889/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71679/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59714/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 52: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60727/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59891/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71678/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59712/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 53: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60615/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59897/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71674/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59708/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[9]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 54: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60683/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59884/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71684/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59720/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[8]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 55: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60673/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59883/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71682/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59717/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[7]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 56: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60704/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59888/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71685/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59721/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[6]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 57: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60604/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59902/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71673/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59707/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[5]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 58: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60738/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59893/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71676/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59710/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 59: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60634/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59887/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71683/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59718/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 60: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60643/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59881/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71671/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59700/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 61: VIOLATED (-430 ps) Setup Check with Pin reg_op1_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     492                  
             Slack:=    -430                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g61518/z          (u)     in_1->z F     unmapped_nand2        15  60.0     0    43     430    (-,-) 
  g60692/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59886/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     461    (-,-) 
  g71686/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     476    (-,-) 
  g59722/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     492    (-,-) 
  reg_op1_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     492    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 62: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[31]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g570/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1352/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1278/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1279/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69976/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70453/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[31]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 63: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[30]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g569/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1338/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1284/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1285/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69965/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70448/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[30]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 64: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[29]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g568/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1343/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1290/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1291/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69955/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70444/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[29]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 65: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[28]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g567/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1347/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1296/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1297/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69973/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70452/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[28]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 66: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[27]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g566/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1351/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1302/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1303/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69967/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70449/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[27]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 67: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[26]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g565/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1337/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1308/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1309/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69953/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70443/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[26]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 68: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[25]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g564/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1341/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1314/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1315/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69969/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70450/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[25]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 69: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[24]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1377/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1345/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1320/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1321/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69983/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g64756/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[24]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 70: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[23]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1360/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1348/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1326/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1327/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69962/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70447/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[23]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 71: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[22]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1368/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1334/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1299/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1300/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69978/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70454/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[22]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 72: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[21]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1373/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1340/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1329/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1330/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69958/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70445/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[21]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 73: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[20]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g563/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1344/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1323/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1324/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69981/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g64755/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[20]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 74: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[19]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g562/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1349/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1317/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1318/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69971/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70451/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[19]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 75: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[18]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1376/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1336/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1311/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1312/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69960/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70446/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[18]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 76: VIOLATED (-423 ps) Setup Check with Pin alu_out_q_reg[17]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     485                  
             Slack:=    -423                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1378/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g329/z  (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     423    (-,-) 
  addinc_ADD_UNS_OP_2/g1305/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     438    (-,-) 
  addinc_ADD_UNS_OP_2/g1306/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     454    (-,-) 
  g69950/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     469    (-,-) 
  g70442/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     485    (-,-) 
  alu_out_q_reg[17]/d         -       -       R     unmapped_d_flop        1     -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 77: VIOLATED (-420 ps) Setup Check with Pin latched_store_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) latched_store_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     482                  
             Slack:=    -420                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       24 92.3     0   150     150    (-,-) 
  g69738/z            (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     169    (-,-) 
  g69697/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     185    (-,-) 
  g68448/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     200    (-,-) 
  g70354/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     216    (-,-) 
  g64853/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     231    (-,-) 
  g64110/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     247    (-,-) 
  g63859/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     262    (-,-) 
  g70661/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     278    (-,-) 
  g62550/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     293    (-,-) 
  g71610/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     309    (-,-) 
  g71623/z            (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     328    (-,-) 
  g71669/z            (u)     in_1->z R     unmapped_complex2      2  8.4     0    20     348    (-,-) 
  g71737/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     363    (-,-) 
  g71739/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     379    (-,-) 
  g59698/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     394    (-,-) 
  g59696/z            (u)     in_1->z R     unmapped_or2           4 16.8     0    25     420    (-,-) 
  g71742/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     435    (-,-) 
  g59689/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     451    (-,-) 
  g59685/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     466    (-,-) 
  g59684/z            (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     482    (-,-) 
  latched_store_reg/d -       -       R     unmapped_d_flop        1    -     -     0     482    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 78: VIOLATED (-420 ps) Setup Check with Pin decoder_trigger_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) decoder_trigger_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     482                  
             Slack:=    -420                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk    -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q      (u)     clk->q  R     unmapped_d_flop       24 96.9     0   150     150    (-,-) 
  g69738/z              (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     169    (-,-) 
  g69697/z              (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     185    (-,-) 
  g68448/z              (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     200    (-,-) 
  g70354/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     216    (-,-) 
  g64853/z              (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  g64110/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     247    (-,-) 
  g63859/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     262    (-,-) 
  g70661/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     278    (-,-) 
  g62550/z              (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  g71610/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     309    (-,-) 
  g71623/z              (u)     in_1->z R     unmapped_complex2      2  8.4     0    20     328    (-,-) 
  g71669/z              (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     348    (-,-) 
  g71737/z              (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     363    (-,-) 
  g71739/z              (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     379    (-,-) 
  g59698/z              (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     394    (-,-) 
  g59696/z              (u)     in_1->z F     unmapped_or2           4 16.0     0    25     420    (-,-) 
  g59692/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     435    (-,-) 
  g59688/z              (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     451    (-,-) 
  g59686/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     466    (-,-) 
  g59683/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  decoder_trigger_reg/d -       -       R     unmapped_d_flop        1    -     -     0     482    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 79: VIOLATED (-405 ps) Setup Check with Pin alu_out_q_reg[8]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     467                  
             Slack:=    -405                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g535/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1386/z (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     405    (-,-) 
  addinc_ADD_UNS_OP_2/g1355/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     420    (-,-) 
  addinc_ADD_UNS_OP_2/g1356/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     436    (-,-) 
  g69833/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     452    (-,-) 
  g64736/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     467    (-,-) 
  alu_out_q_reg[8]/d          -       -       R     unmapped_d_flop        1     -     -     0     467    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 80: VIOLATED (-400 ps) Setup Check with Pin reg_op1_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     462                  
             Slack:=    -400                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z          (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z          (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63942/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  g63078/z          (u)     in_1->z R     unmapped_or2          39 163.8     0    57     387    (-,-) 
  g59904/z          (u)     in_1->z F     unmapped_complex2     16  64.0     0    44     431    (-,-) 
  g59822/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     446    (-,-) 
  g59730/z          (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     462    (-,-) 
  reg_op1_reg[0]/d  -       -       R     unmapped_d_flop        1     -     -     0     462    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 81: VIOLATED (-397 ps) Setup Check with Pin reg_next_pc_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     460                  
             Slack:=    -397                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g693/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g694/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     428    (-,-) 
  g68915/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     444    (-,-) 
  g70653/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     460    (-,-) 
  reg_next_pc_reg[8]/d             -       -       R     unmapped_d_flop        1     -     -     0     460    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 82: VIOLATED (-392 ps) Setup Check with Pin mem_do_rinst_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_rinst_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     455                  
             Slack:=    -392                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       24 92.3     0   150     150    (-,-) 
  g69738/z           (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     169    (-,-) 
  g69697/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     185    (-,-) 
  g68448/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     200    (-,-) 
  g70354/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     216    (-,-) 
  g64853/z           (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     231    (-,-) 
  g64110/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     247    (-,-) 
  g63859/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     262    (-,-) 
  g70661/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     278    (-,-) 
  g62550/z           (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     293    (-,-) 
  g71610/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     309    (-,-) 
  g71623/z           (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     328    (-,-) 
  g71669/z           (u)     in_1->z R     unmapped_complex2      2  8.4     0    20     348    (-,-) 
  g71737/z           (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     363    (-,-) 
  g71739/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     379    (-,-) 
  g59698/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     394    (-,-) 
  g59696/z           (u)     in_1->z R     unmapped_or2           4 16.8     0    25     420    (-,-) 
  g71743/z           (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     439    (-,-) 
  g71744/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     455    (-,-) 
  mem_do_rinst_reg/d -       -       R     unmapped_d_flop        1    -     -     0     455    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 83: VIOLATED (-392 ps) Setup Check with Pin latched_branch_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) latched_branch_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     455                  
             Slack:=    -392                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk   -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q     (u)     clk->q  F     unmapped_d_flop       24 92.3     0   150     150    (-,-) 
  g69738/z             (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     169    (-,-) 
  g69697/z             (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     185    (-,-) 
  g68448/z             (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     200    (-,-) 
  g70354/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     216    (-,-) 
  g64853/z             (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     231    (-,-) 
  g64110/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     247    (-,-) 
  g63859/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     262    (-,-) 
  g70661/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     278    (-,-) 
  g62550/z             (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     293    (-,-) 
  g71610/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     309    (-,-) 
  g71623/z             (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     328    (-,-) 
  g71669/z             (u)     in_1->z R     unmapped_complex2      2  8.4     0    20     348    (-,-) 
  g71737/z             (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     363    (-,-) 
  g71739/z             (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     379    (-,-) 
  g59698/z             (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     394    (-,-) 
  g59696/z             (u)     in_1->z R     unmapped_or2           4 16.8     0    25     420    (-,-) 
  g71743/z             (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     439    (-,-) 
  g71745/z             (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     455    (-,-) 
  latched_branch_reg/d -       -       R     unmapped_d_flop        1    -     -     0     455    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 84: VIOLATED (-388 ps) Setup Check with Pin alu_out_q_reg[0]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       24 92.3     0   150     150    (-,-) 
  g69738/z           (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     169    (-,-) 
  g69697/z           (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     185    (-,-) 
  g68448/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     200    (-,-) 
  g70354/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     216    (-,-) 
  g64853/z           (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     231    (-,-) 
  g64110/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     247    (-,-) 
  g63859/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     262    (-,-) 
  g70661/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     278    (-,-) 
  g62550/z           (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     293    (-,-) 
  g71610/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     309    (-,-) 
  g71623/z           (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     328    (-,-) 
  g71669/z           (u)     in_1->z R     unmapped_complex2      2  8.4     0    20     348    (-,-) 
  g71737/z           (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     363    (-,-) 
  g71739/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     379    (-,-) 
  g59698/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     394    (-,-) 
  g59696/z           (u)     in_1->z R     unmapped_or2           4 16.8     0    25     420    (-,-) 
  g59694/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     435    (-,-) 
  g59691/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     451    (-,-) 
  alu_out_q_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0     451    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 85: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g574/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g637/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g597/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g598/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32740/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32346/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32330/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[31]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 86: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g573/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g632/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g624/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g625/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32732/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32340/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32331/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[30]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 87: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g572/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g633/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g609/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g610/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32758/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32348/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32324/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[29]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 88: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g571/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g626/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g615/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g616/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32688/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32342/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32333/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[28]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 89: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g570/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g628/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g621/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g622/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32750/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32338/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32319/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[27]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 90: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g569/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g634/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g603/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g604/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32766/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32341/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32329/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[26]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 91: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g568/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g627/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g618/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g619/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32722/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32350/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32327/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[25]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 92: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g671/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g636/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g612/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g613/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32714/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32354/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32325/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[24]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 93: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g664/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g630/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g606/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g607/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32706/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32352/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32321/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[23]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 94: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g657/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g638/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g600/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g601/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32698/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32353/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32326/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[22]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 95: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g650/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g631/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g594/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g595/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32677/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32344/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32320/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[21]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 96: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g567/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g629/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g591/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g592/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32802/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32343/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32323/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 97: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g566/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g639/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g588/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g589/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32776/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32345/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32322/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 98: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g644/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g635/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g585/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g586/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32784/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32349/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32328/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[18]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 99: VIOLATED (-388 ps) Setup Check with Pin reg_out_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g642/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     353    (-,-) 
  add_1801_23/g329/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     373    (-,-) 
  add_1801_23/g582/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g583/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g32794/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g32351/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g32332/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 100: VIOLATED (-388 ps) Setup Check with Pin alu_out_q_reg[16]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g1441/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  addinc_ADD_UNS_OP_2/g1424/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     312    (-,-) 
  addinc_ADD_UNS_OP_2/g1412/z (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     327    (-,-) 
  addinc_ADD_UNS_OP_2/g1401/z (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     343    (-,-) 
  addinc_ADD_UNS_OP_2/g1389/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1370/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1371/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g32730/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     434    (-,-) 
  g32401/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     450    (-,-) 
  alu_out_q_reg[16]/d         -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 101: VIOLATED (-388 ps) Setup Check with Pin alu_out_q_reg[7]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g534/z  (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1390/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1358/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1359/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g32831/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     434    (-,-) 
  g32390/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     450    (-,-) 
  alu_out_q_reg[7]/d          -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 102: VIOLATED (-388 ps) Setup Check with Pin alu_out_q_reg[6]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g1397/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1381/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1362/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1363/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g69800/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     434    (-,-) 
  g64734/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     450    (-,-) 
  alu_out_q_reg[6]/d          -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 103: VIOLATED (-388 ps) Setup Check with Pin alu_out_q_reg[5]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -388                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g1406/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g208/z  (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     388    (-,-) 
  addinc_ADD_UNS_OP_2/g1365/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     403    (-,-) 
  addinc_ADD_UNS_OP_2/g1366/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     419    (-,-) 
  g32833/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     434    (-,-) 
  g32394/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     450    (-,-) 
  alu_out_q_reg[5]/d          -       -       R     unmapped_d_flop        1     -     -     0     450    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 104: VIOLATED (-379 ps) Setup Check with Pin reg_next_pc_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -379                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g530/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g721/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g689/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g68895/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g70654/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[7]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 105: VIOLATED (-379 ps) Setup Check with Pin reg_next_pc_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -379                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g744/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g710/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g711/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g68855/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g70656/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[6]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 106: VIOLATED (-379 ps) Setup Check with Pin reg_next_pc_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -379                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g725/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g208/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g706/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g707/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g68867/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g70655/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[5]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 107: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[31]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60866/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71730/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[31]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 108: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[30]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60863/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71729/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[30]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 109: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[29]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60835/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71721/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[29]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 110: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[28]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60873/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71732/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[28]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 111: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[27]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60791/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71708/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[27]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 112: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[26]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60839/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71722/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[26]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 113: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[25]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60876/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71733/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[25]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 114: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[24]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60859/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71728/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[24]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 115: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[23]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60856/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71727/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[23]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 116: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[22]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60846/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71724/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[22]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 117: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[21]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60842/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71723/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[21]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 118: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[20]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60832/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71720/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[20]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 119: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[19]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60815/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71715/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[19]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 120: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[18]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60811/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71714/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[18]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 121: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[17]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60808/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71713/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[17]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 122: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[16]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60798/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71710/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[16]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 123: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[15]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60794/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71709/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[15]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 124: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[14]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60852/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71726/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[14]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 125: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[13]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60849/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71725/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[13]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 126: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[12]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60828/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71719/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[12]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 127: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[11]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60825/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71718/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[11]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 128: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[10]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60822/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71717/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[10]/d      -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 129: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[9]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60818/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71716/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[9]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 130: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[8]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60804/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71712/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[8]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 131: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[7]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60801/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71711/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[7]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 132: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[6]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60870/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71731/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[6]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 133: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[5]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60880/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71734/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[5]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 134: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[4]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60787/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71707/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[4]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 135: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[3]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60777/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71704/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[3]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 136: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[2]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60784/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71706/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[2]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 137: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[1]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60774/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71703/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[1]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 138: VIOLATED (-368 ps) Setup Check with Pin reg_op2_reg[0]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    -368                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     290    (-,-) 
  g63048/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     345    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     399    (-,-) 
  g60780/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     415    (-,-) 
  g71705/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     430    (-,-) 
  reg_op2_reg[0]/d       -       -       R     unmapped_d_flop        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 139: VIOLATED (-359 ps) Setup Check with Pin reg_out_reg[14]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     421                  
             Slack:=    -359                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g706/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g682/z (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g655/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g656/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69924/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70556/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g63890/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  g63251/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     405    (-,-) 
  g62988/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     421    (-,-) 
  reg_out_reg[14]/d  -       -       R     unmapped_d_flop        1    -     -     0     421    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 140: VIOLATED (-359 ps) Setup Check with Pin reg_out_reg[13]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     421                  
             Slack:=    -359                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g694/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g683/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g659/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g660/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69931/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70555/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g63887/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  g63254/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     405    (-,-) 
  g62970/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     421    (-,-) 
  reg_out_reg[13]/d  -       -       R     unmapped_d_flop        1    -     -     0     421    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 141: VIOLATED (-359 ps) Setup Check with Pin reg_out_reg[12]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     421                  
             Slack:=    -359                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g553/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g690/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g662/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g663/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69937/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70554/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g63885/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  g63255/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     405    (-,-) 
  g62938/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     421    (-,-) 
  reg_out_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0     421    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 142: VIOLATED (-359 ps) Setup Check with Pin reg_out_reg[11]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     421                  
             Slack:=    -359                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g552/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g685/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g666/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g667/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69943/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70553/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g63882/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  g63256/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     405    (-,-) 
  g62898/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     421    (-,-) 
  reg_out_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0     421    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 143: VIOLATED (-359 ps) Setup Check with Pin reg_out_reg[10]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     421                  
             Slack:=    -359                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g710/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g686/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g669/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g670/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69912/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70558/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g63896/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  g63244/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     405    (-,-) 
  g63024/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     421    (-,-) 
  reg_out_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0     421    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 144: VIOLATED (-359 ps) Setup Check with Pin reg_out_reg[9]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     421                  
             Slack:=    -359                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g699/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     293    (-,-) 
  add_1801_23/g270/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     312    (-,-) 
  add_1801_23/g673/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g674/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69918/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70557/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g63893/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     390    (-,-) 
  g63250/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     405    (-,-) 
  g63006/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     421    (-,-) 
  reg_out_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     421    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 145: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71195/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60527/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 146: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71185/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60511/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 147: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71242/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60593/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 148: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70807/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60103/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 149: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71166/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60484/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 150: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70805/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60099/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 151: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70791/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60071/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 152: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71178/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60500/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 153: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71161/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60478/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 154: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70782/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60047/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 155: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71194/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60526/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 156: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71198/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60533/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 157: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71200/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 158: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71203/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60540/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 159: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71433/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60908/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 160: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71247/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60599/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 161: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71268/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60630/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 162: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71279/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60647/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 163: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71294/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60668/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 164: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71349/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60746/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 165: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71401/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60847/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 166: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71350/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60747/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 167: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71375/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60785/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 168: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71389/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60819/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 169: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71392/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60826/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 170: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71356/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60756/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 171: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71347/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60744/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 172: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71337/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60731/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 173: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71322/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60708/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 174: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71308/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60688/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 175: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71297/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60671/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 176: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[31][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63088/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61758/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60050/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[31][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 177: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71277/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60642/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 178: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71235/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60583/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 179: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71269/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60631/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 180: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71263/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60622/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 181: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71417/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60886/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 182: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71221/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60564/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 183: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71216/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60557/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 184: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71212/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60552/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 185: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71208/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60547/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 186: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71187/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60516/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 187: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71233/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60580/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 188: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71226/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60571/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 189: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71202/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60538/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 190: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71199/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60534/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 191: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71113/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60413/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 192: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71191/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60523/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 193: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71189/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60518/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 194: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71164/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60481/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 195: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71188/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60517/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 196: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71184/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60510/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 197: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71224/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60568/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 198: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71155/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60471/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 199: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71159/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60476/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 200: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71243/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60594/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 201: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71114/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60414/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 202: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71167/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60486/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 203: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70780/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60045/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 204: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71110/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60410/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 205: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71248/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60601/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 206: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70808/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60105/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 207: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71238/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60587/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 208: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[29][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61743/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60051/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[29][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 209: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71564/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61066/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 210: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71523/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61025/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 211: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71518/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61020/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 212: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71559/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61061/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 213: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71562/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 214: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71563/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 215: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71565/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61067/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 216: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71519/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61021/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 217: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71435/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60934/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 218: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71566/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61068/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 219: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71569/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61071/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 220: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71520/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61022/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 221: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71522/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61024/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 222: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70810/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60108/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 223: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71517/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61019/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 224: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71436/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60935/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 225: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71434/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60932/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 226: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70991/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60289/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 227: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71539/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61041/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 228: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71544/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61046/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 229: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71606/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61108/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 230: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71445/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60944/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 231: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71448/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60947/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 232: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71572/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61074/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 233: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71581/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61083/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 234: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71451/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60950/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 235: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71587/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61089/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 236: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71591/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61093/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 237: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71590/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61092/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 238: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71498/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60997/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 239: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71454/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 240: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[27][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63246/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61372/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60931/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[27][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 241: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71578/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61080/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 242: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71571/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 243: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71598/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61100/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 244: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71600/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61102/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 245: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71466/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60965/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 246: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71469/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60968/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 247: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71602/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61104/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 248: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71515/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61017/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 249: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71526/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61028/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 250: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71475/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60974/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 251: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71493/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60992/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 252: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71553/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 253: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71513/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61012/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 254: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71472/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60971/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 255: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71482/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60981/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 256: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71479/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60978/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 257: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71547/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61049/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 258: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71514/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61015/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 259: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71516/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61018/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 260: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71556/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61058/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 261: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71530/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 262: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71488/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60987/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 263: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71536/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61038/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 264: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71533/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61035/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 265: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71603/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61105/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 266: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71501/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61000/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 267: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71504/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61003/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 268: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71507/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61006/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 269: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71510/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61009/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 270: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71527/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61029/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 271: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71570/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61072/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 272: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[25][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63243/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61297/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60913/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[25][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 273: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70796/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60081/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 274: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71111/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60411/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 275: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71374/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60782/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 276: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71394/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60830/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 277: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71376/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60788/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 278: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71385/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60809/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 279: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71391/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60823/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 280: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71379/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60795/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 281: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71388/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60816/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 282: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71384/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60806/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 283: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71378/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60792/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 284: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71371/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60775/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 285: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71363/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60764/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 286: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71362/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60763/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 287: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71358/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60758/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 288: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71355/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60755/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 289: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71354/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60754/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 290: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71348/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60745/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 291: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71346/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60743/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 292: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71398/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60840/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 293: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71342/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60736/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 294: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71341/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60735/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 295: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71338/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60732/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 296: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71333/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60723/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 297: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71332/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60722/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 298: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71325/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60712/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 299: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71324/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60710/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 300: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71316/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60699/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 301: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71315/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60698/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 302: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71310/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60690/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 303: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71386/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60812/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 304: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[23][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63104/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61592/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60056/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[23][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 305: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71302/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60679/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 306: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71300/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60677/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 307: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71296/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60670/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 308: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71295/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60669/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 309: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71409/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60867/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 310: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71289/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60660/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 311: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71288/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60659/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 312: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71287/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60658/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 313: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71281/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60649/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 314: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71416/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60883/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 315: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71276/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60641/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 316: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71274/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60639/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 317: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71420/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60889/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 318: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71273/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60638/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 319: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71270/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60632/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 320: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70775/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60040/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 321: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71267/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60629/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 322: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71264/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60623/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 323: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70786/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60061/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 324: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71262/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60621/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 325: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70795/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60079/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 326: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70794/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60077/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 327: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71204/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60541/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 328: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71227/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60572/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 329: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71231/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60578/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 330: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71232/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60579/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 331: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70798/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60085/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 332: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71219/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60561/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 333: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71382/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60802/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 334: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71215/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60556/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 335: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71207/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60545/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 336: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[21][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63101/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61522/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60057/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[21][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 337: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71098/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60398/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 338: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71463/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60962/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 339: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71485/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60984/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 340: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71583/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61085/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 341: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71574/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61076/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 342: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71594/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61096/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 343: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71460/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60959/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 344: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71457/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60956/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 345: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71596/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61098/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 346: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71604/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61106/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 347: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71592/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61094/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 348: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71593/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61095/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 349: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71584/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61086/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 350: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71589/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61091/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 351: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71588/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61090/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 352: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71586/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61088/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 353: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71601/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61103/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 354: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71577/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61079/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 355: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71580/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61082/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 356: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71597/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61099/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 357: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71608/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61110/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 358: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71607/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61109/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 359: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71442/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60941/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 360: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71521/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61023/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 361: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71582/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61084/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 362: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71585/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61087/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 363: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71543/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61045/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 364: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71542/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61044/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 365: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71579/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61081/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 366: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71575/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61077/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 367: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71576/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 368: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[19][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61262/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60921/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[19][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 369: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71599/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61101/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 370: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71573/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61075/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 371: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71568/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61070/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 372: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71524/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61026/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 373: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71550/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61052/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 374: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71595/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61097/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 375: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71551/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 376: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71549/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61051/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 377: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71540/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61042/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 378: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71555/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61057/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 379: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71546/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61048/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 380: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71548/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61050/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 381: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71557/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61059/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 382: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71541/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61043/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 383: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71545/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61047/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 384: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71567/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61069/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 385: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71538/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61040/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 386: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71552/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61054/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 387: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71558/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61060/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 388: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71534/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61036/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 389: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71554/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61056/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 390: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71537/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61039/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 391: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71560/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61062/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 392: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71532/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61034/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 393: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71525/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61027/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 394: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71531/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61033/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 395: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71528/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61030/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 396: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71561/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61063/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 397: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71535/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61037/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 398: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71529/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61031/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 399: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71605/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g61107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 400: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[17][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63242/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61728/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60930/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[17][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 401: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70993/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60293/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 402: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70992/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60291/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 403: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71249/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60602/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 404: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70806/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60101/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 405: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70803/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60095/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 406: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70804/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60097/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 407: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71132/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60438/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 408: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71253/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60609/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 409: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71134/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60441/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 410: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71144/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60455/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 411: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71168/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60487/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 412: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70799/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60087/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 413: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70802/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60093/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 414: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71169/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60488/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 415: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70801/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60091/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 416: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71141/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60451/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 417: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71151/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60465/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 418: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71225/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60570/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 419: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71121/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60423/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 420: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70800/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60089/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 421: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71256/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60612/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 422: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71257/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60613/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 423: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71126/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60430/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 424: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71261/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60620/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 425: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71222/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60565/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 426: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71171/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60491/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 427: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71260/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60619/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 428: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71220/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60563/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 429: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71147/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 430: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71150/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60463/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 431: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70797/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60083/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 432: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[15][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61731/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60052/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[15][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 433: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70784/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60049/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 434: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70783/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60048/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 435: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70776/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60041/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 436: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71123/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60426/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 437: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70790/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60069/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 438: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70773/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60038/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 439: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71173/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60494/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 440: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71137/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60445/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 441: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71139/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60448/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 442: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71176/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60497/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 443: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70774/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60039/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 444: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71179/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60502/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 445: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71153/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60468/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 446: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71175/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60496/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 447: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70777/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60042/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 448: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71129/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60434/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 449: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71180/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60503/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 450: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70787/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60063/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 451: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70779/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60044/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 452: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70785/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60059/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 453: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70789/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60067/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 454: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71182/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60507/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 455: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70788/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 456: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71118/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60419/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 457: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70778/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60043/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 458: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71183/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60509/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 459: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70792/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 460: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71240/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60590/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 461: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71115/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60415/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 462: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70793/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60075/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 463: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70781/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60046/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 464: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[13][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     320    (-,-) 
  g63094/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61726/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[13][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 465: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71209/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60548/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 466: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71432/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60906/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 467: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71210/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 468: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71431/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60905/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 469: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71217/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60558/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 470: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71430/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60904/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 471: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g70809/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 472: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71412/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60874/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 473: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71429/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60900/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 474: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71428/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60899/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 475: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71254/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60610/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 476: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71427/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60898/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 477: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71255/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60611/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 478: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71426/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60897/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 479: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71415/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60882/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 480: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71425/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60896/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 481: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71413/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60878/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 482: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71424/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60895/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 483: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71423/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60892/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 484: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71290/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60661/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 485: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71396/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60836/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 486: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71414/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60881/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 487: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71286/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60657/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 488: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71282/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60650/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 489: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71422/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60891/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 490: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71271/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60633/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 491: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71283/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60651/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 492: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71381/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60799/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 493: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71418/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60887/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 494: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71421/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60890/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 495: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71275/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60640/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 496: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[7][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63100/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61716/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60054/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[7][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 497: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71280/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60648/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 498: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71419/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60888/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 499: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71326/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60713/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 500: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71340/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60734/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 501: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71399/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60843/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 502: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71395/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60833/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 503: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71372/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60778/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 504: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71293/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60667/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 505: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71411/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60871/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 506: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71301/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60678/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 507: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71303/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60680/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 508: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71304/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60681/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 509: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71230/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60576/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 510: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71205/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60542/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 511: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71408/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60864/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 512: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71307/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60687/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 513: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71406/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60860/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 514: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71309/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60689/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 515: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71405/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60857/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 516: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71311/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60691/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 517: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71366/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60767/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 518: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71241/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60592/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 519: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71236/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60585/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 520: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71314/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60697/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 521: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71317/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60700/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 522: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71331/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60721/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 523: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71237/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60586/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 524: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71319/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60702/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 525: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71404/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60854/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 526: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71402/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60850/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 527: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g71330/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60720/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 528: VIOLATED (-355 ps) Setup Check with Pin cpuregs_reg[5][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -355                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63927/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     320    (-,-) 
  g63103/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     386    (-,-) 
  g61634/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     402    (-,-) 
  g60055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     417    (-,-) 
  cpuregs_reg[5][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     417    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 529: VIOLATED (-352 ps) Setup Check with Pin alu_out_q_reg[4]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    -352                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1420/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1414/z (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     353    (-,-) 
  addinc_ADD_UNS_OP_2/g1392/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     368    (-,-) 
  addinc_ADD_UNS_OP_2/g1393/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     384    (-,-) 
  g32835/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     399    (-,-) 
  g32400/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     415    (-,-) 
  alu_out_q_reg[4]/d          -       -       R     unmapped_d_flop        1     -     -     0     415    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 530: VIOLATED (-351 ps) Setup Check with Pin mem_wordsize_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wordsize_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=    -351                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z              (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z              (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z              (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z              (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z              (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63263/z              (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     334    (-,-) 
  g62650/z              (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     362    (-,-) 
  g60530/z              (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     382    (-,-) 
  g59978/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     397    (-,-) 
  g59873/z              (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  mem_wordsize_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 531: VIOLATED (-351 ps) Setup Check with Pin mem_wordsize_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wordsize_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=    -351                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z              (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z              (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z              (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z              (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z              (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63263/z              (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     334    (-,-) 
  g62650/z              (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     362    (-,-) 
  g60530/z              (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     382    (-,-) 
  g59984/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     397    (-,-) 
  g59875/z              (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  mem_wordsize_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     413    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 532: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71004/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60304/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 533: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70855/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60153/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 534: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70989/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60287/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 535: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70878/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60176/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 536: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70961/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60259/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 537: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70966/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60264/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 538: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70873/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60171/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 539: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70839/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60137/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 540: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70990/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60288/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 541: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70840/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60138/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 542: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70922/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60220/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 543: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70967/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60265/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 544: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71380/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60797/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 545: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70874/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60172/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 546: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71052/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60352/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 547: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71291/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60662/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 548: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71339/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60733/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 549: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71284/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60652/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 550: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71258/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60614/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 551: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71073/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60373/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 552: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71327/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60714/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 553: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71197/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60531/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 554: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71298/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60672/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 555: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71066/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60366/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 556: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71377/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60789/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 557: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71250/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60603/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 558: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71046/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60346/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 559: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71370/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60773/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 560: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71075/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60375/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 561: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71351/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60748/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 562: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71387/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60813/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 563: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[30][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63089/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61759/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60885/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 564: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71006/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60306/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 565: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70894/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60192/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 566: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70949/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60247/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 567: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70957/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60255/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 568: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70904/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60202/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 569: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70895/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60193/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 570: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70963/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60261/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 571: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70886/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60184/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 572: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70969/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60267/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 573: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70892/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60190/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 574: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70891/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60189/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 575: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60183/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 576: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71036/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60336/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 577: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70973/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60271/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 578: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71038/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60338/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 579: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71077/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60377/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 580: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71368/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60769/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 581: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71214/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60554/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 582: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71091/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60391/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 583: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71089/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60389/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 584: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71093/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60393/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 585: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71094/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60394/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 586: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71039/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60339/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 587: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71359/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60759/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 588: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71344/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60741/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 589: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71213/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60553/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 590: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71252/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60608/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 591: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71357/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60757/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 592: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71306/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60686/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 593: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71078/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60378/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 594: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71390/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60821/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 595: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[28][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63098/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61762/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60877/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 596: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70999/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60299/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 597: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70815/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60113/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 598: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70911/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60209/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 599: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70816/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60114/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 600: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70914/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60212/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 601: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70819/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60117/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 602: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70915/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60213/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 603: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70814/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60112/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 604: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70916/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60214/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 605: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70818/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60116/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 606: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70917/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60215/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 607: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70820/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60118/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 608: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71120/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60422/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 609: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70821/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60119/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 610: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71116/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60416/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 611: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71014/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60314/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 612: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71122/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60424/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 613: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71015/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60315/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 614: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71112/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60412/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 615: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71016/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60316/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 616: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71124/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60427/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 617: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71017/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60317/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 618: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71125/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60428/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 619: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71018/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60318/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 620: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71127/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60431/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 621: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71019/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60319/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 622: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71117/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60417/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 623: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71020/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60320/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 624: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71128/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60432/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 625: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71021/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60321/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 626: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71130/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60435/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 627: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[26][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63265/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61732/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60919/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 628: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70994/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60294/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 629: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70823/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60121/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 630: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70918/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60216/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 631: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70824/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60122/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 632: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70919/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60217/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 633: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70825/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60123/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 634: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70982/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60280/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 635: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70826/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60124/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 636: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70920/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60218/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 637: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70910/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60208/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 638: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70985/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60283/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 639: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70921/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60219/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 640: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71131/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60437/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 641: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70827/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60125/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 642: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71023/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60323/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 643: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71133/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60439/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 644: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71135/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60442/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 645: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71010/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60310/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 646: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71136/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60443/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 647: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71138/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60447/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 648: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71140/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60449/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 649: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71024/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60324/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 650: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71142/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60452/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 651: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71334/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60725/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 652: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71025/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60325/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 653: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71026/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60326/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 654: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71143/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60453/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 655: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71031/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60331/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 656: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71145/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60456/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 657: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71027/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60327/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 658: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71146/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60457/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 659: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[24][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63120/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61729/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60925/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 660: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71000/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60300/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 661: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70828/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60126/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 662: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70932/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60230/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 663: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70829/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60127/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 664: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70923/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60221/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 665: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70831/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60129/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 666: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70946/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60244/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 667: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70830/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60128/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 668: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70832/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60130/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 669: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70843/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60141/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 670: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70924/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60222/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 671: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70909/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60207/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 672: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71149/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60462/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 673: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70833/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60131/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 674: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71152/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60467/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 675: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71154/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60469/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 676: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71158/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60474/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 677: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71028/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60328/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 678: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71156/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60472/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 679: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71029/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60329/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 680: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71157/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60473/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 681: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71030/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60330/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 682: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71160/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60477/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 683: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71032/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60332/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 684: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71033/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60333/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 685: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71345/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60742/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 686: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71108/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60408/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 687: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71397/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60837/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 688: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71162/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60479/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 689: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71034/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60334/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 690: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71163/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60480/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 691: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[22][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61741/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60916/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 692: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71007/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60307/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 693: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70834/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60132/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 694: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70984/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60282/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 695: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70988/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60286/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 696: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70987/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60285/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 697: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70836/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60134/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 698: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70925/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60223/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 699: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70812/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60110/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 700: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70971/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60269/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 701: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70813/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 702: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70908/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60206/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 703: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70926/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60224/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 704: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71172/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60493/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 705: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70838/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60136/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 706: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71393/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60829/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 707: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71174/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60495/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 708: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71190/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60520/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 709: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71037/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60337/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 710: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71009/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60309/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 711: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71272/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60637/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 712: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71245/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60597/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 713: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71055/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60355/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 714: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71244/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60596/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 715: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71045/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60345/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 716: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71259/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60618/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 717: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71053/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60353/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 718: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71239/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60589/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 719: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71265/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60624/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 720: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71266/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60628/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 721: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71054/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60354/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 722: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71107/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60407/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 723: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[20][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63106/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61744/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60909/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 724: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71001/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60301/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 725: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70848/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60146/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 726: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70953/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60251/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 727: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70835/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60133/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 728: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70954/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60252/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 729: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70867/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60165/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 730: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70861/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60159/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 731: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70846/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60144/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 732: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70948/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60246/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 733: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70845/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60143/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 734: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70955/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60253/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 735: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70866/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60164/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 736: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71228/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60574/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 737: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70844/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60142/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 738: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71299/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60676/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 739: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71109/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60409/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 740: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71313/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60696/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 741: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71223/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60567/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 742: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71305/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60682/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 743: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71170/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60490/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 744: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71318/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60701/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 745: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71059/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60359/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 746: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71218/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60560/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 747: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71106/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60406/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 748: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71065/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60365/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 749: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71063/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60363/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 750: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71105/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60405/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 751: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71321/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60707/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 752: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71064/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60364/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 753: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71285/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60656/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 754: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71104/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60404/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 755: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[14][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63092/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61753/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60894/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 756: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71003/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60303/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 757: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70980/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60278/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 758: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70888/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60186/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 759: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70868/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60166/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 760: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70958/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60256/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 761: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70960/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60258/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 762: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70869/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60167/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 763: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70951/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60249/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 764: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70870/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60168/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 765: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70837/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60135/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 766: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70859/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60157/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 767: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70822/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60120/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 768: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71013/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60313/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 769: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70913/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60211/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 770: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71201/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60537/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 771: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71043/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60343/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 772: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71084/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60384/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 773: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71090/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60390/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 774: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71329/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60719/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 775: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71068/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60368/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 776: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71012/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60312/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 777: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71072/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60372/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 778: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71011/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60311/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 779: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71119/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60420/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 780: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71196/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60529/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 781: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71042/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60342/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 782: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71410/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60869/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 783: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71193/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60525/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 784: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71328/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60717/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 785: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71041/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60341/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 786: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71086/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60386/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 787: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[12][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     315    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61756/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60893/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 788: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70997/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60297/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 789: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70986/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60284/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 790: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70905/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60203/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 791: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70871/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60169/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 792: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70935/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60233/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 793: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70881/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60179/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 794: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70977/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60275/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 795: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70934/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60232/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 796: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70975/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60273/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 797: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70912/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60210/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 798: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70880/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60178/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 799: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70976/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60274/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 800: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71079/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60379/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 801: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70978/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60276/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 802: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71058/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60358/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 803: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71365/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60766/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 804: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71352/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60749/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 805: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71085/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60385/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 806: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71071/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60371/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 807: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71211/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60551/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 808: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71092/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60392/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 809: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71080/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60380/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 810: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71070/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60370/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 811: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71320/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60703/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 812: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71361/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60761/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 813: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71087/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60387/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 814: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71067/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60367/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 815: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71088/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60388/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 816: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71360/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60760/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 817: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71373/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60781/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 818: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71364/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60765/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 819: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[10][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63115/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61738/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60917/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 820: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70996/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60296/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 821: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70889/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60187/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 822: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70847/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60145/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 823: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70887/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60185/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 824: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70970/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60268/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 825: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70979/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60277/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 826: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70879/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60177/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 827: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70933/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60231/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 828: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70893/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60191/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 829: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70974/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60272/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 830: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70883/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60181/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 831: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70877/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60175/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 832: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71367/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60768/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 833: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70890/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60188/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 834: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71335/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60726/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 835: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71400/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60845/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 836: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71095/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60395/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 837: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71192/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60524/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 838: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71050/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60350/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 839: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71057/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60357/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 840: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71048/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60348/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 841: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71403/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60853/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 842: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71044/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60344/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 843: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71047/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60347/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 844: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71369/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60770/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 845: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71246/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60598/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 846: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71278/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60646/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 847: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71353/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60753/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 848: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71051/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60351/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 849: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71076/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60376/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 850: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71323/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60709/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 851: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[8][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63938/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63117/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61735/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60918/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 852: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71008/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60308/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 853: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70936/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60234/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 854: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70959/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60257/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 855: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70857/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60155/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 856: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70865/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60163/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 857: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70875/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60173/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 858: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70896/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60194/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 859: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70981/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60279/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 860: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70884/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60182/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 861: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70897/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60195/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 862: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70972/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60270/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 863: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70876/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60174/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 864: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71096/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60396/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 865: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70931/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60229/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 866: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71081/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60381/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 867: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71343/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60737/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 868: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71035/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60335/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 869: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71069/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60369/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 870: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71312/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60693/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 871: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71206/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60544/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 872: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71049/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60349/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 873: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71229/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60575/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 874: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71061/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60361/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 875: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71062/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60362/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 876: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71040/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60340/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 877: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71074/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60374/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 878: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71234/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60582/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 879: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71097/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60397/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 880: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71060/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60360/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 881: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71251/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60606/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 882: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71292/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60666/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 883: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[6][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63110/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61747/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60902/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 884: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70995/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60295/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 885: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70882/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60180/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 886: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70860/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60158/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 887: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70850/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60148/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 888: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70842/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60140/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 889: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70898/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60196/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 890: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70929/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60227/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 891: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70956/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60254/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 892: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70968/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60266/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 893: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70872/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60170/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 894: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70928/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60226/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 895: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70930/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60228/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 896: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71186/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60513/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 897: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70841/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60139/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 898: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71082/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60382/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 899: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71103/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60403/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 900: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71336/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60730/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 901: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71056/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60356/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 902: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71148/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60460/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 903: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71383/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60805/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 904: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71022/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60322/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 905: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71609/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g61111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 906: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71407/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60861/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 907: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71165/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60483/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 908: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71083/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60383/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 909: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71102/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60402/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 910: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71177/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60499/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 911: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71181/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60506/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 912: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71099/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60399/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 913: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71101/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60401/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 914: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71100/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60400/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 915: VIOLATED (-349 ps) Setup Check with Pin cpuregs_reg[4][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -349                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63922/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63107/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61750/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60901/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[4][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 916: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71002/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60302/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 917: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70817/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60115/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 918: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70907/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60205/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 919: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70944/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60242/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 920: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70853/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60151/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 921: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70858/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60156/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 922: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70943/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60241/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 923: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70852/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60150/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 924: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70945/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60243/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 925: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70851/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60149/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 926: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70906/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60204/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 927: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70942/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60240/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 928: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71490/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60989/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 929: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70854/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60152/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 930: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71489/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60988/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 931: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71449/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60948/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 932: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71492/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60991/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 933: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71447/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60946/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 934: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71487/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60986/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 935: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71452/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60951/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 936: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71486/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60985/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 937: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71446/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60945/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 938: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71484/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60983/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 939: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71443/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60942/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 940: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71494/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60993/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 941: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71450/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60949/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 942: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71468/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60967/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 943: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71491/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60990/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 944: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71459/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60958/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 945: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71502/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61001/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 946: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71461/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60960/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 947: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[18][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g61545/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61016/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[18][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 948: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70998/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60298/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 949: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70862/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60160/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 950: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70941/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60239/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 951: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70811/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60109/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 952: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70940/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60238/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 953: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70856/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60154/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 954: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70939/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60237/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 955: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70849/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60147/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 956: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70952/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60250/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 957: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70938/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60236/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 958: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70863/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60161/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 959: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70937/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60235/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 960: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71495/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60994/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 961: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70864/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60162/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 962: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71456/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60955/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 963: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71483/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60982/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 964: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71497/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60996/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 965: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71453/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60952/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 966: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71481/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60980/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 967: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71441/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60940/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 968: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71455/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60954/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 969: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71440/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60939/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 970: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71496/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60995/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 971: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71480/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60979/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 972: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71500/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60999/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 973: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71439/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60938/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 974: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71467/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60966/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 975: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71458/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60957/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 976: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71478/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60977/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 977: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71499/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60998/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 978: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71477/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60976/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 979: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[16][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g61548/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61014/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 980: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71005/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60305/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 981: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70983/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60281/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 982: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70903/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60201/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 983: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70950/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60248/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 984: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70947/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60245/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 985: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70901/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60199/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 986: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70965/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60263/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 987: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70962/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60260/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 988: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70964/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60262/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 989: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70900/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60198/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 990: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70927/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60225/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 991: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70902/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60200/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 992: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71476/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60975/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 993: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g70899/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60197/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 994: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60963/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 995: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71505/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61004/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 996: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71506/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61005/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 997: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71438/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60937/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 998: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71470/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60969/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 999: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71473/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60972/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1000: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71508/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61007/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1001: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71437/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60936/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1002: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71503/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61002/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1003: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71465/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60964/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1004: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71511/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61010/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1005: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71462/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60961/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1006: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71509/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61008/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1007: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71444/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60943/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1008: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71474/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60973/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1009: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71512/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61011/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1010: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71471/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60970/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1011: VIOLATED (-346 ps) Setup Check with Pin cpuregs_reg[2][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -346                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64368/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63913/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63113/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g61551/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g61013/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1012: VIOLATED (-344 ps) Setup Check with Pin reg_next_pc_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -344                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32414/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g728/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g729/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  g68532/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     390    (-,-) 
  g70657/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     406    (-,-) 
  reg_next_pc_reg[4]/d             -       -       R     unmapped_d_flop        1     -     -     0     406    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1013: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[31]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63053/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[31]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1014: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[30]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63056/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[30]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1015: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[29]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63057/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[29]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1016: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[28]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63059/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[28]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1017: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[27]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63060/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[27]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1018: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[26]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63062/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[26]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1019: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[25]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63063/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[25]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1020: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[24]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63065/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[24]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1021: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[23]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63066/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[23]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1022: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[22]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63068/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[22]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1023: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[21]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63069/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[21]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1024: VIOLATED (-341 ps) Setup Check with Pin decoded_imm_reg[20]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63815/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63071/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[20]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1025: VIOLATED (-341 ps) Setup Check with Pin alu_out_q_reg[3]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -341                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1428/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g133/z  (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     341    (-,-) 
  addinc_ADD_UNS_OP_2/g1395/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     356    (-,-) 
  addinc_ADD_UNS_OP_2/g1396/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     372    (-,-) 
  g69766/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     388    (-,-) 
  g70441/z                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  alu_out_q_reg[3]/d          -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1026: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g648/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     353    (-,-) 
  add_1801_23/g649/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     369    (-,-) 
  g69808/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     384    (-,-) 
  g70763/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     400    (-,-) 
  reg_out_reg[16]/d  -       -       R     unmapped_d_flop        1    -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1027: VIOLATED (-337 ps) Setup Check with Pin cpu_state_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -337                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g71748/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     214    (-,-) 
  g70337/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     230    (-,-) 
  g66233/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     252    (-,-) 
  g70390/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     268    (-,-) 
  g63075/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     283    (-,-) 
  g61980/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  g60724/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     318    (-,-) 
  g71624/z                (u)     in_0->z F     unmapped_complex2      5  20.0     0    28     346    (-,-) 
  g71672/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     368    (-,-) 
  g59749/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     384    (-,-) 
  g71741/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     400    (-,-) 
  cpu_state_reg[7]/d      -       -       R     unmapped_d_flop        1     -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1028: VIOLATED (-337 ps) Setup Check with Pin cpu_state_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -337                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g71748/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     214    (-,-) 
  g70337/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     230    (-,-) 
  g66233/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     252    (-,-) 
  g70390/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     268    (-,-) 
  g63075/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     283    (-,-) 
  g61980/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  g60724/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     318    (-,-) 
  g71624/z                (u)     in_0->z F     unmapped_complex2      5  20.0     0    28     346    (-,-) 
  g71672/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     368    (-,-) 
  g59752/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     384    (-,-) 
  g59701/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     400    (-,-) 
  cpu_state_reg[3]/d      -       -       R     unmapped_d_flop        1     -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1029: VIOLATED (-337 ps) Setup Check with Pin cpu_state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -337                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g71748/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     214    (-,-) 
  g70337/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     230    (-,-) 
  g66233/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     252    (-,-) 
  g70390/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     268    (-,-) 
  g63075/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     283    (-,-) 
  g61980/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  g60724/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     318    (-,-) 
  g71624/z                (u)     in_0->z F     unmapped_complex2      5  20.0     0    28     346    (-,-) 
  g71672/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     368    (-,-) 
  g59750/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     384    (-,-) 
  g59702/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     400    (-,-) 
  cpu_state_reg[0]/d      -       -       R     unmapped_d_flop        1     -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1030: VIOLATED (-334 ps) Setup Check with Pin decoded_rd_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z             (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61324/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60106/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71646/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1031: VIOLATED (-334 ps) Setup Check with Pin decoded_rd_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z             (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61360/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60104/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71647/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1032: VIOLATED (-334 ps) Setup Check with Pin decoded_rd_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z             (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61368/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60102/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71648/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1033: VIOLATED (-334 ps) Setup Check with Pin decoded_rd_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z             (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61375/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60100/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71649/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1034: VIOLATED (-334 ps) Setup Check with Pin decoded_rd_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z             (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61382/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60098/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71650/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[0]/d  -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1035: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61389/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60096/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71651/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[20]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1036: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61397/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60094/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71652/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[19]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1037: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61404/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60092/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71653/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[18]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1038: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61411/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60090/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71654/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[17]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1039: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61418/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60088/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71655/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[16]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1040: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61426/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60086/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71656/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1041: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61432/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60084/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71657/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1042: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61440/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60082/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71658/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1043: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61447/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60080/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71659/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[9]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1044: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61455/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71660/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1045: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61461/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60076/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71661/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1046: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61469/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60074/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71662/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[6]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1047: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61476/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60072/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71663/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[5]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1048: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61483/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60070/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71664/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1049: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61490/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60068/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71665/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1050: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61498/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60066/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71666/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1051: VIOLATED (-334 ps) Setup Check with Pin decoded_imm_j_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -334                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z               (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z               (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z               (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63072/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61505/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g60064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  g71667/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1052: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g564/z    (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6711/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6712/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69777/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68779/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70731/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62432/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][31]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1053: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g563/z    (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6714/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6715/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69854/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68960/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70735/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62966/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][30]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1054: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g562/z    (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6717/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6718/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69829/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68919/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70736/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62969/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][29]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1055: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g561/z    (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6720/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6721/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69799/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68834/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70738/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62975/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][28]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1056: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g560/z    (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6723/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6724/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69846/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68957/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70737/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62972/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][27]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1057: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g559/z    (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6726/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6727/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69843/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68950/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70734/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62963/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][26]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1058: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g558/z    (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6729/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6730/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69856/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68967/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70739/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62978/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][25]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1059: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6750/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6732/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6733/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69857/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68975/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70673/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61144/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][24]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1060: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6749/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6735/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6736/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69770/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68711/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70741/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62984/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][23]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1061: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6748/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6738/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6739/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69836/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68937/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70740/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62981/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][22]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1062: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6747/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6741/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6742/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69828/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68910/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70745/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62996/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][21]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1063: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g553/z    (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6705/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6706/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69785/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68786/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70742/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62987/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][20]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1064: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[11][18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q       (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z   (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6778/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6744/z   (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6745/z   (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69839/z              (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68944/z              (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70744/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62993/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[11][18]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1065: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g564/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6711/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6712/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69777/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68779/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70733/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62438/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][31]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1066: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g563/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6714/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6715/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69854/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68960/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70743/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62990/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][30]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1067: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g562/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6717/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6718/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69829/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68919/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70672/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61139/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][29]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1068: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g561/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6720/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6721/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69799/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68834/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70759/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63040/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][28]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1069: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g560/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6723/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6724/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69846/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68957/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70760/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63042/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][27]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1070: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g559/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6726/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6727/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69843/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68950/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70671/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61136/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][26]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1071: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g558/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6729/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6730/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69856/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68967/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70670/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61133/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][25]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1072: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6750/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6732/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6733/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69857/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68975/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70669/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61130/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][24]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1073: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6749/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6735/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6736/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69770/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68711/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70758/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63037/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][23]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1074: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6748/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6738/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6739/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69836/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68937/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70668/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61127/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][22]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1075: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6747/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6741/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6742/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69828/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68910/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70667/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61124/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][21]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1076: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g553/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6705/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6706/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69785/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68786/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70666/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61112/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][20]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1077: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[9][18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6778/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6744/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6745/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69839/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68944/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70761/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63045/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[9][18]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1078: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g564/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6711/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6712/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69777/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68779/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70732/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62435/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][31]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1079: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g563/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6714/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6715/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69854/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68960/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70757/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63032/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][30]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1080: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g562/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6717/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6718/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69829/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68919/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70746/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62999/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][29]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1081: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g561/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6720/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6721/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69799/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68834/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70756/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63029/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][28]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1082: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g560/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6723/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6724/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69846/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68957/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70747/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63002/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][27]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1083: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g559/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6726/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6727/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69843/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68950/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70748/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63005/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][26]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1084: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g558/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6729/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6730/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69856/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68967/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70749/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63008/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][25]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1085: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6750/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6732/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6733/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69857/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68975/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70750/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63011/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][24]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1086: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6749/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6735/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6736/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69770/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68711/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70755/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63026/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][23]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1087: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6748/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6738/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6739/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69836/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68937/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70754/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63023/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][22]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1088: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6747/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6741/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6742/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69828/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68910/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70751/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63014/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][21]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1089: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g553/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6705/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6706/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69785/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68786/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70752/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63017/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][20]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1090: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[3][18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6778/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6744/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6745/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69839/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68944/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70753/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63020/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[3][18]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1091: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g564/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6711/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6712/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69777/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68779/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70611/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63442/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][31]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1092: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g563/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6714/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6715/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69854/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68960/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70610/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63361/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][30]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1093: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g562/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6717/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6718/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69829/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68919/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70599/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63346/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][29]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1094: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g561/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6720/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6721/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69799/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68834/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70605/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63354/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][28]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1095: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g560/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6723/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6724/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69846/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68957/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70600/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63347/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][27]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1096: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g559/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6726/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6727/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69843/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68950/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70609/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63360/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][26]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1097: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g558/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6729/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6730/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69856/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68967/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70601/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63348/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][25]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1098: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6750/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6732/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6733/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69857/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68975/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70608/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63358/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][24]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1099: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6749/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6735/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6736/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69770/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68711/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70602/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63350/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][23]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1100: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6748/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6738/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6739/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69836/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68937/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70607/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63357/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][22]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1101: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6747/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6741/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6742/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69828/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68910/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70603/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63351/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][21]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1102: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g553/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6705/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6706/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69785/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68786/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70606/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63355/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][20]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1103: VIOLATED (-332 ps) Setup Check with Pin cpuregs_reg[1][18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -332                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6778/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6744/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6745/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69839/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68944/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70604/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63352/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][18]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1104: VIOLATED (-331 ps) Setup Check with Pin cpu_state_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=    -331                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g71748/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     214    (-,-) 
  g70337/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     230    (-,-) 
  g66233/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     252    (-,-) 
  g70390/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     268    (-,-) 
  g63075/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     283    (-,-) 
  g61980/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  g60724/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     318    (-,-) 
  g71624/z                (u)     in_0->z F     unmapped_complex2      5  20.0     0    28     346    (-,-) 
  g59778/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     362    (-,-) 
  g59756/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     377    (-,-) 
  g71740/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     393    (-,-) 
  cpu_state_reg[6]/d      -       -       R     unmapped_d_flop        1     -     -     0     393    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1105: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70693/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61413/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1106: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70692/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61410/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1107: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70730/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61520/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1108: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70695/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61419/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1109: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70694/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61416/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1110: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70729/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61517/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1111: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70680/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61376/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1112: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70687/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61396/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1113: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70690/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61405/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1114: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70679/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61373/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1115: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70728/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61514/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1116: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70727/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61511/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1117: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70726/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61508/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1118: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70725/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61506/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1119: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70724/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61503/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1120: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70723/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61500/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1121: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70722/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61497/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1122: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70721/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61494/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1123: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[11][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63681/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g63126/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61364/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[11][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1124: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70691/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61407/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1125: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70720/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61491/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1126: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70682/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61381/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1127: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61378/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1128: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70719/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61488/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1129: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70718/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61485/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1130: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70717/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61482/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1131: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70678/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61370/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1132: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70716/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61480/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1133: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70715/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61477/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1134: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70683/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61384/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1135: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70714/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61474/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1136: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70713/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61471/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1137: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70684/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61387/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1138: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70712/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61468/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1139: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70711/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61465/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1140: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70685/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61390/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1141: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70710/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61462/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1142: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[9][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63678/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g63122/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61358/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[9][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1143: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70696/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61422/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1144: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70697/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61425/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1145: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70709/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1146: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70677/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61367/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1147: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70689/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61402/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1148: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70708/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61457/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1149: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70698/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61428/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1150: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70707/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61454/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1151: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70688/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61399/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1152: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70706/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61451/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1153: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70705/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61448/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1154: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70699/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61430/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1155: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70704/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61445/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1156: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70700/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61433/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1157: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70701/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61436/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1158: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70703/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61442/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1159: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70702/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61439/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1160: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g70686/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61393/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1161: VIOLATED (-330 ps) Setup Check with Pin cpuregs_reg[3][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -330                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64581/z               (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     295    (-,-) 
  g63655/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     361    (-,-) 
  g63124/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     376    (-,-) 
  g61361/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     392    (-,-) 
  cpuregs_reg[3][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     392    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1162: VIOLATED (-325 ps) Setup Check with Pin latched_is_lu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -325                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z            (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z            (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z            (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63263/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     334    (-,-) 
  g62641/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     356    (-,-) 
  g60062/z            (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     372    (-,-) 
  g60035/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     387    (-,-) 
  latched_is_lu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     387    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1163: VIOLATED (-325 ps) Setup Check with Pin latched_is_lh_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -325                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z            (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z            (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z            (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63263/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     334    (-,-) 
  g62641/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     356    (-,-) 
  g60060/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     372    (-,-) 
  g60036/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     387    (-,-) 
  latched_is_lh_reg/d -       -       R     unmapped_d_flop        1     -     -     0     387    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1164: VIOLATED (-325 ps) Setup Check with Pin latched_is_lb_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -325                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z            (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z            (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z            (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g63263/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     334    (-,-) 
  g62641/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     356    (-,-) 
  g60058/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     372    (-,-) 
  g60010/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     387    (-,-) 
  latched_is_lb_reg/d -       -       R     unmapped_d_flop        1     -     -     0     387    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1165: VIOLATED (-324 ps) Setup Check with Pin cpu_state_reg[2]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     386                  
             Slack:=    -324                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  R     unmapped_d_flop       34 142.8     0   155     155    (-,-) 
  g70041/z               (u)     in_1->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g69581/z               (u)     in_1->z R     unmapped_or2           3  12.6     0    22     193    (-,-) 
  g68536/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     209    (-,-) 
  g66075/z               (u)     in_1->z R     unmapped_or2           1   4.2     0    16     224    (-,-) 
  g64722/z               (u)     in_0->z R     unmapped_or2           1   4.2     0    16     240    (-,-) 
  g64514/z               (u)     in_1->z R     unmapped_or2           3  12.6     0    22     262    (-,-) 
  g63533/z               (u)     in_0->z F     unmapped_complex2      5  20.0     0    28     290    (-,-) 
  g63112/z               (u)     in_0->z F     unmapped_complex2      7  28.0     0    34     324    (-,-) 
  g61749/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     340    (-,-) 
  g60903/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     355    (-,-) 
  g59774/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     371    (-,-) 
  g59758/z               (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     386    (-,-) 
  cpu_state_reg[2]/d     -       -       R     unmapped_d_flop        1     -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1166: VIOLATED (-323 ps) Setup Check with Pin reg_next_pc_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    -323                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g32488/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g32452/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g7/z   (u)     in_1->z R     unmapped_nand2         5  21.0     0    28     288    (-,-) 
  add_1564_33_Y_add_1555_32/g842/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     303    (-,-) 
  add_1564_33_Y_add_1555_32/g133/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     323    (-,-) 
  add_1564_33_Y_add_1555_32/g755/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     338    (-,-) 
  add_1564_33_Y_add_1555_32/g756/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     354    (-,-) 
  g68758/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     369    (-,-) 
  g70658/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     385    (-,-) 
  reg_next_pc_reg[3]/d             -       -       R     unmapped_d_flop        1     -     -     0     385    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1167: VIOLATED (-318 ps) Setup Check with Pin cpu_state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=    -318                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       15  63.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z R     unmapped_or2          26 109.2     0    51     195    (-,-) 
  g71748/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     214    (-,-) 
  g70337/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     230    (-,-) 
  g66233/z                (u)     in_1->z R     unmapped_complex2      3  12.6     0    22     252    (-,-) 
  g70390/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     268    (-,-) 
  g63075/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     283    (-,-) 
  g61980/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     298    (-,-) 
  g60724/z                (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     318    (-,-) 
  g59885/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     349    (-,-) 
  g59879/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g59755/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     380    (-,-) 
  cpu_state_reg[1]/d      -       -       R     unmapped_d_flop        1     -     -     0     380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1168: VIOLATED (-317 ps) Setup Check with Pin is_sb_sh_sw_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_sb_sh_sw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=    -317                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63079/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61734/z             (u)     in_0->z F     unmapped_or2           4  16.0     0    25     348    (-,-) 
  g60292/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     364    (-,-) 
  g60011/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     379    (-,-) 
  is_sb_sh_sw_reg/d    -       -       R     unmapped_d_flop        1     -     -     0     379    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1169: VIOLATED (-317 ps) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=    -317                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q        (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                  (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                  (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                  (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                  (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                  (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                  (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63079/z                  (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61734/z                  (u)     in_0->z F     unmapped_or2           4  16.0     0    25     348    (-,-) 
  g60290/z                  (u)     in_1->z F     unmapped_or2           1   4.0     0    16     364    (-,-) 
  g60012/z                  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     379    (-,-) 
  is_lb_lh_lw_lbu_lhu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     379    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1170: VIOLATED (-317 ps) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=    -317                  

#----------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk               -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q                 (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                           (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                           (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                           (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                           (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                           (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                           (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                           (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63079/z                           (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61734/z                           (u)     in_0->z F     unmapped_or2           4  16.0     0    25     348    (-,-) 
  g60928/z                           (u)     in_1->z F     unmapped_or2           1   4.0     0    16     364    (-,-) 
  g60009/z                           (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     379    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     379    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1171: VIOLATED (-317 ps) Setup Check with Pin instr_jalr_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_jalr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=    -317                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63079/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61734/z             (u)     in_0->z F     unmapped_or2           4  16.0     0    25     348    (-,-) 
  g60920/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     364    (-,-) 
  g60008/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     379    (-,-) 
  instr_jalr_reg/d     -       -       R     unmapped_d_flop        1     -     -     0     379    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1172: VIOLATED (-314 ps) Setup Check with Pin is_alu_reg_reg_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_reg_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -314                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63079/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61137/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     345    (-,-) 
  g60915/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     361    (-,-) 
  g59983/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  is_alu_reg_reg_reg/d -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1173: VIOLATED (-314 ps) Setup Check with Pin instr_lui_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lui_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -314                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63079/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61137/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     345    (-,-) 
  g60929/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     361    (-,-) 
  g60037/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  instr_lui_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1174: VIOLATED (-314 ps) Setup Check with Pin instr_auipc_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_auipc_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -314                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63079/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61137/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     345    (-,-) 
  g60911/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     361    (-,-) 
  g59977/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  instr_auipc_reg/d    -       -       R     unmapped_d_flop        1     -     -     0     376    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1175: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[63]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[63]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g648/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g543/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g544/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68586/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68150/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[63]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1176: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[62]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[62]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g649/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g546/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g547/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68582/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68185/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[62]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1177: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[61]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[61]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g650/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g549/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g550/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68579/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68214/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[61]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1178: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[60]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[60]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g651/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g552/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g553/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68576/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68249/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[60]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1179: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[59]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[59]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g652/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g555/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g556/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68573/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68276/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[59]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1180: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[58]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[58]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g653/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g558/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g559/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68569/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68309/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[58]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1181: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[57]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[57]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g654/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g561/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g562/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68565/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68332/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[57]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1182: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[56]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[56]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g655/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g564/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g565/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68561/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68358/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[56]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1183: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[55]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[55]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g656/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g567/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g568/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68557/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68395/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[55]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1184: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[54]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[54]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g657/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g570/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g571/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68554/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68420/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[54]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1185: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[53]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[53]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g658/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g573/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g574/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68549/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66045/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[53]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1186: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[52]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[52]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g659/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g576/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g577/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68547/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66090/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[52]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1187: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[51]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[51]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g660/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g579/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g580/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66156/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[51]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1188: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[50]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[50]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g661/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g582/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g583/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68539/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66198/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[50]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1189: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[49]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[49]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g662/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g585/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g586/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68537/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66226/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[49]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1190: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[48]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[48]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g697/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g588/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g589/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68742/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67619/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[48]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1191: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[47]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[47]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g704/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g591/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g592/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68739/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67649/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[47]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1192: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[46]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[46]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g641/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g594/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g595/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68733/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67675/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[46]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1193: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[45]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[45]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g642/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g597/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g598/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68729/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67699/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[45]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1194: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[44]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[44]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g646/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g600/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g601/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68724/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67722/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[44]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1195: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[43]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[43]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g668/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g603/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g604/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68719/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67762/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[43]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1196: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[42]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[42]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g677/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g606/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g607/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68704/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67831/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[42]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1197: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[41]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[41]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g693/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g609/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g610/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68691/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67861/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[41]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1198: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[40]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[40]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g663/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g612/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g613/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67898/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[40]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1199: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[39]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[39]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g664/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g615/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g616/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68678/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67940/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[39]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1200: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[38]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[38]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g665/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g618/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g619/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68670/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67967/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[38]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1201: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[37]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[37]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g666/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g621/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g622/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68000/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[37]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1202: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[36]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[36]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g672/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g624/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g625/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68605/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68025/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[36]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1203: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[35]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[35]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g676/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g627/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g628/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68599/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[35]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1204: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[34]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[34]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g667/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g540/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g541/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68596/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68083/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[34]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1205: VIOLATED (-313 ps) Setup Check with Pin count_instr_reg[33]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[33]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g647/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g537/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g538/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68591/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g68114/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[33]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1206: VIOLATED (-313 ps) Setup Check with Pin cpuregs_reg[1][16]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -313                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6758/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     259    (-,-) 
  add_1312_30/g6759/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g69834/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     290    (-,-) 
  g68934/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     344    (-,-) 
  g70596/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g63119/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  cpuregs_reg[1][16]/d -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1207: VIOLATED (-312 ps) Setup Check with Pin reg_out_reg[15]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -312                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g697/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g681/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g652/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g653/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69757/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g63987/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  reg_out_reg[15]/d  -       -       R     unmapped_d_flop        1    -     -     0     374    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1208: VIOLATED (-306 ps) Setup Check with Pin alu_out_q_reg[2]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -306                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1485/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     281    (-,-) 
  addinc_ADD_UNS_OP_2/g70/z   (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     306    (-,-) 
  addinc_ADD_UNS_OP_2/g1422/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     322    (-,-) 
  addinc_ADD_UNS_OP_2/g1423/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     337    (-,-) 
  g69802/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     352    (-,-) 
  g64732/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     368    (-,-) 
  alu_out_q_reg[2]/d          -       -       R     unmapped_d_flop        1     -     -     0     368    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1209: VIOLATED (-305 ps) Setup Check with Pin mem_wstrb_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -305                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67450/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     311    (-,-) 
  g64738/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     336    (-,-) 
  g64295/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     352    (-,-) 
  g63941/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  mem_wstrb_reg[3]/d   -       -       R     unmapped_d_flop        1     -     -     0     367    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1210: VIOLATED (-305 ps) Setup Check with Pin mem_wstrb_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -305                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67450/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     311    (-,-) 
  g64738/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     336    (-,-) 
  g64281/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     352    (-,-) 
  g64016/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  mem_wstrb_reg[2]/d   -       -       R     unmapped_d_flop        1     -     -     0     367    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1211: VIOLATED (-305 ps) Setup Check with Pin mem_wstrb_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -305                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67450/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     311    (-,-) 
  g64738/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     336    (-,-) 
  g64290/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     352    (-,-) 
  g64015/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  mem_wstrb_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     367    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1212: VIOLATED (-305 ps) Setup Check with Pin mem_wstrb_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -305                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67450/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     311    (-,-) 
  g64738/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     336    (-,-) 
  g64286/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     352    (-,-) 
  g64017/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  mem_wstrb_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     367    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1213: VIOLATED (-303 ps) Setup Check with Pin cpuregs_reg[1][15]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -303                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6780/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6761/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6762/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69786/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68794/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70592/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g63105/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][15]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1214: VIOLATED (-303 ps) Setup Check with Pin cpuregs_reg[1][14]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -303                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6790/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6764/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6765/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69806/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68866/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70594/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g63111/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][14]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1215: VIOLATED (-303 ps) Setup Check with Pin cpuregs_reg[1][13]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -303                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6791/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6767/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6768/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69803/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68854/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70593/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g63108/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][13]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1216: VIOLATED (-303 ps) Setup Check with Pin cpuregs_reg[1][12]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -303                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g543/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6770/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6771/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69788/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68800/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70591/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g63102/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][12]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1217: VIOLATED (-303 ps) Setup Check with Pin cpuregs_reg[1][11]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -303                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g542/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6773/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6774/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68809/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70589/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g63096/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][11]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1218: VIOLATED (-303 ps) Setup Check with Pin cpuregs_reg[1][10]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -303                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6794/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6776/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6777/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69869/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g69001/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70590/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g63099/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][10]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1219: VIOLATED (-303 ps) Setup Check with Pin cpuregs_reg[1][9]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -303                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g540/z  (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     233    (-,-) 
  add_1312_30/g6752/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6753/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69874/z            (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g69010/z            (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70588/z            (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g63093/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][9]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1220: VIOLATED (-301 ps) Setup Check with Pin reg_next_pc_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z                         (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32512/z                         (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32456/z                         (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g574/z (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g810/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     301    (-,-) 
  add_1564_33_Y_add_1555_32/g783/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  add_1564_33_Y_add_1555_32/g784/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  g68971/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g70659/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_next_pc_reg[2]/d             -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1221: VIOLATED (-301 ps) Setup Check with Pin reg_sh_reg[4]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[4]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69980/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g70308/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g69069/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g68372/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64844/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g64345/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g63866/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g63262/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g43707/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g71621/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g71644/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[4]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1222: VIOLATED (-301 ps) Setup Check with Pin reg_sh_reg[3]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[4]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69980/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g70308/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g69069/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g67692/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64789/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g64498/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g63892/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g63252/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g43692/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g71622/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g71645/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[3]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1223: VIOLATED (-301 ps) Setup Check with Pin reg_sh_reg[2]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[4]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69980/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g70308/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g69069/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g66742/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64825/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g64237/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g63872/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g63260/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g43704/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g71620/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g71643/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[2]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1224: VIOLATED (-301 ps) Setup Check with Pin reg_sh_reg[1]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[4]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69980/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g70308/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g69069/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g68230/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64772/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g64192/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g63902/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g63238/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g43689/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g71618/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g71641/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[1]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1225: VIOLATED (-301 ps) Setup Check with Pin reg_sh_reg[0]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[4]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69980/z                 (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     156    (-,-) 
  g70308/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     181    (-,-) 
  g69069/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     235    (-,-) 
  g67264/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     251    (-,-) 
  g64807/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g64278/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     282    (-,-) 
  g63878/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     297    (-,-) 
  g63258/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  g43698/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     332    (-,-) 
  g71619/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g71642/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_sh_reg[0]/d          -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1226: VIOLATED (-301 ps) Setup Check with Pin decoded_imm_reg[19]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63986/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[19]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1227: VIOLATED (-301 ps) Setup Check with Pin decoded_imm_reg[18]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63985/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[18]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1228: VIOLATED (-301 ps) Setup Check with Pin decoded_imm_reg[17]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63984/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[17]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1229: VIOLATED (-301 ps) Setup Check with Pin decoded_imm_reg[16]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63983/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[16]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1230: VIOLATED (-301 ps) Setup Check with Pin decoded_imm_reg[15]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63982/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[15]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1231: VIOLATED (-301 ps) Setup Check with Pin decoded_imm_reg[14]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63981/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[14]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1232: VIOLATED (-301 ps) Setup Check with Pin decoded_imm_reg[13]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63980/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[13]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1233: VIOLATED (-301 ps) Setup Check with Pin decoded_imm_reg[12]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -301                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64321/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63979/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[12]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1234: VIOLATED (-300 ps) Setup Check with Pin cpu_state_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -300                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g71748/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     214    (-,-) 
  g70337/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     230    (-,-) 
  g66233/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     252    (-,-) 
  g70390/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     268    (-,-) 
  g63075/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     283    (-,-) 
  g61980/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     298    (-,-) 
  g60724/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     318    (-,-) 
  g71624/z                (u)     in_0->z F     unmapped_complex2      5  20.0     0    28     346    (-,-) 
  g70281/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     362    (-,-) 
  cpu_state_reg[5]/d      -       -       R     unmapped_d_flop        1     -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1235: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70587/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63090/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1236: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70586/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63087/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1237: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70581/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63061/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1238: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70585/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1239: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70578/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63052/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1240: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70584/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63070/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1241: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70579/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1242: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70583/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63067/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1243: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70580/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63058/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1244: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70582/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1245: VIOLATED (-298 ps) Setup Check with Pin cpuregs_reg[1][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -298                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g70074/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g69524/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g70361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g64735/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64064/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g63946/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g63076/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1246: VIOLATED (-296 ps) Setup Check with Pin reg_out_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -296                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g32468/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     210    (-,-) 
  g32406/z                (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     236    (-,-) 
  g32383/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     251    (-,-) 
  g32371/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g32339/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     286    (-,-) 
  g70202/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     306    (-,-) 
  g69212/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     342    (-,-) 
  g63118/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     358    (-,-) 
  reg_out_reg[8]/d        -       -       R     unmapped_d_flop        1     -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1247: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[63]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[63]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g648/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g543/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g544/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70275/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[63]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1248: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[62]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[62]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g649/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g546/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g547/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70274/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[62]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1249: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[61]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[61]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g650/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g549/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g550/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70273/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[61]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1250: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[60]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[60]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g651/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g552/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g553/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70272/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[60]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1251: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[59]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[59]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g652/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g555/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g556/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70271/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[59]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1252: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[58]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[58]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g653/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g558/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g559/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70270/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[58]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1253: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[57]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[57]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g654/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g561/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g562/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70269/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[57]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1254: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[56]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[56]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g655/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g564/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g565/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70268/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[56]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1255: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[55]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[55]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g656/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g567/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g568/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70267/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[55]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1256: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[54]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[54]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g657/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g570/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g571/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70266/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[54]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1257: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[53]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[53]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g658/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g573/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g574/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70265/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[53]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1258: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[52]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[52]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g659/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g576/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g577/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70264/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[52]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1259: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[51]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[51]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g660/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g579/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g580/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70263/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[51]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1260: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[50]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[50]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g661/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g582/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g583/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70262/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[50]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1261: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[49]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[49]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g662/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g585/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g586/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70261/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[49]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1262: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[48]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[48]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g697/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g588/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g589/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70260/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[48]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1263: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[47]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[47]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g704/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g591/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g592/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70259/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[47]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1264: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[46]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[46]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g641/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g594/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g595/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70258/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[46]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1265: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[45]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[45]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g642/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g597/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g598/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70257/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[45]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1266: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[44]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[44]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g646/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g600/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g601/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70256/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[44]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1267: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[43]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[43]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g668/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g603/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g604/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70255/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[43]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1268: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[42]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[42]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g677/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g606/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g607/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70254/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[42]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1269: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[41]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[41]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g693/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g609/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g610/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70253/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[41]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1270: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[40]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[40]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g663/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g612/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g613/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70252/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[40]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1271: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[39]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[39]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g664/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g615/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g616/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70251/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[39]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1272: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[38]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[38]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g665/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g618/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g619/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70250/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[38]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1273: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[37]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[37]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g666/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g621/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g622/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70249/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[37]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1274: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[36]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[36]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g672/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g624/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g625/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70248/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[36]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1275: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[35]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[35]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g676/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g627/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g628/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70247/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[35]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1276: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[34]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[34]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g667/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g540/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g541/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g70246/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[34]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1277: VIOLATED (-295 ps) Setup Check with Pin count_cycle_reg[33]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[33]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -295                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g647/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g537/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g538/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     342    (-,-) 
  g70245/z               (u)     in_1->z R     unmapped_and2          1   4.2     0    16     357    (-,-) 
  count_cycle_reg[33]/d  -       -       R     unmapped_d_flop        1     -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1278: VIOLATED (-294 ps) Setup Check with Pin count_instr_reg[32]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[32]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -294                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g699/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     309    (-,-) 
  inc_add_1559_34/g700/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     325    (-,-) 
  g68916/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     340    (-,-) 
  g66167/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     356    (-,-) 
  count_instr_reg[32]/d  -       -       R     unmapped_d_flop        1     -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1279: VIOLATED (-292 ps) Setup Check with Pin is_alu_reg_imm_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_imm_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -292                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63079/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g62581/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     339    (-,-) 
  g60514/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     354    (-,-) 
  is_alu_reg_imm_reg/d -       -       R     unmapped_d_flop        1     -     -     0     354    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1280: VIOLATED (-291 ps) Setup Check with Pin reg_next_pc_reg[1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -291                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69379/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g68810/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     253    (-,-) 
  g67164/z               (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     307    (-,-) 
  g66035/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     322    (-,-) 
  g64109/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  g70628/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     353    (-,-) 
  reg_next_pc_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1281: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68751/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66973/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70410/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64353/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63858/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[31]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1282: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68756/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66995/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70411/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64344/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63861/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[30]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1283: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68743/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70409/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64364/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63857/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[29]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1284: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68762/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67013/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70412/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64335/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63862/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[28]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1285: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68738/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66936/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70408/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64373/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63856/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[27]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1286: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g69100/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70413/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64324/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63863/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[26]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1287: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68731/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66916/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70407/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64383/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63854/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[25]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1288: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68775/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70414/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64312/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63865/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[24]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1289: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68725/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66897/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70406/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64393/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63852/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[23]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1290: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68781/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67069/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70415/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64301/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63868/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[22]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1291: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68720/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66876/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70405/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64404/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63849/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[21]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1292: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68787/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67089/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70416/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64288/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63871/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[20]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1293: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68716/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66861/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70404/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64414/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63848/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[19]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1294: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68793/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67109/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70417/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64277/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63874/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[18]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1295: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68710/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66844/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70403/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64421/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63845/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[17]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1296: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68799/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67128/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70418/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64268/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63877/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[16]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1297: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68706/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66824/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70402/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64435/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63839/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[15]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1298: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68805/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67145/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70419/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64258/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63880/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[14]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1299: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68702/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66801/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70401/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64449/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63833/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[13]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1300: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68860/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67287/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70420/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64183/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63883/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[12]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1301: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68698/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66788/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70400/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64463/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63827/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[11]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1302: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68992/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67625/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70421/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64075/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63886/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[10]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1303: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68695/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66767/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70399/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64470/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63824/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[9]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1304: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68683/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66712/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70396/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64504/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63806/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[8]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1305: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68996/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67639/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70422/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64067/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63888/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[7]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1306: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g69079/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g67890/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70423/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64669/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63889/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[6]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1307: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68690/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66745/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70398/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64483/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63818/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[5]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1308: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g69089/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g68004/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70424/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64660/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63891/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[4]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1309: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68687/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66733/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70397/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64497/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63809/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[3]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1310: VIOLATED (-290 ps) Setup Check with Pin mem_addr_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -290                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71752/z               (u)     in_1->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g69019/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g68170/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70425/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g64571/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63897/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[2]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1311: VIOLATED (-280 ps) Setup Check with Pin decoded_imm_reg[10]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -280                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64326/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g63995/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[10]/d   -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1312: VIOLATED (-280 ps) Setup Check with Pin decoded_imm_reg[9]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -280                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64322/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g63994/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[9]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1313: VIOLATED (-280 ps) Setup Check with Pin decoded_imm_reg[8]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -280                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64318/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g63993/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[8]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1314: VIOLATED (-280 ps) Setup Check with Pin decoded_imm_reg[7]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -280                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64314/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g63992/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[7]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1315: VIOLATED (-280 ps) Setup Check with Pin decoded_imm_reg[6]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -280                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64310/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g63991/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[6]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1316: VIOLATED (-280 ps) Setup Check with Pin decoded_imm_reg[5]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -280                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28421/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64303/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g63990/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[5]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1317: VIOLATED (-280 ps) Setup Check with Pin mem_state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -280                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67450/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     311    (-,-) 
  g65131/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     326    (-,-) 
  g70762/z             (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  mem_state_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1318: VIOLATED (-280 ps) Setup Check with Pin mem_instr_reg/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_instr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -280                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67450/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     311    (-,-) 
  g70440/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     326    (-,-) 
  g64443/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     342    (-,-) 
  mem_instr_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1319: VIOLATED (-277 ps) Setup Check with Pin mem_do_prefetch_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_prefetch_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -277                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     186    (-,-) 
  g69551/z              (u)     in_1->z R     unmapped_or2           1   4.2     0    16     202    (-,-) 
  g70338/z              (u)     in_0->z R     unmapped_complex2     23  96.6     0    50     251    (-,-) 
  g68305/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     267    (-,-) 
  g70392/z              (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     292    (-,-) 
  g64533/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     308    (-,-) 
  g70577/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     323    (-,-) 
  g60933/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     339    (-,-) 
  mem_do_prefetch_reg/d -       -       R     unmapped_d_flop        1     -     -     0     339    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1320: VIOLATED (-275 ps) Setup Check with Pin count_cycle_reg[32]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[32]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -275                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g699/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     306    (-,-) 
  inc_add_1428_40/g700/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     322    (-,-) 
  g70244/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     338    (-,-) 
  count_cycle_reg[32]/d  -       -       R     unmapped_d_flop      1     -     -     0     338    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1321: VIOLATED (-270 ps) Setup Check with Pin reg_out_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -270                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g32468/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     210    (-,-) 
  g32406/z                (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     236    (-,-) 
  g32383/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     251    (-,-) 
  g32371/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     266    (-,-) 
  g32339/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     286    (-,-) 
  g69852/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     302    (-,-) 
  g70566/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     317    (-,-) 
  g63996/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     332    (-,-) 
  reg_out_reg[7]/d        -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1322: VIOLATED (-270 ps) Setup Check with Pin instr_jal_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_jal_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -270                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z             (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z             (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z             (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z             (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g63114/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     316    (-,-) 
  g61296/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  instr_jal_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1323: VIOLATED (-270 ps) Setup Check with Pin decoded_imm_j_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -270                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g70676/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     316    (-,-) 
  g61198/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1324: VIOLATED (-270 ps) Setup Check with Pin decoded_imm_j_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -270                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g70675/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     316    (-,-) 
  g61189/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1325: VIOLATED (-270 ps) Setup Check with Pin decoded_imm_j_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -270                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_do_rinst_reg/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g41449/z                (u)     in_0->z R     unmapped_or2           2   8.4     0    20     156    (-,-) 
  g44124/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g68546/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     187    (-,-) 
  g68371/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g64723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64236/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70570/z                (u)     in_0->z F     unmapped_complex2     42 168.0     0    58     301    (-,-) 
  g70674/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     316    (-,-) 
  g61180/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1326: VIOLATED (-268 ps) Setup Check with Pin mem_do_wdata_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_wdata_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -268                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z           (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z           (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z           (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z           (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z           (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64663/z           (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g61607/z           (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  mem_do_wdata_reg/d -       -       R     unmapped_d_flop        1     -     -     0     330    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1327: VIOLATED (-268 ps) Setup Check with Pin mem_do_rdata_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_rdata_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -268                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z           (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69551/z           (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g70338/z           (u)     in_0->z F     unmapped_complex2     23  92.0     0    50     251    (-,-) 
  g68305/z           (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     267    (-,-) 
  g70392/z           (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     292    (-,-) 
  g64530/z           (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     314    (-,-) 
  g61252/z           (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     330    (-,-) 
  mem_do_rdata_reg/d -       -       R     unmapped_d_flop        1     -     -     0     330    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1328: VIOLATED (-266 ps) Setup Check with Pin reg_pc_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -266                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32673/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     244    (-,-) 
  g32480/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g32440/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g32393/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g69366/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g68836/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[31]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1329: VIOLATED (-266 ps) Setup Check with Pin reg_pc_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -266                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32673/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     244    (-,-) 
  g32472/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g32415/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g32387/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g69363/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g68847/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[30]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1330: VIOLATED (-266 ps) Setup Check with Pin reg_pc_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -266                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32673/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     244    (-,-) 
  g32496/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g32459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g32379/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g69352/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g68857/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[29]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1331: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[23]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67364/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     280    (-,-) 
  g66034/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64119/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70627/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[23]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1332: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[22]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67364/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     280    (-,-) 
  g66027/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64136/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70626/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[22]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1333: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[21]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67364/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     280    (-,-) 
  g66020/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64146/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70625/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[21]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1334: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67364/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     280    (-,-) 
  g66012/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64162/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70624/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[20]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1335: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67364/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     280    (-,-) 
  g66007/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64172/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70623/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[19]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1336: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67364/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     280    (-,-) 
  g66002/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64191/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70622/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[18]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1337: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67364/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     280    (-,-) 
  g65996/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64204/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70621/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[17]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1338: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67364/z             (u)     in_0->z F     unmapped_complex2      8  32.0     0    36     280    (-,-) 
  g65992/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64218/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70620/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[16]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1339: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g71800/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     280    (-,-) 
  g65986/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64238/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70619/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[15]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1340: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g71800/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     280    (-,-) 
  g65982/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64249/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70618/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[14]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1341: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g71800/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     280    (-,-) 
  g65978/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64260/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70617/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[13]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1342: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g71800/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     280    (-,-) 
  g65971/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64293/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70616/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[12]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1343: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g71800/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     280    (-,-) 
  g65968/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64309/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70615/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[11]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1344: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g71800/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     280    (-,-) 
  g65965/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64379/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70614/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[10]/d  -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1345: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g71800/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     280    (-,-) 
  g65954/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64433/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70613/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[9]/d   -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1346: VIOLATED (-264 ps) Setup Check with Pin mem_wdata_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g71800/z             (u)     in_0->z F     unmapped_or2           8  32.0     0    36     280    (-,-) 
  g65944/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     296    (-,-) 
  g64474/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     311    (-,-) 
  g70612/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_wdata_reg[8]/d   -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1347: VIOLATED (-264 ps) Setup Check with Pin mem_valid_reg/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_valid_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67450/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     311    (-,-) 
  g70629/z             (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  mem_valid_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1348: VIOLATED (-264 ps) Setup Check with Pin reg_out_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g32468/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     210    (-,-) 
  g32406/z                (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     236    (-,-) 
  g68486/z                (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     264    (-,-) 
  g66214/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     279    (-,-) 
  g70561/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     295    (-,-) 
  g63904/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     310    (-,-) 
  g70765/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  reg_out_reg[6]/d        -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1349: VIOLATED (-264 ps) Setup Check with Pin reg_out_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g32468/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     210    (-,-) 
  g32406/z                (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     236    (-,-) 
  g68486/z                (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     264    (-,-) 
  g66847/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     279    (-,-) 
  g70560/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     295    (-,-) 
  g63907/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     310    (-,-) 
  g70764/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  reg_out_reg[5]/d        -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1350: VIOLATED (-264 ps) Setup Check with Pin reg_out_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g32468/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     210    (-,-) 
  g32406/z                (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     236    (-,-) 
  g68486/z                (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     264    (-,-) 
  g66172/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     279    (-,-) 
  g70562/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     295    (-,-) 
  g63780/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     310    (-,-) 
  g63302/z                (u)     in_1->z R     unmapped_or2           1   4.2     0    16     326    (-,-) 
  reg_out_reg[4]/d        -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1351: VIOLATED (-264 ps) Setup Check with Pin reg_out_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -264                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g32468/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     210    (-,-) 
  g32406/z                (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     236    (-,-) 
  g68486/z                (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     264    (-,-) 
  g66268/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     279    (-,-) 
  g65955/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     295    (-,-) 
  g70564/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     310    (-,-) 
  g63783/z                (u)     in_1->z R     unmapped_or2           1   4.2     0    16     326    (-,-) 
  reg_out_reg[3]/d        -       -       R     unmapped_d_flop        1     -     -     0     326    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1352: VIOLATED (-261 ps) Setup Check with Pin decoded_imm_reg[11]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -261                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g65966/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     292    (-,-) 
  g64311/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     308    (-,-) 
  g63999/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     323    (-,-) 
  decoded_imm_reg[11]/d   -       -       R     unmapped_d_flop        1     -     -     0     323    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1353: VIOLATED (-261 ps) Setup Check with Pin alu_out_q_reg[1]/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -261                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_sub_reg/q             (u)     clk->q  F     unmapped_d_flop       70 280.0     0   167     167    (-,-) 
  g29751/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     183    (-,-) 
  g29752/z                    (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     208    (-,-) 
  addinc_ADD_UNS_OP_2/g2/z    (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     223    (-,-) 
  addinc_ADD_UNS_OP_2/g1530/z (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     239    (-,-) 
  addinc_ADD_UNS_OP_2/g1515/z (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     261    (-,-) 
  addinc_ADD_UNS_OP_2/g1464/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     277    (-,-) 
  addinc_ADD_UNS_OP_2/g1465/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     292    (-,-) 
  g70070/z                    (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     308    (-,-) 
  g64729/z                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     323    (-,-) 
  alu_out_q_reg[1]/d          -       -       R     unmapped_d_flop        1     -     -     0     323    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1354: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[31]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g748/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g702/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g703/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68645/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66531/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[31]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1355: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[30]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g749/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g706/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g707/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68649/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66541/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[30]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1356: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[29]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g750/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g633/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g634/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68652/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66564/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[29]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1357: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[28]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g751/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g639/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g640/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68655/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66575/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[28]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1358: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[27]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g753/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g644/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g645/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68658/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66584/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[27]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1359: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[26]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g756/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g670/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g671/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68662/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66607/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[26]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1360: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[25]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g757/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g674/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g675/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68665/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66617/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[25]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1361: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[24]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g735/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g679/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g680/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68620/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66422/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[24]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1362: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[23]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g742/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g682/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g683/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68624/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66445/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[23]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1363: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[22]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g743/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g685/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g686/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68627/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66455/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[22]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1364: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[21]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g760/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g688/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g689/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68630/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66464/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[21]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1365: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[20]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g759/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g691/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g692/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68633/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66482/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1366: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[19]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g754/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g695/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g696/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68637/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66495/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1367: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[18]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g746/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g630/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g631/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68639/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66504/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[18]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1368: VIOLATED (-259 ps) Setup Check with Pin count_instr_reg[17]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -259                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g762/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g636/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g637/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68643/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66522/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1369: VIOLATED (-251 ps) Setup Check with Pin reg_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g32468/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     210    (-,-) 
  g32406/z                (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     236    (-,-) 
  g68974/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     251    (-,-) 
  g68299/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g70434/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     282    (-,-) 
  g64529/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     298    (-,-) 
  g63998/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     313    (-,-) 
  reg_out_reg[0]/d        -       -       R     unmapped_d_flop        1     -     -     0     313    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1370: VIOLATED (-248 ps) Setup Check with Pin reg_out_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       15  60.0     0   144     144    (-,-) 
  g32850/z                (u)     in_0->z F     unmapped_or2          26 104.0     0    51     195    (-,-) 
  g32468/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     210    (-,-) 
  g32406/z                (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     236    (-,-) 
  g68486/z                (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     264    (-,-) 
  g66119/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     279    (-,-) 
  g70563/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     295    (-,-) 
  g63779/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     310    (-,-) 
  reg_out_reg[2]/d        -       -       R     unmapped_d_flop        1     -     -     0     310    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1371: VIOLATED (-247 ps) Setup Check with Pin instr_xor_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_xor_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69074/z                (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     244    (-,-) 
  g67314/z                (u)     in_0->z F     unmapped_or2           7  28.0     0    34     278    (-,-) 
  g66017/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     293    (-,-) 
  g64063/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     309    (-,-) 
  instr_xor_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1372: VIOLATED (-247 ps) Setup Check with Pin instr_srl_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srl_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69074/z                (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     244    (-,-) 
  g67314/z                (u)     in_0->z F     unmapped_or2           7  28.0     0    34     278    (-,-) 
  g66023/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     293    (-,-) 
  g64074/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     309    (-,-) 
  instr_srl_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1373: VIOLATED (-247 ps) Setup Check with Pin instr_sltu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69074/z                (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     244    (-,-) 
  g67314/z                (u)     in_0->z F     unmapped_or2           7  28.0     0    34     278    (-,-) 
  g66026/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     293    (-,-) 
  g64083/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     309    (-,-) 
  instr_sltu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1374: VIOLATED (-247 ps) Setup Check with Pin instr_slt_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69074/z                (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     244    (-,-) 
  g67314/z                (u)     in_0->z F     unmapped_or2           7  28.0     0    34     278    (-,-) 
  g66028/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     293    (-,-) 
  g64086/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     309    (-,-) 
  instr_slt_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1375: VIOLATED (-247 ps) Setup Check with Pin instr_or_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_or_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69074/z                (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     244    (-,-) 
  g67314/z                (u)     in_0->z F     unmapped_or2           7  28.0     0    34     278    (-,-) 
  g66021/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     293    (-,-) 
  g64071/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     309    (-,-) 
  instr_or_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1376: VIOLATED (-247 ps) Setup Check with Pin instr_and_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_and_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69074/z                (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     244    (-,-) 
  g67314/z                (u)     in_0->z F     unmapped_or2           7  28.0     0    34     278    (-,-) 
  g66014/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     293    (-,-) 
  g64059/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     309    (-,-) 
  instr_and_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1377: VIOLATED (-247 ps) Setup Check with Pin instr_add_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_add_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69074/z                (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     244    (-,-) 
  g67314/z                (u)     in_0->z F     unmapped_or2           7  28.0     0    34     278    (-,-) 
  g66009/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     293    (-,-) 
  g64051/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     309    (-,-) 
  instr_add_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1378: VIOLATED (-246 ps) Setup Check with Pin decoded_imm_reg[4]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -246                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g65827/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g64139/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[4]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1379: VIOLATED (-246 ps) Setup Check with Pin decoded_imm_reg[3]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -246                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g65816/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g64088/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[3]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1380: VIOLATED (-246 ps) Setup Check with Pin decoded_imm_reg[2]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -246                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g65805/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g64062/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[2]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1381: VIOLATED (-246 ps) Setup Check with Pin decoded_imm_reg[1]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -246                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g65799/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g64256/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[1]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1382: VIOLATED (-246 ps) Setup Check with Pin decoded_imm_reg[0]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -246                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68495/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g70352/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g65378/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g64033/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[0]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1383: VIOLATED (-245 ps) Setup Check with Pin reg_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       15 63.0     0   144     144    (-,-) 
  g32852/z                (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     188    (-,-) 
  g32667/z                (u)     in_1->z F     unmapped_or2           4 16.0     0    25     214    (-,-) 
  g32501/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     229    (-,-) 
  g32417/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     245    (-,-) 
  g32378/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     260    (-,-) 
  g32366/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     276    (-,-) 
  g32347/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     291    (-,-) 
  g32336/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     307    (-,-) 
  reg_out_reg[1]/d        -       -       R     unmapped_d_flop        1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1384: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[31]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g748/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g702/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g703/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70243/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[31]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1385: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[30]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g749/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g706/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g707/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70242/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[30]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1386: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[29]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g750/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g633/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g634/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70241/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[29]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1387: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[28]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g751/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g639/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g640/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70240/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[28]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1388: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[27]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g753/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g644/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g645/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70239/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[27]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1389: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[26]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g756/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g670/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g671/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70238/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[26]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1390: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[25]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g757/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g674/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g675/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70237/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[25]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1391: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[24]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g735/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g679/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g680/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70236/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[24]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1392: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[23]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g742/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g682/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g683/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70235/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[23]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1393: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[22]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g743/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g685/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g686/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70234/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[22]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1394: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[21]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g760/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g688/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g689/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70233/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[21]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1395: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[20]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g759/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g691/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g692/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70232/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[20]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1396: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[19]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g754/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g695/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g696/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70231/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[19]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1397: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[18]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g746/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g630/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g631/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g70230/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[18]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1398: VIOLATED (-240 ps) Setup Check with Pin count_cycle_reg[17]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -240                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g762/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g636/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g637/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     287    (-,-) 
  g70229/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     302    (-,-) 
  count_cycle_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1399: VIOLATED (-239 ps) Setup Check with Pin count_instr_reg[16]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g711/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     255    (-,-) 
  inc_add_1559_34/g712/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     270    (-,-) 
  g68590/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     286    (-,-) 
  g66333/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     301    (-,-) 
  count_instr_reg[16]/d  -       -       R     unmapped_d_flop        1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1400: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[15]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -234                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g767/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g714/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g715/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68607/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g66388/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[15]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1401: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[14]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -234                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g768/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g717/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g718/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68601/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g66375/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[14]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1402: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[13]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -234                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g769/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g720/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g721/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68593/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g66348/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[13]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1403: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[12]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -234                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g765/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g723/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g724/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68632/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g66492/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1404: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[11]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -234                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g764/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g726/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g727/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68626/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g66467/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1405: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[10]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -234                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g770/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g729/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g730/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68621/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g66440/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1406: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[9]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -234                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g805/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g732/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g733/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68616/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g66415/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1407: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32473/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32419/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69277/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68935/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[28]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1408: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32476/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32424/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69267/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68942/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[27]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1409: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32479/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32430/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69250/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[26]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1410: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32483/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32436/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69241/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68959/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[25]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1411: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32486/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32442/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69232/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68970/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[24]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1412: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32489/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32446/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69225/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68980/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[23]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1413: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32497/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32463/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69219/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68990/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[22]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1414: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32500/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32411/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69213/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68999/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[21]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1415: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32482/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32421/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69206/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g69006/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[20]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1416: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32540/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32428/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69266/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68936/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[19]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1417: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32539/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32435/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69272/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68930/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[18]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1418: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32523/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32447/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69298/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68894/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[17]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1419: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32533/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32405/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69282/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68917/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[16]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1420: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32492/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32453/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69194/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g69016/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[15]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1421: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32491/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32449/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69178/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g69022/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[14]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1422: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32516/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32404/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69173/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g69032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[13]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1423: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32503/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32420/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69256/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68941/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[12]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1424: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32498/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32460/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69307/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68892/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[11]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1425: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32527/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32426/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69288/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68912/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[10]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1426: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32532/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32445/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69340/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68862/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[9]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1427: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32536/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32443/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69350/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68856/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[8]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1428: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32507/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32444/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69313/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68884/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[7]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1429: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32542/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32403/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69361/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68846/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[6]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1430: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32502/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32425/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69323/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68876/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[5]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1431: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32499/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32410/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69329/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68873/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[4]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1432: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32517/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32414/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69370/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68826/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[3]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1433: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32512/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32456/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69376/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68806/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[2]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1434: VIOLATED (-228 ps) Setup Check with Pin reg_pc_reg[1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g44586/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g32488/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g32452/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69386/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68803/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[1]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1435: VIOLATED (-228 ps) Setup Check with Pin mem_state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -228                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g70075/z           (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     186    (-,-) 
  g69247/z           (u)     in_0->z R     unmapped_or2           2   8.4     0    20     206    (-,-) 
  g44578/z           (u)     in_0->z R     unmapped_or2           1   4.2     0    16     221    (-,-) 
  g66066/z           (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     237    (-,-) 
  g65137/z           (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     259    (-,-) 
  g70567/z           (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g70660/z           (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     290    (-,-) 
  mem_state_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     290    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1436: VIOLATED (-222 ps) Setup Check with Pin instr_rdinstrh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdinstrh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=    -222                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g66339/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g65930/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     234    (-,-) 
  g64668/z                (u)     in_1->z F     unmapped_or2           2   8.0     0    20     254    (-,-) 
  g63784/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     269    (-,-) 
  g63299/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     285    (-,-) 
  instr_rdinstrh_reg/d    -       -       R     unmapped_d_flop        1     -     -     0     285    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1437: VIOLATED (-222 ps) Setup Check with Pin instr_rdinstr_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdinstr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=    -222                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g66339/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g65930/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     234    (-,-) 
  g64668/z                (u)     in_1->z F     unmapped_or2           2   8.0     0    20     254    (-,-) 
  g63775/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     269    (-,-) 
  g63307/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     285    (-,-) 
  instr_rdinstr_reg/d     -       -       R     unmapped_d_flop        1     -     -     0     285    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1438: VIOLATED (-221 ps) Setup Check with Pin count_cycle_reg[16]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     283                  
             Slack:=    -221                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g711/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     252    (-,-) 
  inc_add_1428_40/g712/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     267    (-,-) 
  g70228/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     283    (-,-) 
  count_cycle_reg[16]/d  -       -       R     unmapped_d_flop      1    -     -     0     283    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1439: VIOLATED (-219 ps) Setup Check with Pin is_slli_srli_srai_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/clk
          Clock: (R) clk
       Endpoint: (R) is_slli_srli_srai_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g41755/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     148    (-,-) 
  g41756/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     173    (-,-) 
  g69005/z                (u)     in_0->z F     unmapped_or2           2  8.0     0    20     193    (-,-) 
  g67335/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     215    (-,-) 
  g66004/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     231    (-,-) 
  g64045/z                (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     250    (-,-) 
  g70598/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     266    (-,-) 
  g63310/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     281    (-,-) 
  is_slli_srli_srai_reg/d -       -       R     unmapped_d_flop        1    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1440: VIOLATED (-219 ps) Setup Check with Pin is_sll_srl_sra_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/clk
          Clock: (R) clk
       Endpoint: (R) is_sll_srl_sra_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g41755/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     148    (-,-) 
  g41756/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     173    (-,-) 
  g69005/z                (u)     in_0->z F     unmapped_or2           2  8.0     0    20     193    (-,-) 
  g67335/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     215    (-,-) 
  g66004/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     231    (-,-) 
  g64045/z                (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     250    (-,-) 
  g70597/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     266    (-,-) 
  g63305/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     281    (-,-) 
  is_sll_srl_sra_reg/d    -       -       R     unmapped_d_flop        1    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1441: VIOLATED (-219 ps) Setup Check with Pin instr_xori_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_xori_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69097/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66942/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65680/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_xori_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1442: VIOLATED (-219 ps) Setup Check with Pin instr_sltiu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltiu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69097/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66996/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65647/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_sltiu_reg/d       -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1443: VIOLATED (-219 ps) Setup Check with Pin instr_slti_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slti_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69097/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66956/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65669/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_slti_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1444: VIOLATED (-219 ps) Setup Check with Pin instr_ori_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_ori_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69097/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66890/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65697/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_ori_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1445: VIOLATED (-219 ps) Setup Check with Pin instr_bne_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bne_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69096/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66823/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65728/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bne_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1446: VIOLATED (-219 ps) Setup Check with Pin instr_bltu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69096/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66863/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65709/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bltu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1447: VIOLATED (-219 ps) Setup Check with Pin instr_blt_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_blt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69096/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66808/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65742/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_blt_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1448: VIOLATED (-219 ps) Setup Check with Pin instr_bgeu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bgeu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69096/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66850/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65716/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bgeu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1449: VIOLATED (-219 ps) Setup Check with Pin instr_bge_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bge_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69096/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66783/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65755/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bge_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1450: VIOLATED (-219 ps) Setup Check with Pin instr_beq_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_beq_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69096/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66756/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65769/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_beq_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1451: VIOLATED (-219 ps) Setup Check with Pin instr_andi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_andi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69097/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66915/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65691/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_andi_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1452: VIOLATED (-219 ps) Setup Check with Pin instr_addi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_addi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -219                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69665/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69097/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66982/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g65657/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_addi_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1453: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[8]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68676/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g66693/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1454: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[7]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68672/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g66666/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1455: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[6]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68668/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g66651/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[6]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1456: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[5]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68663/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g66626/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[5]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1457: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68660/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g66599/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1458: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[3]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68654/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g66574/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1459: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[2]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68648/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g66547/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1460: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[1]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68642/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g66534/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1461: VIOLATED (-218 ps) Setup Check with Pin count_instr_reg[0]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -218                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g41777/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g69222/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68635/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66507/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1462: VIOLATED (-216 ps) Setup Check with Pin decoder_pseudo_trigger_reg/clk->d
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoder_pseudo_trigger_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -216                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/clk         -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_do_rinst_reg/q           (u)     clk->q  R     unmapped_d_flop        8 33.6     0   136     136    (-,-) 
  g41449/z                     (u)     in_0->z R     unmapped_or2           2  8.4     0    20     156    (-,-) 
  g44124/z                     (u)     in_0->z R     unmapped_or2           1  4.2     0    16     171    (-,-) 
  g68546/z                     (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     187    (-,-) 
  g68371/z                     (u)     in_0->z F     unmapped_or2           1  4.0     0    16     202    (-,-) 
  g64723/z                     (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     218    (-,-) 
  g64236/z                     (u)     in_0->z F     unmapped_nand2         4 16.0     0    25     243    (-,-) 
  g63945/z                     (u)     in_0->z F     unmapped_or2           2  8.0     0    20     262    (-,-) 
  g70766/z                     (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     278    (-,-) 
  decoder_pseudo_trigger_reg/d -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1463: VIOLATED (-216 ps) Setup Check with Pin count_cycle_reg[15]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -216                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g767/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g714/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g715/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g70227/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[15]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1464: VIOLATED (-216 ps) Setup Check with Pin count_cycle_reg[14]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -216                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g768/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g717/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g718/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g70226/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[14]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1465: VIOLATED (-216 ps) Setup Check with Pin count_cycle_reg[13]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -216                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g769/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g720/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g721/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g70225/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[13]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1466: VIOLATED (-216 ps) Setup Check with Pin count_cycle_reg[12]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -216                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g765/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g723/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g724/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g70224/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[12]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1467: VIOLATED (-216 ps) Setup Check with Pin count_cycle_reg[11]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -216                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g764/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g726/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g727/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g70223/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[11]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1468: VIOLATED (-216 ps) Setup Check with Pin count_cycle_reg[10]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -216                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g770/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g729/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g730/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g70222/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[10]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1469: VIOLATED (-216 ps) Setup Check with Pin count_cycle_reg[9]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -216                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g805/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g732/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g733/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     262    (-,-) 
  g70221/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     278    (-,-) 
  count_cycle_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1470: VIOLATED (-214 ps) Setup Check with Pin instr_sub_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sub_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    -214                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z R     unmapped_complex2     62 260.4     0    65     196    (-,-) 
  g69711/z                (u)     in_0->z F     unmapped_nand2        22  88.0     0    49     245    (-,-) 
  g68684/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g64415/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  instr_sub_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1471: VIOLATED (-214 ps) Setup Check with Pin instr_sra_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sra_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    -214                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z R     unmapped_complex2     62 260.4     0    65     196    (-,-) 
  g69711/z                (u)     in_0->z F     unmapped_nand2        22  88.0     0    49     245    (-,-) 
  g68816/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g64488/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  instr_sra_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1472: VIOLATED (-214 ps) Setup Check with Pin instr_sll_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sll_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    -214                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z R     unmapped_complex2     62 260.4     0    65     196    (-,-) 
  g69711/z                (u)     in_0->z F     unmapped_nand2        22  88.0     0    49     245    (-,-) 
  g68811/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g64459/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  instr_sll_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1473: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[31]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g70378/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65152/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[31]/d  -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1474: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[30]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g70379/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65170/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[30]/d  -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1475: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[29]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g70380/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65187/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[29]/d  -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1476: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[28]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g70381/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65206/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[28]/d  -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1477: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[27]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g70382/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65232/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[27]/d  -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1478: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[26]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g70383/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65255/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[26]/d  -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1479: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[25]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g70384/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65278/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[25]/d  -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1480: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[24]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g70385/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65300/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[24]/d  -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1481: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67918/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65317/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[7]/d   -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1482: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67893/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65326/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[6]/d   -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1483: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67866/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65340/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[5]/d   -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1484: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67841/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65344/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[4]/d   -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1485: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67814/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65356/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[3]/d   -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1486: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67801/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65361/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[2]/d   -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1487: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67774/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65372/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1488: VIOLATED (-213 ps) Setup Check with Pin mem_wdata_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -213                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g70059/z             (u)     in_1->z F     unmapped_or2           6  24.0     0    31     162    (-,-) 
  g69129/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     182    (-,-) 
  g69081/z             (u)     in_0->z F     unmapped_complex2     54 216.0     0    62     244    (-,-) 
  g67759/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65384/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  mem_wdata_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     275    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1489: VIOLATED (-203 ps) Setup Check with Pin instr_rdcycleh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdcycleh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     265                  
             Slack:=    -203                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g66339/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g65930/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     234    (-,-) 
  g64292/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     250    (-,-) 
  g63864/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     265    (-,-) 
  instr_rdcycleh_reg/d    -       -       R     unmapped_d_flop        1     -     -     0     265    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1490: VIOLATED (-203 ps) Setup Check with Pin instr_rdcycle_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdcycle_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     265                  
             Slack:=    -203                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g66339/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g65930/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     234    (-,-) 
  g64351/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     250    (-,-) 
  g63656/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     265    (-,-) 
  instr_rdcycle_reg/d     -       -       R     unmapped_d_flop        1     -     -     0     265    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1491: VIOLATED (-196 ps) Setup Check with Pin count_cycle_reg[8]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g780/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     228    (-,-) 
  inc_add_1428_40/g781/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     243    (-,-) 
  g70220/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     258    (-,-) 
  count_cycle_reg[8]/d   -       -       R     unmapped_d_flop      1    -     -     0     258    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1492: VIOLATED (-196 ps) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk                     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q                       (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                                    (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69649/z                                    (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68458/z                                    (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     243    (-,-) 
  g70387/z                                    (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     258    (-,-) 
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/d -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1493: VIOLATED (-196 ps) Setup Check with Pin instr_sw_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69624/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68911/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67442/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sw_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1494: VIOLATED (-196 ps) Setup Check with Pin instr_srli_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srli_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69649/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g64845/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g64472/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_srli_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1495: VIOLATED (-196 ps) Setup Check with Pin instr_srai_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srai_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69649/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g65563/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g64539/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_srai_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1496: VIOLATED (-196 ps) Setup Check with Pin instr_slli_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slli_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69649/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g65599/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g64410/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_slli_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1497: VIOLATED (-196 ps) Setup Check with Pin instr_sh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69624/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68906/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67417/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sh_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1498: VIOLATED (-196 ps) Setup Check with Pin instr_sb_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69624/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68921/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67469/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sb_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1499: VIOLATED (-196 ps) Setup Check with Pin instr_lw_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68858/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67309/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lw_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1500: VIOLATED (-196 ps) Setup Check with Pin instr_lhu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lhu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68872/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67334/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lhu_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1501: VIOLATED (-196 ps) Setup Check with Pin instr_lh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68896/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67390/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lh_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1502: VIOLATED (-196 ps) Setup Check with Pin instr_lbu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lbu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68877/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67349/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lbu_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1503: VIOLATED (-196 ps) Setup Check with Pin instr_lb_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g70072/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69633/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68887/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67376/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lb_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1504: VIOLATED (-196 ps) Setup Check with Pin latched_rd_reg[4]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       39 156.0     0   157     157    (-,-) 
  g69897/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     179    (-,-) 
  g70322/z             (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     199    (-,-) 
  g68962/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     227    (-,-) 
  g67021/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     243    (-,-) 
  g65640/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  latched_rd_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1505: VIOLATED (-196 ps) Setup Check with Pin latched_rd_reg[3]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       39 156.0     0   157     157    (-,-) 
  g69897/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     179    (-,-) 
  g70322/z             (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     199    (-,-) 
  g68962/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     227    (-,-) 
  g67048/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     243    (-,-) 
  g65629/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  latched_rd_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1506: VIOLATED (-196 ps) Setup Check with Pin latched_rd_reg[2]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       39 156.0     0   157     157    (-,-) 
  g69897/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     179    (-,-) 
  g70322/z             (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     199    (-,-) 
  g68962/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     227    (-,-) 
  g67073/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     243    (-,-) 
  g65623/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  latched_rd_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1507: VIOLATED (-196 ps) Setup Check with Pin latched_rd_reg[1]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       39 156.0     0   157     157    (-,-) 
  g69897/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     179    (-,-) 
  g70322/z             (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     199    (-,-) 
  g68962/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     227    (-,-) 
  g67088/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     243    (-,-) 
  g65612/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  latched_rd_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1508: VIOLATED (-196 ps) Setup Check with Pin latched_rd_reg[0]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -196                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       39 156.0     0   157     157    (-,-) 
  g69897/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     179    (-,-) 
  g70322/z             (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     199    (-,-) 
  g68962/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     227    (-,-) 
  g67115/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     243    (-,-) 
  g65600/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  latched_rd_reg[0]/d  -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1509: VIOLATED (-192 ps) Setup Check with Pin count_cycle_reg[7]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -192                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g823/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g783/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g784/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     238    (-,-) 
  g70219/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     254    (-,-) 
  count_cycle_reg[7]/d   -       -       R     unmapped_d_flop      1    -     -     0     254    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1510: VIOLATED (-192 ps) Setup Check with Pin count_cycle_reg[6]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -192                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g809/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g788/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g789/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     238    (-,-) 
  g70218/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     254    (-,-) 
  count_cycle_reg[6]/d   -       -       R     unmapped_d_flop      1    -     -     0     254    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1511: VIOLATED (-192 ps) Setup Check with Pin count_cycle_reg[5]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -192                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2           5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g820/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g791/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     238    (-,-) 
  g70217/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     254    (-,-) 
  count_cycle_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0     254    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1512: VIOLATED (-178 ps) Setup Check with Pin latched_stalu_reg/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) latched_stalu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=    -178                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g70031/z             (u)     in_0->z R     unmapped_complex2     37 155.4     0    56     193    (-,-) 
  g70336/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     209    (-,-) 
  g68795/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     224    (-,-) 
  g70386/z             (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     240    (-,-) 
  latched_stalu_reg/d  -       -       R     unmapped_d_flop        1     -     -     0     240    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1513: VIOLATED (-174 ps) Setup Check with Pin mem_rdata_q_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=    -174                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69109/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69093/z             (u)     in_1->z R     unmapped_nand2         7  29.4     0    34     236    (-,-) 
  mem_rdata_q_reg[5]/d -       -       R     unmapped_d_flop        7     -     -     0     236    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1514: VIOLATED (-172 ps) Setup Check with Pin count_cycle_reg[4]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=    -172                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g834/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     203    (-,-) 
  inc_add_1428_40/g835/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     219    (-,-) 
  g70216/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     234    (-,-) 
  count_cycle_reg[4]/d   -       -       R     unmapped_d_flop      1    -     -     0     234    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1515: VIOLATED (-171 ps) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/clk->d
          Group: clk
     Startpoint: (R) instr_sub_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -171                  

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  instr_sub_reg/clk                        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  instr_sub_reg/q                          (u)     clk->q  R     unmapped_d_flop     70 294.0     0   167     167    (-,-) 
  g70039/z                                 (u)     in_0->z R     unmapped_or2         1   4.2     0    16     183    (-,-) 
  g69578/z                                 (u)     in_0->z R     unmapped_or2         1   4.2     0    16     198    (-,-) 
  g57551/z                                 (u)     in_0->z R     unmapped_or2         2   8.4     0    20     218    (-,-) 
  g70279/z                                 (u)     in_1->z R     unmapped_and2        1   4.2     0    16     233    (-,-) 
  is_lui_auipc_jal_jalr_addi_add_sub_reg/d -       -       R     unmapped_d_flop      1     -     -     0     233    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1516: VIOLATED (-171 ps) Setup Check with Pin mem_rdata_q_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -171                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69116/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69092/z             (u)     in_1->z R     unmapped_nand2         6  25.2     0    31     233    (-,-) 
  mem_rdata_q_reg[6]/d -       -       R     unmapped_d_flop        6     -     -     0     233    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1517: VIOLATED (-168 ps) Setup Check with Pin mem_rdata_q_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69112/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69090/z             (u)     in_1->z R     unmapped_nand2         5  21.0     0    28     230    (-,-) 
  mem_rdata_q_reg[4]/d -       -       R     unmapped_d_flop        5     -     -     0     230    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1518: VIOLATED (-164 ps) Setup Check with Pin count_cycle_reg[3]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=    -164                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g875/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     179    (-,-) 
  inc_add_1428_40/g831/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     195    (-,-) 
  inc_add_1428_40/g832/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     210    (-,-) 
  g70215/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     226    (-,-) 
  count_cycle_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0     226    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1519: VIOLATED (-162 ps) Setup Check with Pin mem_rdata_q_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -162                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69110/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69095/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[14]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1520: VIOLATED (-162 ps) Setup Check with Pin mem_rdata_q_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -162                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69120/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69088/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[13]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1521: VIOLATED (-162 ps) Setup Check with Pin mem_rdata_q_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -162                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69712/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69085/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[12]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1522: VIOLATED (-162 ps) Setup Check with Pin mem_rdata_q_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -162                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69114/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69087/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[3]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1523: VIOLATED (-162 ps) Setup Check with Pin mem_rdata_q_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -162                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69102/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69099/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[2]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1524: VIOLATED (-162 ps) Setup Check with Pin mem_rdata_q_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -162                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69104/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68769/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[1]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1525: VIOLATED (-162 ps) Setup Check with Pin mem_rdata_q_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -162                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69106/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g69094/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[0]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1526: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[31]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69576/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68534/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[31]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1527: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[30]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69571/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68544/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[30]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1528: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[29]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69564/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68550/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[29]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1529: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[28]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69556/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68562/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[28]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1530: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[27]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69549/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68566/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[27]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1531: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[26]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69540/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68575/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[26]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1532: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[25]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69535/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68580/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[25]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1533: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[24]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69527/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68588/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[24]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1534: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[23]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69521/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68602/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[23]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1535: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[22]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69514/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68615/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[22]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1536: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[21]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69505/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68685/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[21]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1537: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69498/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68696/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[20]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1538: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69488/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68717/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[19]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1539: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69483/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68726/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[18]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1540: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69475/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68736/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[17]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1541: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69469/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68745/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[16]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1542: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69459/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68754/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1543: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69449/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68763/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1544: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z              (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69440/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68767/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1545: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69432/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68773/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[9]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1546: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69426/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68776/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1547: VIOLATED (-155 ps) Setup Check with Pin mem_rdata_q_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -155                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g70075/z             (u)     in_0->z F     unmapped_nand2        69 276.0     0    67     186    (-,-) 
  g69416/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68782/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     217    (-,-) 
  mem_rdata_q_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     217    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1548: VIOLATED (-144 ps) Setup Check with Pin count_cycle_reg[2]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=    -144                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g854/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g855/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     191    (-,-) 
  g70214/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     206    (-,-) 
  count_cycle_reg[2]/d   -       -       R     unmapped_d_flop      1    -     -     0     206    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1549: VIOLATED (-113 ps) Setup Check with Pin count_cycle_reg[1]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=    -113                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g883/z (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     144    (-,-) 
  inc_add_1428_40/g884/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     160    (-,-) 
  g70213/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     175    (-,-) 
  count_cycle_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1550: VIOLATED (-109 ps) Setup Check with Pin is_lui_auipc_jal_reg/clk->d
          Group: clk
     Startpoint: (R) instr_jal_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     171                  
             Slack:=    -109                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  instr_jal_reg/clk      -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  instr_jal_reg/q        (u)     clk->q  R     unmapped_d_flop     26 109.2     0   152     152    (-,-) 
  g43773/z               (u)     in_1->z R     unmapped_or2         2   8.4     0    20     171    (-,-) 
  is_lui_auipc_jal_reg/d -       -       R     unmapped_d_flop      2     -     -     0     171    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1551: VIOLATED (-96 ps) Setup Check with Pin is_lbu_lhu_lw_reg/clk->d
          Group: clk
     Startpoint: (R) instr_lbu_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lbu_lhu_lw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=     -96                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  instr_lbu_reg/clk   -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_lbu_reg/q     (u)     clk->q  R     unmapped_d_flop      3 12.6     0   123     123    (-,-) 
  g70057/z            (u)     in_1->z R     unmapped_or2         1  4.2     0    16     138    (-,-) 
  g69608/z            (u)     in_0->z R     unmapped_or2         2  8.4     0    20     158    (-,-) 
  is_lbu_lhu_lw_reg/d -       -       R     unmapped_d_flop      2    -     -     0     158    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1552: VIOLATED (-93 ps) Setup Check with Pin is_sltiu_bltu_sltu_reg/clk->d
          Group: clk
     Startpoint: (R) instr_sltiu_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_sltiu_bltu_sltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     -93                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  instr_sltiu_reg/clk      -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_sltiu_reg/q        (u)     clk->q  R     unmapped_d_flop      2  8.4     0   120     120    (-,-) 
  g70040/z                 (u)     in_1->z R     unmapped_or2         1  4.2     0    16     135    (-,-) 
  g69579/z                 (u)     in_0->z R     unmapped_or2         2  8.4     0    20     155    (-,-) 
  is_sltiu_bltu_sltu_reg/d -       -       R     unmapped_d_flop      2    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1553: VIOLATED (-93 ps) Setup Check with Pin is_slti_blt_slt_reg/clk->d
          Group: clk
     Startpoint: (R) instr_slt_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_slti_blt_slt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  instr_slt_reg/clk     -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_slt_reg/q       (u)     clk->q  R     unmapped_d_flop      2  8.4     0   120     120    (-,-) 
  g70055/z              (u)     in_1->z R     unmapped_or2         1  4.2     0    16     135    (-,-) 
  g69604/z              (u)     in_0->z R     unmapped_or2         2  8.4     0    20     155    (-,-) 
  is_slti_blt_slt_reg/d -       -       R     unmapped_d_flop      2    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1554: VIOLATED (-82 ps) Setup Check with Pin count_cycle_reg[0]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     144                  
             Slack:=     -82                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g70212/z               (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     144    (-,-) 
  count_cycle_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0     144    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1555: VIOLATED (-79 ps) Setup Check with Pin trap_reg/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) trap_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     100            0     
                                              
             Setup:-      38                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-     141                  
             Slack:=     -79                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_state_reg[7]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[7]/q   (u)     clk->q  R     unmapped_d_flop      4 16.8     0   126     126    (-,-) 
  g70276/z             (u)     in_1->z R     unmapped_and2        1  4.2     0    16     141    (-,-) 
  trap_reg/d           -       -       R     unmapped_d_flop      1    -     -     0     141    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

