$date
	Fri Mar 22 11:38:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4to1_tb $end
$var wire 1 ! out $end
$var reg 4 " in [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module DUT $end
$var wire 4 $ in [3:0] $end
$var wire 2 % sel [1:0] $end
$var wire 1 & t2 $end
$var wire 1 ' t1 $end
$var wire 1 ! out $end
$scope module m1 $end
$var wire 2 ( in [1:0] $end
$var wire 1 ' out $end
$var wire 1 ) sel $end
$var wire 1 * t1 $end
$var wire 1 + t2 $end
$var wire 1 , t3 $end
$upscope $end
$scope module m2 $end
$var wire 2 - in [1:0] $end
$var wire 1 & out $end
$var wire 1 . sel $end
$var wire 1 / t1 $end
$var wire 1 0 t2 $end
$var wire 1 1 t3 $end
$upscope $end
$scope module m3 $end
$var wire 2 2 in [1:0] $end
$var wire 1 ! out $end
$var wire 1 3 sel $end
$var wire 1 4 t1 $end
$var wire 1 5 t2 $end
$var wire 1 6 t3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x6
x5
x4
x3
bx 2
x1
x0
x/
x.
bx -
x,
x+
x*
x)
bx (
x'
x&
bx %
bx $
bx #
bx "
x!
$end
#5
1!
16
1'
b10 2
0&
05
0+
00
0*
1,
0/
01
04
1)
1.
13
b10 (
b0 -
b11 #
b11 %
b1000 "
b1000 $
#10
1+
1*
0,
1/
0)
0.
b1 (
b10 #
b10 %
b100 "
b100 $
#15
15
0'
b1 2
1&
1!
0+
0*
0/
11
14
06
1)
1.
03
b0 (
b10 -
b1 #
b1 %
b10 "
b10 $
#20
10
1*
1/
01
0)
0.
b1 -
b0 #
b0 %
b1 "
b1 $
#25
