---
crate: rp2040_hal
layout: gnatdoc
gnatdoc: {
name: "RP2040_SVD.SIO",
qualified_name: "RP2040_SVD.SIO",
signature: "rp2040_svd.sio",
enclosing: "rp2040_svd",
is_private: false,
documentation: "-------------\n Registers --\n-------------",
documentation_snippet: "",
array_types:    [
       {
       name: "INTERP0_CTRL_LANE0_OVERF_Field_Array",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE0_OVERF_Field_Array",
       signature: "rp2040_svd.sio.interp0_ctrl_lane0_overf_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP0_CTRL_LANE0_OVERF_Field_Array is array (0 .. 2) of Boolean\n  with Component_Size => 1, Size => 3;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE0_OVERF_Field_Array",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE0_OVERF_Field_Array",
       signature: "rp2040_svd.sio.interp1_ctrl_lane0_overf_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP1_CTRL_LANE0_OVERF_Field_Array is array (0 .. 2) of Boolean\n  with Component_Size => 1, Size => 3;",
       }   ,
   ]
,record_types:    [
       {
       name: "DIV_CSR_Register",
       qualified_name: "RP2040_SVD.SIO.DIV_CSR_Register",
       signature: "rp2040_svd.sio.div_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DIV_CSR_Register is record\n   READY         : Boolean;\n   DIRTY         : Boolean;\n   Reserved_2_31 : HAL.UInt30;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "FIFO_ST_Register",
       qualified_name: "RP2040_SVD.SIO.FIFO_ST_Register",
       signature: "rp2040_svd.sio.fifo_st_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type FIFO_ST_Register is record\n   VLD           : Boolean := False;\n   RDY           : Boolean := True;\n   WOF           : Boolean := False;\n   ROE           : Boolean := False;\n   Reserved_4_31 : HAL.UInt28 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_IN_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_IN_Register",
       signature: "rp2040_svd.sio.gpio_hi_in_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_IN_Register is record\n   GPIO_HI_IN    : GPIO_HI_IN_GPIO_HI_IN_Field;\n   Reserved_6_31 : HAL.UInt26;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_OE_CLR_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OE_CLR_Register",
       signature: "rp2040_svd.sio.gpio_hi_oe_clr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_OE_CLR_Register is record\n   GPIO_HI_OE_CLR : GPIO_HI_OE_CLR_GPIO_HI_OE_CLR_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_OE_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OE_Register",
       signature: "rp2040_svd.sio.gpio_hi_oe_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_OE_Register is record\n   GPIO_HI_OE    : GPIO_HI_OE_GPIO_HI_OE_Field := 16#0#;\n   Reserved_6_31 : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_OE_SET_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OE_SET_Register",
       signature: "rp2040_svd.sio.gpio_hi_oe_set_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_OE_SET_Register is record\n   GPIO_HI_OE_SET : GPIO_HI_OE_SET_GPIO_HI_OE_SET_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_OE_XOR_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OE_XOR_Register",
       signature: "rp2040_svd.sio.gpio_hi_oe_xor_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_OE_XOR_Register is record\n   GPIO_HI_OE_XOR : GPIO_HI_OE_XOR_GPIO_HI_OE_XOR_Field := 16#0#;\n   Reserved_6_31  : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_OUT_CLR_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OUT_CLR_Register",
       signature: "rp2040_svd.sio.gpio_hi_out_clr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_OUT_CLR_Register is record\n   GPIO_HI_OUT_CLR : GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLR_Field := 16#0#;\n   Reserved_6_31   : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_OUT_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OUT_Register",
       signature: "rp2040_svd.sio.gpio_hi_out_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_OUT_Register is record\n   GPIO_HI_OUT   : GPIO_HI_OUT_GPIO_HI_OUT_Field := 16#0#;\n   Reserved_6_31 : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_OUT_SET_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OUT_SET_Register",
       signature: "rp2040_svd.sio.gpio_hi_out_set_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_OUT_SET_Register is record\n   GPIO_HI_OUT_SET : GPIO_HI_OUT_SET_GPIO_HI_OUT_SET_Field := 16#0#;\n   Reserved_6_31   : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_HI_OUT_XOR_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OUT_XOR_Register",
       signature: "rp2040_svd.sio.gpio_hi_out_xor_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_HI_OUT_XOR_Register is record\n   GPIO_HI_OUT_XOR : GPIO_HI_OUT_XOR_GPIO_HI_OUT_XOR_Field := 16#0#;\n   Reserved_6_31   : HAL.UInt26 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_IN_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_IN_Register",
       signature: "rp2040_svd.sio.gpio_in_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_IN_Register is record\n   GPIO_IN        : GPIO_IN_GPIO_IN_Field;\n   Reserved_30_31 : HAL.UInt2;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_OE_CLR_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_OE_CLR_Register",
       signature: "rp2040_svd.sio.gpio_oe_clr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_OE_CLR_Register is record\n   GPIO_OE_CLR    : GPIO_OE_CLR_GPIO_OE_CLR_Field := 16#0#;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_OE_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_OE_Register",
       signature: "rp2040_svd.sio.gpio_oe_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_OE_Register is record\n   GPIO_OE        : GPIO_OE_GPIO_OE_Field := 16#0#;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_OE_SET_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_OE_SET_Register",
       signature: "rp2040_svd.sio.gpio_oe_set_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_OE_SET_Register is record\n   GPIO_OE_SET    : GPIO_OE_SET_GPIO_OE_SET_Field := 16#0#;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_OE_XOR_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_OE_XOR_Register",
       signature: "rp2040_svd.sio.gpio_oe_xor_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_OE_XOR_Register is record\n   GPIO_OE_XOR    : GPIO_OE_XOR_GPIO_OE_XOR_Field := 16#0#;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_OUT_CLR_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_OUT_CLR_Register",
       signature: "rp2040_svd.sio.gpio_out_clr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_OUT_CLR_Register is record\n   GPIO_OUT_CLR   : GPIO_OUT_CLR_GPIO_OUT_CLR_Field := 16#0#;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_OUT_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_OUT_Register",
       signature: "rp2040_svd.sio.gpio_out_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_OUT_Register is record\n   GPIO_OUT       : GPIO_OUT_GPIO_OUT_Field := 16#0#;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_OUT_SET_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_OUT_SET_Register",
       signature: "rp2040_svd.sio.gpio_out_set_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_OUT_SET_Register is record\n   GPIO_OUT_SET   : GPIO_OUT_SET_GPIO_OUT_SET_Field := 16#0#;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_OUT_XOR_Register",
       qualified_name: "RP2040_SVD.SIO.GPIO_OUT_XOR_Register",
       signature: "rp2040_svd.sio.gpio_out_xor_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_OUT_XOR_Register is record\n   GPIO_OUT_XOR   : GPIO_OUT_XOR_GPIO_OUT_XOR_Field := 16#0#;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTERP0_ACCUM0_ADD_Register",
       qualified_name: "RP2040_SVD.SIO.INTERP0_ACCUM0_ADD_Register",
       signature: "rp2040_svd.sio.interp0_accum0_add_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP0_ACCUM0_ADD_Register is record\n   INTERP0_ACCUM0_ADD : INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADD_Field :=\n                         16#0#;\n   Reserved_24_31     : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTERP0_ACCUM1_ADD_Register",
       qualified_name: "RP2040_SVD.SIO.INTERP0_ACCUM1_ADD_Register",
       signature: "rp2040_svd.sio.interp0_accum1_add_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP0_ACCUM1_ADD_Register is record\n   INTERP0_ACCUM1_ADD : INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADD_Field :=\n                         16#0#;\n   Reserved_24_31     : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE0_OVERF_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE0_OVERF_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane0_overf_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP0_CTRL_LANE0_OVERF_Field\n  (As_Array : Boolean := False)\nis record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt3;\n      when True =>\n         Arr : INTERP0_CTRL_LANE0_OVERF_Field_Array;\n   end case;\nend record\n  with Unchecked_Union, Size => 3;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE0_Register",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE0_Register",
       signature: "rp2040_svd.sio.interp0_ctrl_lane0_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP0_CTRL_LANE0_Register is record\n   SHIFT          : INTERP0_CTRL_LANE0_SHIFT_Field := 16#0#;\n   MASK_LSB       : INTERP0_CTRL_LANE0_MASK_LSB_Field := 16#0#;\n   MASK_MSB       : INTERP0_CTRL_LANE0_MASK_MSB_Field := 16#0#;\n   SIGNED         : Boolean := False;\n   CROSS_INPUT    : Boolean := False;\n   CROSS_RESULT   : Boolean := False;\n   ADD_RAW        : Boolean := False;\n   FORCE_MSB      : INTERP0_CTRL_LANE0_FORCE_MSB_Field := 16#0#;\n   BLEND          : Boolean := False;\n   Reserved_22_22 : HAL.Bit := 16#0#;\n   OVERF          : INTERP0_CTRL_LANE0_OVERF_Field :=\n                     (As_Array => False, Val => 16#0#);\n   Reserved_26_31 : HAL.UInt6 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE1_Register",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE1_Register",
       signature: "rp2040_svd.sio.interp0_ctrl_lane1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP0_CTRL_LANE1_Register is record\n   SHIFT          : INTERP0_CTRL_LANE1_SHIFT_Field := 16#0#;\n   MASK_LSB       : INTERP0_CTRL_LANE1_MASK_LSB_Field := 16#0#;\n   MASK_MSB       : INTERP0_CTRL_LANE1_MASK_MSB_Field := 16#0#;\n   SIGNED         : Boolean := False;\n   CROSS_INPUT    : Boolean := False;\n   CROSS_RESULT   : Boolean := False;\n   ADD_RAW        : Boolean := False;\n   FORCE_MSB      : INTERP0_CTRL_LANE1_FORCE_MSB_Field := 16#0#;\n   Reserved_21_31 : HAL.UInt11 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTERP1_ACCUM0_ADD_Register",
       qualified_name: "RP2040_SVD.SIO.INTERP1_ACCUM0_ADD_Register",
       signature: "rp2040_svd.sio.interp1_accum0_add_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP1_ACCUM0_ADD_Register is record\n   INTERP1_ACCUM0_ADD : INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADD_Field :=\n                         16#0#;\n   Reserved_24_31     : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTERP1_ACCUM1_ADD_Register",
       qualified_name: "RP2040_SVD.SIO.INTERP1_ACCUM1_ADD_Register",
       signature: "rp2040_svd.sio.interp1_accum1_add_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP1_ACCUM1_ADD_Register is record\n   INTERP1_ACCUM1_ADD : INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADD_Field :=\n                         16#0#;\n   Reserved_24_31     : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE0_OVERF_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE0_OVERF_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane0_overf_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP1_CTRL_LANE0_OVERF_Field\n  (As_Array : Boolean := False)\nis record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt3;\n      when True =>\n         Arr : INTERP1_CTRL_LANE0_OVERF_Field_Array;\n   end case;\nend record\n  with Unchecked_Union, Size => 3;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE0_Register",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE0_Register",
       signature: "rp2040_svd.sio.interp1_ctrl_lane0_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP1_CTRL_LANE0_Register is record\n   SHIFT          : INTERP1_CTRL_LANE0_SHIFT_Field := 16#0#;\n   MASK_LSB       : INTERP1_CTRL_LANE0_MASK_LSB_Field := 16#0#;\n   MASK_MSB       : INTERP1_CTRL_LANE0_MASK_MSB_Field := 16#0#;\n   SIGNED         : Boolean := False;\n   CROSS_INPUT    : Boolean := False;\n   CROSS_RESULT   : Boolean := False;\n   ADD_RAW        : Boolean := False;\n   FORCE_MSB      : INTERP1_CTRL_LANE0_FORCE_MSB_Field := 16#0#;\n   Reserved_21_21 : HAL.Bit := 16#0#;\n   CLAMP          : Boolean := False;\n   OVERF          : INTERP1_CTRL_LANE0_OVERF_Field :=\n                     (As_Array => False, Val => 16#0#);\n   Reserved_26_31 : HAL.UInt6 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE1_Register",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE1_Register",
       signature: "rp2040_svd.sio.interp1_ctrl_lane1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTERP1_CTRL_LANE1_Register is record\n   SHIFT          : INTERP1_CTRL_LANE1_SHIFT_Field := 16#0#;\n   MASK_LSB       : INTERP1_CTRL_LANE1_MASK_LSB_Field := 16#0#;\n   MASK_MSB       : INTERP1_CTRL_LANE1_MASK_MSB_Field := 16#0#;\n   SIGNED         : Boolean := False;\n   CROSS_INPUT    : Boolean := False;\n   CROSS_RESULT   : Boolean := False;\n   ADD_RAW        : Boolean := False;\n   FORCE_MSB      : INTERP1_CTRL_LANE1_FORCE_MSB_Field := 16#0#;\n   Reserved_21_31 : HAL.UInt11 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "SIO_Peripheral",
       qualified_name: "RP2040_SVD.SIO.SIO_Peripheral",
       signature: "rp2040_svd.sio.sio_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SIO_Peripheral is record\n   CPUID              : aliased HAL.UInt32;\n   GPIO_IN            : aliased GPIO_IN_Register;\n   GPIO_HI_IN         : aliased GPIO_HI_IN_Register;\n   GPIO_OUT           : aliased GPIO_OUT_Register;\n   GPIO_OUT_SET       : aliased GPIO_OUT_SET_Register;\n   GPIO_OUT_CLR       : aliased GPIO_OUT_CLR_Register;\n   GPIO_OUT_XOR       : aliased GPIO_OUT_XOR_Register;\n   GPIO_OE            : aliased GPIO_OE_Register;\n   GPIO_OE_SET        : aliased GPIO_OE_SET_Register;\n   GPIO_OE_CLR        : aliased GPIO_OE_CLR_Register;\n   GPIO_OE_XOR        : aliased GPIO_OE_XOR_Register;\n   GPIO_HI_OUT        : aliased GPIO_HI_OUT_Register;\n   GPIO_HI_OUT_SET    : aliased GPIO_HI_OUT_SET_Register;\n   GPIO_HI_OUT_CLR    : aliased GPIO_HI_OUT_CLR_Register;\n   GPIO_HI_OUT_XOR    : aliased GPIO_HI_OUT_XOR_Register;\n   GPIO_HI_OE         : aliased GPIO_HI_OE_Register;\n   GPIO_HI_OE_SET     : aliased GPIO_HI_OE_SET_Register;\n   GPIO_HI_OE_CLR     : aliased GPIO_HI_OE_CLR_Register;\n   GPIO_HI_OE_XOR     : aliased GPIO_HI_OE_XOR_Register;\n   FIFO_ST            : aliased FIFO_ST_Register;\n   FIFO_WR            : aliased HAL.UInt32;\n   FIFO_RD            : aliased HAL.UInt32;\n   SPINLOCK_ST        : aliased HAL.UInt32;\n   DIV_UDIVIDEND      : aliased HAL.UInt32;\n   DIV_UDIVISOR       : aliased HAL.UInt32;\n   DIV_SDIVIDEND      : aliased HAL.UInt32;\n   DIV_SDIVISOR       : aliased HAL.UInt32;\n   DIV_QUOTIENT       : aliased HAL.UInt32;\n   DIV_REMAINDER      : aliased HAL.UInt32;\n   DIV_CSR            : aliased DIV_CSR_Register;\n   INTERP0_ACCUM0     : aliased HAL.UInt32;\n   INTERP0_ACCUM1     : aliased HAL.UInt32;\n   INTERP0_BASE0      : aliased HAL.UInt32;\n   INTERP0_BASE1      : aliased HAL.UInt32;\n   INTERP0_BASE2      : aliased HAL.UInt32;\n   INTERP0_POP_LANE0  : aliased HAL.UInt32;\n   INTERP0_POP_LANE1  : aliased HAL.UInt32;\n   INTERP0_POP_FULL   : aliased HAL.UInt32;\n   INTERP0_PEEK_LANE0 : aliased HAL.UInt32;\n   INTERP0_PEEK_LANE1 : aliased HAL.UInt32;\n   INTERP0_PEEK_FULL  : aliased HAL.UInt32;\n   INTERP0_CTRL_LANE0 : aliased INTERP0_CTRL_LANE0_Register;\n   INTERP0_CTRL_LANE1 : aliased INTERP0_CTRL_LANE1_Register;\n   INTERP0_ACCUM0_ADD : aliased INTERP0_ACCUM0_ADD_Register;\n   INTERP0_ACCUM1_ADD : aliased INTERP0_ACCUM1_ADD_Register;\n   INTERP0_BASE_1AND0 : aliased HAL.UInt32;\n   INTERP1_ACCUM0     : aliased HAL.UInt32;\n   INTERP1_ACCUM1     : aliased HAL.UInt32;\n   INTERP1_BASE0      : aliased HAL.UInt32;\n   INTERP1_BASE1      : aliased HAL.UInt32;\n   INTERP1_BASE2      : aliased HAL.UInt32;\n   INTERP1_POP_LANE0  : aliased HAL.UInt32;\n   INTERP1_POP_LANE1  : aliased HAL.UInt32;\n   INTERP1_POP_FULL   : aliased HAL.UInt32;\n   INTERP1_PEEK_LANE0 : aliased HAL.UInt32;\n   INTERP1_PEEK_LANE1 : aliased HAL.UInt32;\n   INTERP1_PEEK_FULL  : aliased HAL.UInt32;\n   INTERP1_CTRL_LANE0 : aliased INTERP1_CTRL_LANE0_Register;\n   INTERP1_CTRL_LANE1 : aliased INTERP1_CTRL_LANE1_Register;\n   INTERP1_ACCUM0_ADD : aliased INTERP1_ACCUM0_ADD_Register;\n   INTERP1_ACCUM1_ADD : aliased INTERP1_ACCUM1_ADD_Register;\n   INTERP1_BASE_1AND0 : aliased HAL.UInt32;\n   SPINLOCK0          : aliased HAL.UInt32;\n   SPINLOCK1          : aliased HAL.UInt32;\n   SPINLOCK2          : aliased HAL.UInt32;\n   SPINLOCK3          : aliased HAL.UInt32;\n   SPINLOCK4          : aliased HAL.UInt32;\n   SPINLOCK5          : aliased HAL.UInt32;\n   SPINLOCK6          : aliased HAL.UInt32;\n   SPINLOCK7          : aliased HAL.UInt32;\n   SPINLOCK8          : aliased HAL.UInt32;\n   SPINLOCK9          : aliased HAL.UInt32;\n   SPINLOCK10         : aliased HAL.UInt32;\n   SPINLOCK11         : aliased HAL.UInt32;\n   SPINLOCK12         : aliased HAL.UInt32;\n   SPINLOCK13         : aliased HAL.UInt32;\n   SPINLOCK14         : aliased HAL.UInt32;\n   SPINLOCK15         : aliased HAL.UInt32;\n   SPINLOCK16         : aliased HAL.UInt32;\n   SPINLOCK17         : aliased HAL.UInt32;\n   SPINLOCK18         : aliased HAL.UInt32;\n   SPINLOCK19         : aliased HAL.UInt32;\n   SPINLOCK20         : aliased HAL.UInt32;\n   SPINLOCK21         : aliased HAL.UInt32;\n   SPINLOCK22         : aliased HAL.UInt32;\n   SPINLOCK23         : aliased HAL.UInt32;\n   SPINLOCK24         : aliased HAL.UInt32;\n   SPINLOCK25         : aliased HAL.UInt32;\n   SPINLOCK26         : aliased HAL.UInt32;\n   SPINLOCK27         : aliased HAL.UInt32;\n   SPINLOCK28         : aliased HAL.UInt32;\n   SPINLOCK29         : aliased HAL.UInt32;\n   SPINLOCK30         : aliased HAL.UInt32;\n   SPINLOCK31         : aliased HAL.UInt32;\nend record\n  with Volatile;",
       }   ,
   ]
,subtypes:    [
       {
       name: "GPIO_HI_IN_GPIO_HI_IN_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_IN_GPIO_HI_IN_Field",
       signature: "rp2040_svd.sio.gpio_hi_in_gpio_hi_in_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_IN_GPIO_HI_IN_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_HI_OE_CLR_GPIO_HI_OE_CLR_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OE_CLR_GPIO_HI_OE_CLR_Field",
       signature: "rp2040_svd.sio.gpio_hi_oe_clr_gpio_hi_oe_clr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_OE_CLR_GPIO_HI_OE_CLR_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_HI_OE_GPIO_HI_OE_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OE_GPIO_HI_OE_Field",
       signature: "rp2040_svd.sio.gpio_hi_oe_gpio_hi_oe_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_OE_GPIO_HI_OE_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_HI_OE_SET_GPIO_HI_OE_SET_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OE_SET_GPIO_HI_OE_SET_Field",
       signature: "rp2040_svd.sio.gpio_hi_oe_set_gpio_hi_oe_set_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_OE_SET_GPIO_HI_OE_SET_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_HI_OE_XOR_GPIO_HI_OE_XOR_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OE_XOR_GPIO_HI_OE_XOR_Field",
       signature: "rp2040_svd.sio.gpio_hi_oe_xor_gpio_hi_oe_xor_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_OE_XOR_GPIO_HI_OE_XOR_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLR_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLR_Field",
       signature: "rp2040_svd.sio.gpio_hi_out_clr_gpio_hi_out_clr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_OUT_CLR_GPIO_HI_OUT_CLR_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_HI_OUT_GPIO_HI_OUT_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OUT_GPIO_HI_OUT_Field",
       signature: "rp2040_svd.sio.gpio_hi_out_gpio_hi_out_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_OUT_GPIO_HI_OUT_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_HI_OUT_SET_GPIO_HI_OUT_SET_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OUT_SET_GPIO_HI_OUT_SET_Field",
       signature: "rp2040_svd.sio.gpio_hi_out_set_gpio_hi_out_set_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_OUT_SET_GPIO_HI_OUT_SET_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_HI_OUT_XOR_GPIO_HI_OUT_XOR_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_HI_OUT_XOR_GPIO_HI_OUT_XOR_Field",
       signature: "rp2040_svd.sio.gpio_hi_out_xor_gpio_hi_out_xor_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_HI_OUT_XOR_GPIO_HI_OUT_XOR_Field is HAL.UInt6;",
       }   ,
       {
       name: "GPIO_IN_GPIO_IN_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_IN_GPIO_IN_Field",
       signature: "rp2040_svd.sio.gpio_in_gpio_in_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_IN_GPIO_IN_Field is HAL.UInt30;",
       }   ,
       {
       name: "GPIO_OE_CLR_GPIO_OE_CLR_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_OE_CLR_GPIO_OE_CLR_Field",
       signature: "rp2040_svd.sio.gpio_oe_clr_gpio_oe_clr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_OE_CLR_GPIO_OE_CLR_Field is HAL.UInt30;",
       }   ,
       {
       name: "GPIO_OE_GPIO_OE_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_OE_GPIO_OE_Field",
       signature: "rp2040_svd.sio.gpio_oe_gpio_oe_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_OE_GPIO_OE_Field is HAL.UInt30;",
       }   ,
       {
       name: "GPIO_OE_SET_GPIO_OE_SET_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_OE_SET_GPIO_OE_SET_Field",
       signature: "rp2040_svd.sio.gpio_oe_set_gpio_oe_set_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_OE_SET_GPIO_OE_SET_Field is HAL.UInt30;",
       }   ,
       {
       name: "GPIO_OE_XOR_GPIO_OE_XOR_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_OE_XOR_GPIO_OE_XOR_Field",
       signature: "rp2040_svd.sio.gpio_oe_xor_gpio_oe_xor_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_OE_XOR_GPIO_OE_XOR_Field is HAL.UInt30;",
       }   ,
       {
       name: "GPIO_OUT_CLR_GPIO_OUT_CLR_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_OUT_CLR_GPIO_OUT_CLR_Field",
       signature: "rp2040_svd.sio.gpio_out_clr_gpio_out_clr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_OUT_CLR_GPIO_OUT_CLR_Field is HAL.UInt30;",
       }   ,
       {
       name: "GPIO_OUT_GPIO_OUT_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_OUT_GPIO_OUT_Field",
       signature: "rp2040_svd.sio.gpio_out_gpio_out_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_OUT_GPIO_OUT_Field is HAL.UInt30;",
       }   ,
       {
       name: "GPIO_OUT_SET_GPIO_OUT_SET_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_OUT_SET_GPIO_OUT_SET_Field",
       signature: "rp2040_svd.sio.gpio_out_set_gpio_out_set_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_OUT_SET_GPIO_OUT_SET_Field is HAL.UInt30;",
       }   ,
       {
       name: "GPIO_OUT_XOR_GPIO_OUT_XOR_Field",
       qualified_name: "RP2040_SVD.SIO.GPIO_OUT_XOR_GPIO_OUT_XOR_Field",
       signature: "rp2040_svd.sio.gpio_out_xor_gpio_out_xor_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype GPIO_OUT_XOR_GPIO_OUT_XOR_Field is HAL.UInt30;",
       }   ,
       {
       name: "INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADD_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADD_Field",
       signature: "rp2040_svd.sio.interp0_accum0_add_interp0_accum0_add_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_ACCUM0_ADD_INTERP0_ACCUM0_ADD_Field is HAL.UInt24;",
       }   ,
       {
       name: "INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADD_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADD_Field",
       signature: "rp2040_svd.sio.interp0_accum1_add_interp0_accum1_add_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_ACCUM1_ADD_INTERP0_ACCUM1_ADD_Field is HAL.UInt24;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE0_FORCE_MSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE0_FORCE_MSB_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane0_force_msb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_CTRL_LANE0_FORCE_MSB_Field is HAL.UInt2;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE0_MASK_LSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE0_MASK_LSB_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane0_mask_lsb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_CTRL_LANE0_MASK_LSB_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE0_MASK_MSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE0_MASK_MSB_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane0_mask_msb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_CTRL_LANE0_MASK_MSB_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE0_SHIFT_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE0_SHIFT_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane0_shift_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_CTRL_LANE0_SHIFT_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE1_FORCE_MSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE1_FORCE_MSB_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane1_force_msb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_CTRL_LANE1_FORCE_MSB_Field is HAL.UInt2;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE1_MASK_LSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE1_MASK_LSB_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane1_mask_lsb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_CTRL_LANE1_MASK_LSB_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE1_MASK_MSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE1_MASK_MSB_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane1_mask_msb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_CTRL_LANE1_MASK_MSB_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP0_CTRL_LANE1_SHIFT_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP0_CTRL_LANE1_SHIFT_Field",
       signature: "rp2040_svd.sio.interp0_ctrl_lane1_shift_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP0_CTRL_LANE1_SHIFT_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADD_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADD_Field",
       signature: "rp2040_svd.sio.interp1_accum0_add_interp1_accum0_add_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_ACCUM0_ADD_INTERP1_ACCUM0_ADD_Field is HAL.UInt24;",
       }   ,
       {
       name: "INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADD_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADD_Field",
       signature: "rp2040_svd.sio.interp1_accum1_add_interp1_accum1_add_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_ACCUM1_ADD_INTERP1_ACCUM1_ADD_Field is HAL.UInt24;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE0_FORCE_MSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE0_FORCE_MSB_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane0_force_msb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_CTRL_LANE0_FORCE_MSB_Field is HAL.UInt2;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE0_MASK_LSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE0_MASK_LSB_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane0_mask_lsb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_CTRL_LANE0_MASK_LSB_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE0_MASK_MSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE0_MASK_MSB_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane0_mask_msb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_CTRL_LANE0_MASK_MSB_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE0_SHIFT_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE0_SHIFT_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane0_shift_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_CTRL_LANE0_SHIFT_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE1_FORCE_MSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE1_FORCE_MSB_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane1_force_msb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_CTRL_LANE1_FORCE_MSB_Field is HAL.UInt2;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE1_MASK_LSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE1_MASK_LSB_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane1_mask_lsb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_CTRL_LANE1_MASK_LSB_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE1_MASK_MSB_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE1_MASK_MSB_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane1_mask_msb_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_CTRL_LANE1_MASK_MSB_Field is HAL.UInt5;",
       }   ,
       {
       name: "INTERP1_CTRL_LANE1_SHIFT_Field",
       qualified_name: "RP2040_SVD.SIO.INTERP1_CTRL_LANE1_SHIFT_Field",
       signature: "rp2040_svd.sio.interp1_ctrl_lane1_shift_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype INTERP1_CTRL_LANE1_SHIFT_Field is HAL.UInt5;",
       }   ,
   ]
,variables:    [
       {
       name: "SIO_Periph",
       qualified_name: "RP2040_SVD.SIO.SIO_Periph",
       signature: "rp2040_svd.sio.sio_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "SIO_Periph : aliased SIO_Peripheral\n  with Import, Address => SIO_Base;",
       }   ,
   ]
,}
---
