
Efinix Static Timing Analysis Report
Version: 2023.2.307.5.10
Date: Mon Nov 11 01:04:13 2024

Copyright (C) 2013 - 2023  All rights reserved.

Top-level Entity Name: Ti60_Demo

SDC Filename: E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.pt.sdc

Timing Model: C4
	process : typical
	temperature : 0C to 85C
	voltage : 0.95 +/-30mV
	speedgrade : 4
	technology : t16ff
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name   Period (ns)  Frequency (MHz)    Waveform        Targets
dsi_byteclk_i    23.809         42.001     {0.000 11.904} {dsi_byteclk_i}
dsi_txcclk_i      5.952        168.011     {2.232 5.208}  {dsi_txcclk_i} 
dsi_serclk_i      5.952        168.011     {0.744 3.720}  {dsi_serclk_i} 
tdqss_clk         2.604        384.025     {0.000 1.302}  {tdqss_clk}    
core_clk          5.208        192.012     {0.000 2.604}  {core_clk}     
tac_clk           2.604        384.025     {0.000 1.302}  {tac_clk}      
twd_clk           2.604        384.025     {0.651 1.953}  {twd_clk}      
clk_sys          10.417         95.997     {0.000 5.208}  {clk_sys}      
clk_pixel        13.441         74.399     {0.000 6.720}  {clk_pixel}    
clk_pixel_10x     1.344        744.048     {0.336 1.008}  {clk_pixel_10x}
clk_lvds_1x      20.833         48.001     {0.000 10.416} {clk_lvds_1x}  
clk_lvds_7x       2.976        336.022     {0.744 2.232}  {clk_lvds_7x}  
clk_27m          62.500         16.000     {0.000 31.250} {clk_27m}      
cmos_pclk        10.000        100.000     {0.000 5.000}  {cmos_pclk}    

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 tdqss_clk      2.011        497.265         (R-R)
 core_clk       4.565        219.058         (R-R)
 tac_clk        2.234        447.628         (R-R)
 twd_clk        2.084        479.846         (R-R)
 clk_sys        6.244        160.154         (R-R)
 clk_pixel      6.500        153.846         (R-R)
 cmos_pclk      2.886        346.500         (R-R)

Geomean max period: 3.377

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           2.604           0.593            (R-R)
   tdqss_clk        core_clk            2.604           1.809            (R-R)
   core_clk         tdqss_clk           2.604           1.509            (R-R)
   core_clk         core_clk            5.208           0.643            (R-R)
   core_clk         tac_clk             2.604           1.881            (R-R)
   core_clk         twd_clk             0.651           0.326            (R-R)
   core_clk         clk_sys             4.500           2.512            (R-R)
   tac_clk          core_clk            2.604           1.760            (R-R)
   tac_clk          tac_clk             2.604           0.370            (R-R)
   twd_clk          twd_clk             2.604           0.520            (R-R)
   clk_sys          core_clk            4.500           3.063            (R-R)
   clk_sys          clk_sys            10.417           4.173            (R-R)
   clk_pixel        clk_pixel          13.441           6.941            (R-R)
   cmos_pclk        cmos_pclk          10.000           7.114            (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           0.000           0.103            (R-R)
   tdqss_clk        core_clk            0.000           0.139            (R-R)
   core_clk         tdqss_clk           0.000           0.117            (R-R)
   core_clk         core_clk            0.000           0.037            (R-R)
   core_clk         tac_clk             0.000           0.068            (R-R)
   core_clk         twd_clk            -1.953           2.021            (R-R)
   tac_clk          core_clk            0.000           0.138            (R-R)
   tac_clk          tac_clk             0.000           0.029            (R-R)
   twd_clk          twd_clk             0.000           0.076            (R-R)
   clk_sys          clk_sys             0.000           0.035            (R-R)
   clk_pixel        clk_pixel           0.000           0.071            (R-R)
   cmos_pclk        cmos_pclk           0.000           0.101            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 0.326 (required time - arrival time)                                                                                   
Delay         : 0.177                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.080

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.406

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.787             743       (121,42) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q      ff         0.290             0.290              2         (121,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D      ff         0.003             0.293              2         (121,37)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                    net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.865             554       (121,37) 

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : addr[3]~FF|CLK                      
Path End      : addr[3]                             
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.593 (required time - arrival time)
Delay         : 1.015                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.128
--------------------------------------
End-of-path arrival time       : 2.972

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:50
addr[3]~FF|CLK    ff           0.000             1.844             124        (142,50)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
addr[3]~FF|Q    ff           0.113             0.113              2         (142,50)
addr[3]         net          0.971             1.084              2         (142,50)
   Routing elements:
      Manhattan distance of X:91, Y:50
addr[3]         outpad       0.044             1.128              2         (51,0)  
addr[3]         outpad       0.000             1.128              0         (51,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:60, Y:0
tdqss_clk~CLKOUT~50~1    outpad       0.044             1.834             124        (50,0) 
tdqss_clk~CLKOUT~50~1    outpad       0.000             1.834               0        (50,0) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : odt~FF|CLK                          
Path End      : odt                                 
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.655 (required time - arrival time)
Delay         : 0.953                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.066
--------------------------------------
End-of-path arrival time       : 2.910

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:52
 odt~FF|CLK     ff           0.000             1.844             124        (142,52)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
  odt~FF|Q      ff           0.113             0.113              2         (142,52)
  odt           net          0.909             1.022              2         (142,52)
   Routing elements:
      Manhattan distance of X:71, Y:52
  odt           outpad       0.044             1.066              2         (71,0)  
  odt           outpad       0.000             1.066              0         (71,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:37, Y:0
tdqss_clk~CLKOUT~73~1    outpad       0.044             1.834             124        (73,0) 
tdqss_clk~CLKOUT~73~1    outpad       0.000             1.834               0        (73,0) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[10]~FF|D                                                                                           
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.674 (required time - arrival time)                                                                    
Delay         : 0.629                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.820
--------------------------------------
End-of-path arrival time       : 3.664

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:22, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (132,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[17] ram_8192x20     1.188             1.188              2         (132,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[14]               net             0.575             1.763              2         (132,62)
   Routing elements:
      Manhattan distance of X:19, Y:18
LUT__32932|in[1]                                                                                              lut             0.054             1.817              2         (151,80)
LUT__32932|out                                                                                                lut             0.000             1.817              2         (151,80)
addr[10]~FF|D                                                                                                 ff              0.003             1.820              2         (151,80)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
tdqss_clk          inpad        0.000             0.000               0        (110,0) 
tdqss_clk          inpad        0.110             0.110             124        (110,0) 
tdqss_clk          net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:80
addr[10]~FF|CLK    ff           0.000             1.844             124        (151,80)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[9]~FF|D                                                                                            
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.718 (required time - arrival time)                                                                    
Delay         : 0.585                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.776
--------------------------------------
End-of-path arrival time       : 3.620

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:22, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (132,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[16] ram_8192x20     1.188             1.188              2         (132,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[13]               net             0.531             1.719              2         (132,62)
   Routing elements:
      Manhattan distance of X:19, Y:14
LUT__32931|in[1]                                                                                              lut             0.054             1.773              2         (151,76)
LUT__32931|out                                                                                                lut             0.000             1.773              2         (151,76)
addr[9]~FF|D                                                                                                  ff              0.003             1.776              2         (151,76)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:76
addr[9]~FF|CLK    ff           0.000             1.844             124        (151,76)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : addr[3]~FF|D                                                                                             
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.720 (required time - arrival time)                                                                     
Delay         : 0.583                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.774
--------------------------------------
End-of-path arrival time       : 3.618

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (156,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[1] ram_8192x20     1.188             1.188              2         (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[33]               net             0.529             1.717              2         (156,62)
   Routing elements:
      Manhattan distance of X:14, Y:12
LUT__32925|in[0]                                                                                              lut             0.054             1.771              2         (142,50)
LUT__32925|out                                                                                                lut             0.000             1.771              2         (142,50)
addr[3]~FF|D                                                                                                  ff              0.003             1.774              2         (142,50)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:50
addr[3]~FF|CLK    ff           0.000             1.844             124        (142,50)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_n_oe[0]~FF|CLK                
Path End      : o_dqs_n_oe[1]                       
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.721 (required time - arrival time)
Delay         : 0.887                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.000
--------------------------------------
End-of-path arrival time       : 2.844

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tdqss_clk               inpad        0.000             0.000               0        (110,0)
tdqss_clk               inpad        0.110             0.110             124        (110,0)
tdqss_clk               net          1.734             1.844             124        (110,0)
   Routing elements:
      Manhattan distance of X:45, Y:6
o_dqs_n_oe[0]~FF|CLK    ff           0.000             1.844             124        (155,6)

Data Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
o_dqs_n_oe[0]~FF|Q    ff           0.113             0.113              5         (155,6)
o_dqs_n_oe[0]         net          0.843             0.956              5         (155,6)
   Routing elements:
      Manhattan distance of X:125, Y:6
o_dqs_n_oe[1]         outpad       0.044             1.000              5         (30,0) 
o_dqs_n_oe[1]         outpad       0.000             1.000              0         (30,0) 

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:77, Y:0
tdqss_clk~CLKOUT~33~1    outpad       0.044             1.834             124        (33,0) 
tdqss_clk~CLKOUT~33~1    outpad       0.000             1.834               0        (33,0) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_n_oe[0]~FF|CLK                
Path End      : o_dqs_oe[1]                         
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.722 (required time - arrival time)
Delay         : 0.886                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.999
--------------------------------------
End-of-path arrival time       : 2.843

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tdqss_clk               inpad        0.000             0.000               0        (110,0)
tdqss_clk               inpad        0.110             0.110             124        (110,0)
tdqss_clk               net          1.734             1.844             124        (110,0)
   Routing elements:
      Manhattan distance of X:45, Y:6
o_dqs_n_oe[0]~FF|CLK    ff           0.000             1.844             124        (155,6)

Data Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
o_dqs_n_oe[0]~FF|Q    ff           0.113             0.113              5         (155,6)
o_dqs_n_oe[0]         net          0.842             0.955              5         (155,6)
   Routing elements:
      Manhattan distance of X:126, Y:6
o_dqs_oe[1]           outpad       0.044             0.999              5         (29,0) 
o_dqs_oe[1]           outpad       0.000             0.999              0         (29,0) 

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:78, Y:0
tdqss_clk~CLKOUT~32~1    outpad       0.044             1.834             124        (32,0) 
tdqss_clk~CLKOUT~32~1    outpad       0.000             1.834               0        (32,0) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RADDR[2]        
Launch Clock  : tdqss_clk (RISE)                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                     
Slack         : 0.741 (required time - arrival time)                                                                                 
Delay         : 1.612                                                                                                                

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.753
--------------------------------------
End-of-path arrival time       : 3.597

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (143,72)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q ff              0.113             0.113               3        (143,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]      net             0.383             0.496               3        (143,72)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__32860|in[0]                                                                                                    lut             0.055             0.551               3        (141,75)
LUT__32860|out                                                                                                      lut             0.000             0.551               2        (141,75)
n21110                                                                                                              net             0.147             0.698               2        (141,75)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32862|in[1]                                                                                                    lut             0.055             0.753               2        (141,73)
LUT__32862|out                                                                                                      lut             0.000             0.753              18        (141,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.112             0.865              18        (141,73)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__32864|in[0]                                                                                                    lut             0.055             0.920              18        (141,69)
LUT__32864|out                                                                                                      lut             0.000             0.920               3        (141,69)
n21112                                                                                                              net             0.053             0.973               3        (141,69)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32866|in[0]                                                                                                    lut             0.055             1.028               3        (141,68)
LUT__32866|out                                                                                                      lut             0.000             1.028               3        (141,68)
n21113                                                                                                              net             0.175             1.203               3        (141,68)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__32868|in[0]                                                                                                    lut             0.055             1.258               3        (141,64)
LUT__32868|out                                                                                                      lut             0.000             1.258               4        (141,64)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[3]                 net             0.467             1.725               4        (141,64)
   Routing elements:
      Manhattan distance of X:15, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RADDR[2]       ram_8192x20     0.028             1.753               4        (156,62)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (156,62)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[2]         
Launch Clock  : tdqss_clk (RISE)                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                     
Slack         : 0.769 (required time - arrival time)                                                                                 
Delay         : 1.584                                                                                                                

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.725
--------------------------------------
End-of-path arrival time       : 3.569

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (143,72)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q ff              0.113             0.113               3        (143,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]      net             0.383             0.496               3        (143,72)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__32860|in[0]                                                                                                    lut             0.055             0.551               3        (141,75)
LUT__32860|out                                                                                                      lut             0.000             0.551               2        (141,75)
n21110                                                                                                              net             0.147             0.698               2        (141,75)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32862|in[1]                                                                                                    lut             0.055             0.753               2        (141,73)
LUT__32862|out                                                                                                      lut             0.000             0.753              18        (141,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.112             0.865              18        (141,73)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__32864|in[0]                                                                                                    lut             0.055             0.920              18        (141,69)
LUT__32864|out                                                                                                      lut             0.000             0.920               3        (141,69)
n21112                                                                                                              net             0.053             0.973               3        (141,69)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32866|in[0]                                                                                                    lut             0.055             1.028               3        (141,68)
LUT__32866|out                                                                                                      lut             0.000             1.028               3        (141,68)
n21113                                                                                                              net             0.175             1.203               3        (141,68)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__32868|in[0]                                                                                                    lut             0.055             1.258               3        (141,64)
LUT__32868|out                                                                                                      lut             0.000             1.258               4        (141,64)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[3]                 net             0.439             1.697               4        (141,64)
   Routing elements:
      Manhattan distance of X:9, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[2]        ram_8192x20     0.028             1.725               4        (132,62)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:22, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (132,62)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : addr[5]~FF|D                                                                                             
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.772 (required time - arrival time)                                                                     
Delay         : 0.531                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.722
--------------------------------------
End-of-path arrival time       : 3.566

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (156,62)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[3] ram_8192x20     1.188             1.188              2         (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[35]               net             0.477             1.665              2         (156,62)
   Routing elements:
      Manhattan distance of X:14, Y:1
LUT__32927|in[0]                                                                                              lut             0.054             1.719              2         (142,63)
LUT__32927|out                                                                                                lut             0.000             1.719              2         (142,63)
addr[5]~FF|D                                                                                                  ff              0.003             1.722              2         (142,63)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:63
addr[5]~FF|CLK    ff           0.000             1.844             124        (142,63)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.809 (required time - arrival time)                                                                                               
Delay         : 0.512                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.628
--------------------------------------
End-of-path arrival time       : 2.472

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (143,72)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff         0.625             0.625              3         (143,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.628              3         (146,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (146,78) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.840 (required time - arrival time)                                                                                               
Delay         : 0.481                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.597
--------------------------------------
End-of-path arrival time       : 2.441

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.844             124        (142,71)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff         0.594             0.594              3         (142,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.597              3         (148,77)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:71, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (148,77) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.867 (required time - arrival time)                                                                                               
Delay         : 0.504                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.620
--------------------------------------
End-of-path arrival time       : 2.464

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                            net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.844             124        (143,70)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff         0.617             0.617              4         (143,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.620              4         (135,66)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.837             743       (135,66) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.944 (required time - arrival time)                                                                                               
Delay         : 0.377                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.493
--------------------------------------
End-of-path arrival time       : 2.337

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.844             124        (142,69)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff         0.490             0.490              3         (142,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.493              3         (146,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (146,73) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.951 (required time - arrival time)                                                                                               
Delay         : 0.420                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.536
--------------------------------------
End-of-path arrival time       : 2.380

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.844             124        (143,69)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff         0.533             0.533              3         (143,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.536              3         (135,58)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.837             743       (135,58) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.069 (required time - arrival time)                                                                                               
Delay         : 0.252                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.368
--------------------------------------
End-of-path arrival time       : 2.212

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.844             124        (142,66)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff         0.365             0.365              3         (142,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.368              3         (146,71)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (146,71) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.128 (required time - arrival time)                                                                                               
Delay         : 0.243                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.359
--------------------------------------
End-of-path arrival time       : 2.203

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.844             124        (142,68)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff         0.356             0.356              3         (142,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.359              3         (135,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             743       (135,73) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.509 (required time - arrival time)                                                                                                                       
Delay         : 0.838                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.042
--------------------------------------
End-of-path arrival time       : 2.829

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (121,60) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (121,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.838             0.951             730        (121,60)
   Routing elements:
      Manhattan distance of X:21, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             1.042             730        (142,53)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.844             124        (142,53)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.509 (required time - arrival time)                                                                                                                       
Delay         : 0.838                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.042
--------------------------------------
End-of-path arrival time       : 2.829

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (121,60) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (121,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.838             0.951             730        (121,60)
   Routing elements:
      Manhattan distance of X:21, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             1.042             730        (142,54)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.844             124        (142,54)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.509 (required time - arrival time)                                                                                                                       
Delay         : 0.838                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.042
--------------------------------------
End-of-path arrival time       : 2.829

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (121,60) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (121,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.838             0.951             730        (121,60)
   Routing elements:
      Manhattan distance of X:21, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             1.042             730        (142,55)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.844             124        (142,55)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                       
Slack         : 1.509 (required time - arrival time)                                                                   
Delay         : 0.838                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.042
--------------------------------------
End-of-path arrival time       : 2.829

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (121,60) 

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.113             0.113             730        (121,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         0.838             0.951             730        (121,60)
   Routing elements:
      Manhattan distance of X:21, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.091             1.042             730        (142,56)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                   net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.844             124        (142,56)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.944 (required time - arrival time)                                                                                               
Delay         : 0.436                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.557
--------------------------------------
End-of-path arrival time       : 2.394

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             743       (135,75) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.554             0.554              3         (135,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.557              3         (142,64)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.844             124        (142,64)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.019 (required time - arrival time)                                                                                               
Delay         : 0.361                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.482
--------------------------------------
End-of-path arrival time       : 2.319

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                               net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.837             743       (135,76) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff         0.479             0.479              4         (135,76)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.482              4         (142,76)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.844             124        (142,76)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.046 (required time - arrival time)                                                                                               
Delay         : 0.389                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.505
--------------------------------------
End-of-path arrival time       : 2.292

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:71, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.787             743       (148,80) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                    ff         0.502             0.502              3         (148,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.505              3         (142,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.844             124        (142,80)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.051 (required time - arrival time)                                                                                               
Delay         : 0.329                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.450
--------------------------------------
End-of-path arrival time       : 2.287

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.837             743       (135,77) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                    ff         0.447             0.447              3         (135,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.450              3         (142,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.844             124        (142,78)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 2.079 (required time - arrival time)                                                                                         
Delay         : 0.216                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.345
--------------------------------------
End-of-path arrival time       : 2.259

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:71, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.914             743       (148,48) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q               ff         0.342             0.342              2         (148,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D      ff         0.003             0.345              2         (151,43)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                          net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.844             124        (151,43)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.134 (required time - arrival time)                                                                                               
Delay         : 0.301                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.417
--------------------------------------
End-of-path arrival time       : 2.204

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (146,76) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                    ff         0.414             0.414              3         (146,76)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.417              3         (143,79)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.844             124        (143,79)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.643 (required time - arrival time)                                                                                
Delay         : 3.314                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.505
--------------------------------------
End-of-path arrival time       : 6.292

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.935

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              54       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.941             2.129              54       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[3]                                                                                                     lut             0.054             2.183              54       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.183               2       (104,272)
n21335                                                                                                               net             0.582             2.765               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.819               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.819               2       (104,124)
n21338                                                                                                               net             0.177             2.996               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.050               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.050               2       (104,119)
n21339                                                                                                               net             0.250             3.300               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.355               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.355               2       (99,130) 
n21345                                                                                                               net             0.225             3.580               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.635               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.635               4       (99,102) 
n21413                                                                                                               net             0.212             3.847               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__33532|in[1]                                                                                                     lut             0.055             3.902               4       (99,88)  
LUT__33532|out                                                                                                       lut             0.000             3.902               5       (99,88)  
n21463                                                                                                               net             0.265             4.167               5       (99,88)  
   Routing elements:
      Manhattan distance of X:1, Y:6
LUT__33605|in[1]                                                                                                     lut             0.054             4.221               5       (100,82) 
LUT__33605|out                                                                                                       lut             0.000             4.221               2       (100,82) 
n21504                                                                                                               net             0.227             4.448               2       (100,82) 
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__33607|in[0]                                                                                                     lut             0.054             4.502               2       (112,82) 
LUT__33607|out                                                                                                       lut             0.000             4.502               2       (112,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|D ff              0.003             4.505               2       (112,82) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:107, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|CLK    ff           0.000             1.837             743       (112,82) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.671 (required time - arrival time)                                                                                
Delay         : 3.286                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.477
--------------------------------------
End-of-path arrival time       : 6.264

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.935

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              64       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]             net             0.913             2.101              64       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[2]                                                                                                     lut             0.054             2.155              64       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.155               2       (104,272)
n21335                                                                                                               net             0.582             2.737               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.791               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.791               2       (104,124)
n21338                                                                                                               net             0.177             2.968               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.022               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.022               2       (104,119)
n21339                                                                                                               net             0.250             3.272               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.327               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.327               2       (99,130) 
n21345                                                                                                               net             0.225             3.552               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.607               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.607               4       (99,102) 
n21413                                                                                                               net             0.212             3.819               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__33532|in[1]                                                                                                     lut             0.055             3.874               4       (99,88)  
LUT__33532|out                                                                                                       lut             0.000             3.874               5       (99,88)  
n21463                                                                                                               net             0.265             4.139               5       (99,88)  
   Routing elements:
      Manhattan distance of X:1, Y:6
LUT__33605|in[1]                                                                                                     lut             0.054             4.193               5       (100,82) 
LUT__33605|out                                                                                                       lut             0.000             4.193               2       (100,82) 
n21504                                                                                                               net             0.227             4.420               2       (100,82) 
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__33607|in[0]                                                                                                     lut             0.054             4.474               2       (112,82) 
LUT__33607|out                                                                                                       lut             0.000             4.474               2       (112,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|D ff              0.003             4.477               2       (112,82) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:107, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FF|CLK    ff           0.000             1.837             743       (112,82) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.681 (required time - arrival time)                                                                                
Delay         : 3.276                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.467
--------------------------------------
End-of-path arrival time       : 6.254

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.935

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              54       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.941             2.129              54       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[3]                                                                                                     lut             0.054             2.183              54       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.183               2       (104,272)
n21335                                                                                                               net             0.582             2.765               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.819               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.819               2       (104,124)
n21338                                                                                                               net             0.177             2.996               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.050               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.050               2       (104,119)
n21339                                                                                                               net             0.250             3.300               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.355               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.355               2       (99,130) 
n21345                                                                                                               net             0.225             3.580               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.635               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.635               4       (99,102) 
n21413                                                                                                               net             0.303             3.938               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__33628|in[0]                                                                                                     lut             0.055             3.993               4       (99,85)  
LUT__33628|out                                                                                                       lut             0.000             3.993               2       (99,85)  
n21523                                                                                                               net             0.053             4.046               2       (99,85)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33629|in[0]                                                                                                     lut             0.055             4.101               2       (99,84)  
LUT__33629|out                                                                                                       lut             0.000             4.101               2       (99,84)  
n21524                                                                                                               net             0.308             4.409               2       (99,84)  
   Routing elements:
      Manhattan distance of X:15, Y:2
LUT__33635|in[0]                                                                                                     lut             0.055             4.464               2       (114,82) 
LUT__33635|out                                                                                                       lut             0.000             4.464               2       (114,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.467               2       (114,82) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:105, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.837             743       (114,82) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.709 (required time - arrival time)                                                                                
Delay         : 3.248                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.439
--------------------------------------
End-of-path arrival time       : 6.226

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.935

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              64       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]             net             0.913             2.101              64       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[2]                                                                                                     lut             0.054             2.155              64       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.155               2       (104,272)
n21335                                                                                                               net             0.582             2.737               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.791               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.791               2       (104,124)
n21338                                                                                                               net             0.177             2.968               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.022               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.022               2       (104,119)
n21339                                                                                                               net             0.250             3.272               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.327               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.327               2       (99,130) 
n21345                                                                                                               net             0.225             3.552               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.607               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.607               4       (99,102) 
n21413                                                                                                               net             0.303             3.910               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__33628|in[0]                                                                                                     lut             0.055             3.965               4       (99,85)  
LUT__33628|out                                                                                                       lut             0.000             3.965               2       (99,85)  
n21523                                                                                                               net             0.053             4.018               2       (99,85)  
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33629|in[0]                                                                                                     lut             0.055             4.073               2       (99,84)  
LUT__33629|out                                                                                                       lut             0.000             4.073               2       (99,84)  
n21524                                                                                                               net             0.308             4.381               2       (99,84)  
   Routing elements:
      Manhattan distance of X:15, Y:2
LUT__33635|in[0]                                                                                                     lut             0.055             4.436               2       (114,82) 
LUT__33635|out                                                                                                       lut             0.000             4.436               2       (114,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.439               2       (114,82) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:105, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.837             743       (114,82) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.712 (required time - arrival time)                                                                                
Delay         : 3.245                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.436
--------------------------------------
End-of-path arrival time       : 6.223

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.935

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              54       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.941             2.129              54       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[3]                                                                                                     lut             0.054             2.183              54       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.183               2       (104,272)
n21335                                                                                                               net             0.582             2.765               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.819               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.819               2       (104,124)
n21338                                                                                                               net             0.177             2.996               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.050               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.050               2       (104,119)
n21339                                                                                                               net             0.250             3.300               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.355               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.355               2       (99,130) 
n21345                                                                                                               net             0.225             3.580               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.635               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.635               4       (99,102) 
n21413                                                                                                               net             0.212             3.847               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__33532|in[1]                                                                                                     lut             0.055             3.902               4       (99,88)  
LUT__33532|out                                                                                                       lut             0.000             3.902               5       (99,88)  
n21463                                                                                                               net             0.263             4.165               5       (99,88)  
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33590|in[0]                                                                                                     lut             0.054             4.219               5       (101,82) 
LUT__33590|out                                                                                                       lut             0.000             4.219               2       (101,82) 
n21490                                                                                                               net             0.160             4.379               2       (101,82) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__33599|in[0]                                                                                                     lut             0.054             4.433               2       (107,82) 
LUT__33599|out                                                                                                       lut             0.000             4.433               2       (107,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D ff              0.003             4.436               2       (107,82) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:112, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             1.837             743       (107,82) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.738 (required time - arrival time)                                                                                
Delay         : 3.169                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.360
--------------------------------------
End-of-path arrival time       : 6.147

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              54       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.941             2.129              54       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[3]                                                                                                     lut             0.054             2.183              54       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.183               2       (104,272)
n21335                                                                                                               net             0.582             2.765               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.819               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.819               2       (104,124)
n21338                                                                                                               net             0.177             2.996               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.050               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.050               2       (104,119)
n21339                                                                                                               net             0.250             3.300               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.355               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.355               2       (99,130) 
n21345                                                                                                               net             0.225             3.580               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.635               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.635               4       (99,102) 
n21413                                                                                                               net             0.241             3.876               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:16
LUT__33466|in[1]                                                                                                     lut             0.055             3.931               4       (99,86)  
LUT__33466|out                                                                                                       lut             0.000             3.931               2       (99,86)  
n21420                                                                                                               net             0.096             4.027               2       (99,86)  
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__33467|in[2]                                                                                                     lut             0.054             4.081               2       (100,86) 
LUT__33467|out                                                                                                       lut             0.000             4.081               2       (100,86) 
n21421                                                                                                               net             0.222             4.303               2       (100,86) 
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__33486|in[0]                                                                                                     lut             0.054             4.357               2       (110,83) 
LUT__33486|out                                                                                                       lut             0.000             4.357               2       (110,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D ff              0.003             4.360               2       (110,83) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.787             743       (110,83) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.740 (required time - arrival time)                                                                                
Delay         : 3.217                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.408
--------------------------------------
End-of-path arrival time       : 6.195

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.935

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              64       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]             net             0.913             2.101              64       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[2]                                                                                                     lut             0.054             2.155              64       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.155               2       (104,272)
n21335                                                                                                               net             0.582             2.737               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.791               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.791               2       (104,124)
n21338                                                                                                               net             0.177             2.968               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.022               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.022               2       (104,119)
n21339                                                                                                               net             0.250             3.272               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.327               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.327               2       (99,130) 
n21345                                                                                                               net             0.225             3.552               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.607               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.607               4       (99,102) 
n21413                                                                                                               net             0.212             3.819               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__33532|in[1]                                                                                                     lut             0.055             3.874               4       (99,88)  
LUT__33532|out                                                                                                       lut             0.000             3.874               5       (99,88)  
n21463                                                                                                               net             0.263             4.137               5       (99,88)  
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33590|in[0]                                                                                                     lut             0.054             4.191               5       (101,82) 
LUT__33590|out                                                                                                       lut             0.000             4.191               2       (101,82) 
n21490                                                                                                               net             0.160             4.351               2       (101,82) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__33599|in[0]                                                                                                     lut             0.054             4.405               2       (107,82) 
LUT__33599|out                                                                                                       lut             0.000             4.405               2       (107,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D ff              0.003             4.408               2       (107,82) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:112, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             1.837             743       (107,82) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.766 (required time - arrival time)                                                                                
Delay         : 3.141                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.332
--------------------------------------
End-of-path arrival time       : 6.119

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              64       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]             net             0.913             2.101              64       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[2]                                                                                                     lut             0.054             2.155              64       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.155               2       (104,272)
n21335                                                                                                               net             0.582             2.737               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.791               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.791               2       (104,124)
n21338                                                                                                               net             0.177             2.968               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.022               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.022               2       (104,119)
n21339                                                                                                               net             0.250             3.272               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.327               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.327               2       (99,130) 
n21345                                                                                                               net             0.225             3.552               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.607               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.607               4       (99,102) 
n21413                                                                                                               net             0.241             3.848               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:16
LUT__33466|in[1]                                                                                                     lut             0.055             3.903               4       (99,86)  
LUT__33466|out                                                                                                       lut             0.000             3.903               2       (99,86)  
n21420                                                                                                               net             0.096             3.999               2       (99,86)  
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__33467|in[2]                                                                                                     lut             0.054             4.053               2       (100,86) 
LUT__33467|out                                                                                                       lut             0.000             4.053               2       (100,86) 
n21421                                                                                                               net             0.222             4.275               2       (100,86) 
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__33486|in[0]                                                                                                     lut             0.054             4.329               2       (110,83) 
LUT__33486|out                                                                                                       lut             0.000             4.329               2       (110,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D ff              0.003             4.332               2       (110,83) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.787             743       (110,83) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.783 (required time - arrival time)                                                                                
Delay         : 3.174                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.365
--------------------------------------
End-of-path arrival time       : 6.152

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.935

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:132, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (87,102) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              54       (87,102) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.941             2.129              54       (87,102) 
   Routing elements:
      Manhattan distance of X:17, Y:170
LUT__33381|in[3]                                                                                                     lut             0.054             2.183              54       (104,272)
LUT__33381|out                                                                                                       lut             0.000             2.183               2       (104,272)
n21335                                                                                                               net             0.582             2.765               2       (104,272)
   Routing elements:
      Manhattan distance of X:0, Y:148
LUT__33384|in[0]                                                                                                     lut             0.054             2.819               2       (104,124)
LUT__33384|out                                                                                                       lut             0.000             2.819               2       (104,124)
n21338                                                                                                               net             0.177             2.996               2       (104,124)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__33385|in[1]                                                                                                     lut             0.054             3.050               2       (104,119)
LUT__33385|out                                                                                                       lut             0.000             3.050               2       (104,119)
n21339                                                                                                               net             0.250             3.300               2       (104,119)
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__33391|in[3]                                                                                                     lut             0.055             3.355               2       (99,130) 
LUT__33391|out                                                                                                       lut             0.000             3.355               2       (99,130) 
n21345                                                                                                               net             0.225             3.580               2       (99,130) 
   Routing elements:
      Manhattan distance of X:0, Y:28
LUT__33459|in[0]                                                                                                     lut             0.055             3.635               2       (99,102) 
LUT__33459|out                                                                                                       lut             0.000             3.635               4       (99,102) 
n21413                                                                                                               net             0.212             3.847               4       (99,102) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__33532|in[1]                                                                                                     lut             0.055             3.902               4       (99,88)  
LUT__33532|out                                                                                                       lut             0.000             3.902               5       (99,88)  
n21463                                                                                                               net             0.190             4.092               5       (99,88)  
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__33575|in[0]                                                                                                     lut             0.054             4.146               5       (100,83) 
LUT__33575|out                                                                                                       lut             0.000             4.146               2       (100,83) 
n21476                                                                                                               net             0.162             4.308               2       (100,83) 
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__33587|in[0]                                                                                                     lut             0.054             4.362               2       (107,83) 
LUT__33587|out                                                                                                       lut             0.000             4.362               2       (107,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             4.365               2       (107,83) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:112, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.837             743       (107,83) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.810 (required time - arrival time)                                                                                
Delay         : 3.147                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.338
--------------------------------------
End-of-path arrival time       : 6.125

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.935

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:117, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (102,102)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              39       (102,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.781             1.969              39       (102,102)
   Routing elements:
      Manhattan distance of X:1, Y:168
LUT__33279|in[3]                                                                                                     lut             0.054             2.023              39       (103,270)
LUT__33279|out                                                                                                       lut             0.000             2.023               2       (103,270)
n21233                                                                                                               net             0.702             2.725               2       (103,270)
   Routing elements:
      Manhattan distance of X:6, Y:150
LUT__33282|in[0]                                                                                                     lut             0.054             2.779               2       (109,120)
LUT__33282|out                                                                                                       lut             0.000             2.779               2       (109,120)
n21236                                                                                                               net             0.182             2.961               2       (109,120)
   Routing elements:
      Manhattan distance of X:5, Y:8
LUT__33288|in[0]                                                                                                     lut             0.054             3.015               2       (104,112)
LUT__33288|out                                                                                                       lut             0.000             3.015               2       (104,112)
n21242                                                                                                               net             0.134             3.149               2       (104,112)
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__33320|in[2]                                                                                                     lut             0.054             3.203               2       (104,104)
LUT__33320|out                                                                                                       lut             0.000             3.203               2       (104,104)
n21274                                                                                                               net             0.309             3.512               2       (104,104)
   Routing elements:
      Manhattan distance of X:1, Y:16
LUT__33363|in[0]                                                                                                     lut             0.055             3.567               2       (105,88) 
LUT__33363|out                                                                                                       lut             0.000             3.567               7       (105,88) 
n21317                                                                                                               net             0.201             3.768               7       (105,88) 
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__33627|in[0]                                                                                                     lut             0.054             3.822               7       (100,84) 
LUT__33627|out                                                                                                       lut             0.000             3.822               2       (100,84) 
n21522                                                                                                               net             0.095             3.917               2       (100,84) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__33629|in[2]                                                                                                     lut             0.055             3.972               2       (99,84)  
LUT__33629|out                                                                                                       lut             0.000             3.972               2       (99,84)  
n21524                                                                                                               net             0.308             4.280               2       (99,84)  
   Routing elements:
      Manhattan distance of X:15, Y:2
LUT__33635|in[0]                                                                                                     lut             0.055             4.335               2       (114,82) 
LUT__33635|out                                                                                                       lut             0.000             4.335               2       (114,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.338               2       (114,82) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:105, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.837             743       (114,82) 

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 1.881 (required time - arrival time)                                                                                     
Delay         : 0.513                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.634
--------------------------------------
End-of-path arrival time       : 2.471

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:131, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.837             743       (88,91)  

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q       ff         0.631             0.631              2         (88,91)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D      ff         0.003             0.634              2         (66,65)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                       inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                       net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.858             283        (66,65)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.131 (required time - arrival time)                                                                                                   
Delay         : 0.318                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.434
--------------------------------------
End-of-path arrival time       : 2.221

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.787             743       (70,62)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.431             0.431              5         (70,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.434              5         (69,65)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.858             283        (69,65)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.132 (required time - arrival time)                                                                                                   
Delay         : 0.317                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.433
--------------------------------------
End-of-path arrival time       : 2.220

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.787             743       (70,57)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.430             0.430              3         (70,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.433              3         (66,59)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.858             283        (66,59)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.134 (required time - arrival time)                                                                                                   
Delay         : 0.315                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.431
--------------------------------------
End-of-path arrival time       : 2.218

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.787             743       (70,56)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.428             0.428              3         (70,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.431              3         (69,50)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.858             283        (69,50)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.150 (required time - arrival time)                                                                                                   
Delay         : 0.299                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.415
--------------------------------------
End-of-path arrival time       : 2.202

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.787             743       (74,58)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.412             0.412              3         (74,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.415              3         (69,54)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.858             283        (69,54)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.248 (required time - arrival time)                                                                                                   
Delay         : 0.201                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.317
--------------------------------------
End-of-path arrival time       : 2.104

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (74,60)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff         0.314             0.314              3         (74,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.317              3         (69,57)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.858             283        (69,57)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.250 (required time - arrival time)                                                                                                   
Delay         : 0.199                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.315
--------------------------------------
End-of-path arrival time       : 2.102

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.787             743       (70,60)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.312             0.312              3         (70,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.315              3         (69,60)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.858             283        (69,60)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.278 (required time - arrival time)                                                                                                   
Delay         : 0.171                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.074

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (74,55)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.284             0.284              3         (74,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.287              3         (74,50)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:37, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.858             283        (74,50)

################################################################################
Path Detail Report (core_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 2.512 (required time - arrival time)                                                                                                                    
Delay         : 1.669                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.878
--------------------------------------
End-of-path arrival time       : 3.715

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.837             743       (125,83) 

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.118             0.118             137        (125,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         1.669             1.787             137        (125,83)
   Routing elements:
      Manhattan distance of X:41, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR     ff          0.091             1.878             137        (84,46) 

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                                      inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                                                      net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:84, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|CLK    ff           0.000             1.837             2638       (84,46)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR  
Launch Clock  : core_clk (RISE)                                                                               
Capture Clock : clk_sys (RISE)                                                                                
Slack         : 2.512 (required time - arrival time)                                                          
Delay         : 1.669                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.878
--------------------------------------
End-of-path arrival time       : 3.715

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.837             743       (125,83) 

Data Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q     ff          0.118             0.118             137        (125,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done          net         1.669             1.787             137        (125,83)
   Routing elements:
      Manhattan distance of X:41, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR     ff          0.091             1.878             137        (84,48) 

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk_sys                                                                                          inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                          inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                          net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:84, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|CLK    ff           0.000             1.837             2638       (84,48)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 2.512 (required time - arrival time)                                                                                                                    
Delay         : 1.669                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.878
--------------------------------------
End-of-path arrival time       : 3.715

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.837             743       (125,83) 

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.118             0.118             137        (125,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         1.669             1.787             137        (125,83)
   Routing elements:
      Manhattan distance of X:41, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR     ff          0.091             1.878             137        (84,45) 

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                                      inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                                                      net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:84, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|CLK    ff           0.000             1.837             2638       (84,45)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 2.512 (required time - arrival time)                                                                                                                    
Delay         : 1.669                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.878
--------------------------------------
End-of-path arrival time       : 3.715

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.837             743       (125,83) 

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.118             0.118             137        (125,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         1.669             1.787             137        (125,83)
   Routing elements:
      Manhattan distance of X:41, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR     ff          0.091             1.878             137        (84,44) 

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                                      inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                                                      net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:84, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|CLK    ff           0.000             1.837             2638       (84,44)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 2.512 (required time - arrival time)                                                                                                                    
Delay         : 1.669                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.878
--------------------------------------
End-of-path arrival time       : 3.715

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.837             743       (125,83) 

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.118             0.118             137        (125,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         1.669             1.787             137        (125,83)
   Routing elements:
      Manhattan distance of X:41, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR     ff          0.091             1.878             137        (84,47) 

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                                      inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                                                      net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:84, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|CLK    ff           0.000             1.837             2638       (84,47)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.681 (required time - arrival time)                                                                                               
Delay         : 0.588                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.709
--------------------------------------
End-of-path arrival time       : 2.546

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:107, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.837             743       (112,90) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FF|Q                      ff         0.706             0.706              3         (112,90)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.709              3         (108,82)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:108, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             2638       (108,82)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 3.803 (required time - arrival time)                                                                                                
Delay         : 0.466                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.587
--------------------------------------
End-of-path arrival time       : 2.424

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                    net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:135, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             743       (84,89)  

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|Q                    ff         0.584             0.584              3         (84,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.587              3         (75,90)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                                   net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:75, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             2638       (75,90)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.805 (required time - arrival time)                                                                                               
Delay         : 0.519                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.635
--------------------------------------
End-of-path arrival time       : 2.422

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:109, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (110,91) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FF|Q                      ff         0.632             0.632              3         (110,91)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.635              3         (111,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:111, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             2638       (111,90)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.830 (required time - arrival time)                                                                                               
Delay         : 0.439                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.560
--------------------------------------
End-of-path arrival time       : 2.397

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:135, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.837             743       (84,102) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|Q                      ff         0.557             0.557              3         (84,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.560              3         (78,95) 

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:78, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             2638       (78,95)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.860 (required time - arrival time)                                                                                               
Delay         : 0.409                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.530
--------------------------------------
End-of-path arrival time       : 2.367

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:135, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.837             743       (84,101) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|Q                      ff         0.527             0.527              3         (84,101)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.530              3         (78,92) 

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                                  inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                                  net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:78, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             2638       (78,92)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.760 (required time - arrival time)                                                                                                   
Delay         : 0.547                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.663
--------------------------------------
End-of-path arrival time       : 2.521

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.858             283        (66,54)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff         0.660             0.660              3         (66,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.663              3         (70,67)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (70,67)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.834 (required time - arrival time)                                                                                                   
Delay         : 0.473                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.589
--------------------------------------
End-of-path arrival time       : 2.447

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.858             283        (66,51)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.586             0.586              3         (66,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.589              3         (70,53)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (70,53)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.946 (required time - arrival time)                                                                                                   
Delay         : 0.361                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.477
--------------------------------------
End-of-path arrival time       : 2.335

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.858             283        (66,57)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.474             0.474              3         (66,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.477              3         (70,65)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.787             743       (70,65)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.951 (required time - arrival time)                                                                                                   
Delay         : 0.356                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.472
--------------------------------------
End-of-path arrival time       : 2.330

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.858             283        (66,56)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.469             0.469              4         (66,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.472              4         (70,63)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (70,63)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.991 (required time - arrival time)                                                                                                   
Delay         : 0.316                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.432
--------------------------------------
End-of-path arrival time       : 2.290

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.858             283        (66,47)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.429             0.429              3         (66,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.432              3         (70,48)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (70,48)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.113 (required time - arrival time)                                                                                                   
Delay         : 0.194                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.310
--------------------------------------
End-of-path arrival time       : 2.168

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.858             283        (69,48)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.307             0.307              3         (69,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.310              3         (74,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (74,47)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 2.169 (required time - arrival time)                                                                                                   
Delay         : 0.138                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.254
--------------------------------------
End-of-path arrival time       : 2.112

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             283        (66,50)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.251             0.251              3         (66,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.254              3         (70,50)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (70,50)  

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.370 (required time - arrival time)                                                                              
Delay         : 1.216                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.219
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.982

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[0]                                                                                                           inpad        0.110             0.110               0        (189,0) 
i_dqs_lo[0]                                                                                                           inpad        0.000             0.110               3        (189,0) 
i_dqs_lo[0]                                                                                                           net          0.312             0.422               3        (189,0) 
   Routing elements:
      Manhattan distance of X:6, Y:12
LUT__33241|in[0]                                                                                                      lut          0.055             0.477               3        (183,12)
LUT__33241|out                                                                                                        lut          0.000             0.477              17        (183,12)
n21213                                                                                                                net          0.685             1.162              17        (183,12)
   Routing elements:
      Manhattan distance of X:61, Y:9
LUT__33562|in[2]                                                                                                      lut          0.054             1.216              17        (122,3) 
LUT__33562|out                                                                                                        lut          0.000             1.216               2        (122,3) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FF|D    ff           0.003             1.219               2        (122,3) 

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:11, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FF|CLK    ff           0.000             1.858             283        (122,3)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[1]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.435 (required time - arrival time)                                                                              
Delay         : 1.151                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.154
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.917

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[1]                                                                                                           inpad        0.110             0.110               0         (30,0)
i_dqs_hi[1]                                                                                                           inpad        0.000             0.110               3         (30,0)
i_dqs_hi[1]                                                                                                           net          0.392             0.502               3         (30,0)
   Routing elements:
      Manhattan distance of X:12, Y:3
LUT__33194|in[0]                                                                                                      lut          0.055             0.557               3         (42,3)
LUT__33194|out                                                                                                        lut          0.000             0.557              17         (42,3)
n21192                                                                                                                net          0.539             1.096              17         (42,3)
   Routing elements:
      Manhattan distance of X:24, Y:2
LUT__33270|in[0]                                                                                                      lut          0.055             1.151              17         (66,5)
LUT__33270|out                                                                                                        lut          0.000             1.151               2         (66,5)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF|D    ff           0.003             1.154               2         (66,5)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF|CLK    ff           0.000             1.858             283        (66,5) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[29]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.440 (required time - arrival time)                                                                              
Delay         : 1.146                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.149
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.912

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[1]                                                                                                           inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                           inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                           net          0.420             0.530               3         (29,0)
   Routing elements:
      Manhattan distance of X:13, Y:5
LUT__33193|in[0]                                                                                                      lut          0.055             0.585               3         (42,5)
LUT__33193|out                                                                                                        lut          0.000             0.585              17         (42,5)
n21191                                                                                                                net          0.506             1.091              17         (42,5)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__33569|in[2]                                                                                                      lut          0.055             1.146              17         (60,2)
LUT__33569|out                                                                                                        lut          0.000             1.146               2         (60,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[29]~FF|D    ff           0.003             1.149               2         (60,2)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:51, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[29]~FF|CLK    ff           0.000             1.858             283        (60,2) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.451 (required time - arrival time)                                                                              
Delay         : 1.135                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.138
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.901

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[1]                                                                                                           inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                           inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                           net          0.376             0.486               3         (29,0)
   Routing elements:
      Manhattan distance of X:13, Y:3
LUT__33194|in[1]                                                                                                      lut          0.055             0.541               3         (42,3)
LUT__33194|out                                                                                                        lut          0.000             0.541              17         (42,3)
n21192                                                                                                                net          0.539             1.080              17         (42,3)
   Routing elements:
      Manhattan distance of X:24, Y:2
LUT__33270|in[0]                                                                                                      lut          0.055             1.135              17         (66,5)
LUT__33270|out                                                                                                        lut          0.000             1.135               2         (66,5)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF|D    ff           0.003             1.138               2         (66,5)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF|CLK    ff           0.000             1.858             283        (66,5) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.467 (required time - arrival time)                                                                              
Delay         : 1.169                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.172
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.935

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[1]                                                                                                           inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                           inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                           net          0.420             0.530               3         (29,0)
   Routing elements:
      Manhattan distance of X:13, Y:5
LUT__33193|in[0]                                                                                                      lut          0.055             0.585               3         (42,5)
LUT__33193|out                                                                                                        lut          0.000             0.585              17         (42,5)
n21191                                                                                                                net          0.530             1.115              17         (42,5)
   Routing elements:
      Manhattan distance of X:25, Y:2
LUT__33564|in[2]                                                                                                      lut          0.054             1.169              17         (67,3)
LUT__33564|out                                                                                                        lut          0.000             1.169               2         (67,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FF|D    ff           0.003             1.172               2         (67,3)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FF|CLK    ff           0.000             1.908             283        (67,3) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.478 (required time - arrival time)                                                                             
Delay         : 1.108                                                                                                            

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.111
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.874

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dqs_hi[0]                                                                                                          inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                          inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                          net          0.359             0.469               3        (190,0)
   Routing elements:
      Manhattan distance of X:7, Y:8
LUT__33242|in[0]                                                                                                     lut          0.055             0.524               3        (183,8)
LUT__33242|out                                                                                                       lut          0.000             0.524              17        (183,8)
n21214                                                                                                               net          0.530             1.054              17        (183,8)
   Routing elements:
      Manhattan distance of X:61, Y:1
LUT__33248|in[0]                                                                                                     lut          0.054             1.108              17        (122,7)
LUT__33248|out                                                                                                       lut          0.000             1.108               2        (122,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FF|D    ff           0.003             1.111               2        (122,7)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:11, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FF|CLK    ff           0.000             1.858             283        (122,7)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[1]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[13]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.481 (required time - arrival time)                                                                              
Delay         : 1.105                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.108
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.871

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[1]                                                                                                           inpad        0.110             0.110               0         (30,0)
i_dqs_hi[1]                                                                                                           inpad        0.000             0.110               3         (30,0)
i_dqs_hi[1]                                                                                                           net          0.392             0.502               3         (30,0)
   Routing elements:
      Manhattan distance of X:12, Y:3
LUT__33194|in[0]                                                                                                      lut          0.055             0.557               3         (42,3)
LUT__33194|out                                                                                                        lut          0.000             0.557              17         (42,3)
n21192                                                                                                                net          0.493             1.050              17         (42,3)
   Routing elements:
      Manhattan distance of X:18, Y:2
LUT__33272|in[0]                                                                                                      lut          0.055             1.105              17         (60,5)
LUT__33272|out                                                                                                        lut          0.000             1.105               2         (60,5)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[13]~FF|D    ff           0.003             1.108               2         (60,5)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:51, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[13]~FF|CLK    ff           0.000             1.858             283        (60,5) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.484 (required time - arrival time)                                                                              
Delay         : 1.102                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.105
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.868

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[0]                                                                                                           inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                           inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                           net          0.359             0.469               3        (190,0)
   Routing elements:
      Manhattan distance of X:7, Y:8
LUT__33242|in[0]                                                                                                      lut          0.055             0.524               3        (183,8)
LUT__33242|out                                                                                                        lut          0.000             0.524              17        (183,8)
n21214                                                                                                                net          0.524             1.048              17        (183,8)
   Routing elements:
      Manhattan distance of X:61, Y:5
LUT__33562|in[0]                                                                                                      lut          0.054             1.102              17        (122,3)
LUT__33562|out                                                                                                        lut          0.000             1.102               2        (122,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FF|D    ff           0.003             1.105               2        (122,3)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:11, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FF|CLK    ff           0.000             1.858             283        (122,3)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.485 (required time - arrival time)                                                                              
Delay         : 1.101                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.104
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.867

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[1]                                                                                                           inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                           inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                           net          0.420             0.530               3         (29,0)
   Routing elements:
      Manhattan distance of X:13, Y:5
LUT__33193|in[0]                                                                                                      lut          0.055             0.585               3         (42,5)
LUT__33193|out                                                                                                        lut          0.000             0.585              17         (42,5)
n21191                                                                                                                net          0.461             1.046              17         (42,5)
   Routing elements:
      Manhattan distance of X:18, Y:2
LUT__33271|in[2]                                                                                                      lut          0.055             1.101              17         (60,3)
LUT__33271|out                                                                                                        lut          0.000             1.101               2         (60,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF|D    ff           0.003             1.104               2         (60,3)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:51, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF|CLK    ff           0.000             1.858             283        (60,3) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.493 (required time - arrival time)                                                                             
Delay         : 1.093                                                                                                            

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.096
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.859

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dqs_lo[0]                                                                                                          inpad        0.110             0.110               0        (189,0) 
i_dqs_lo[0]                                                                                                          inpad        0.000             0.110               3        (189,0) 
i_dqs_lo[0]                                                                                                          net          0.312             0.422               3        (189,0) 
   Routing elements:
      Manhattan distance of X:6, Y:12
LUT__33241|in[0]                                                                                                     lut          0.055             0.477               3        (183,12)
LUT__33241|out                                                                                                       lut          0.000             0.477              17        (183,12)
n21213                                                                                                               net          0.562             1.039              17        (183,12)
   Routing elements:
      Manhattan distance of X:61, Y:5
LUT__33248|in[2]                                                                                                     lut          0.054             1.093              17        (122,7) 
LUT__33248|out                                                                                                       lut          0.000             1.093               2        (122,7) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FF|D    ff           0.003             1.096               2        (122,7) 

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:11, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FF|CLK    ff           0.000             1.858             283        (122,7)

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[13]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.520 (required time - arrival time)                                                                                 
Delay         : 1.088                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.201
--------------------------------------
End-of-path arrival time       : 3.066

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (115,11) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (115,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.166             0.279               3        (115,11)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__31527|in[0]                                                                                                       lut          0.054             0.333               3        (115,2) 
LUT__31527|out                                                                                                         lut          0.000             0.333              17        (115,2) 
o_dq_oe[0]                                                                                                             net          0.824             1.157              17        (115,2) 
   Routing elements:
      Manhattan distance of X:74, Y:2
o_dq_oe[13]                                                                                                            outpad       0.044             1.201              17        (41,0)  
o_dq_oe[13]                                                                                                            outpad       0.000             1.201               0        (41,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:179, Y:159
twd_clk~CLKOUT~40~1    outpad       0.044             1.855             554       (40,0)   
twd_clk~CLKOUT~40~1    outpad       0.000             1.855               0       (40,0)   

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[9]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.520 (required time - arrival time)                                                                                 
Delay         : 1.088                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.201
--------------------------------------
End-of-path arrival time       : 3.066

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (115,11) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (115,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.166             0.279               3        (115,11)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__31527|in[0]                                                                                                       lut          0.054             0.333               3        (115,2) 
LUT__31527|out                                                                                                         lut          0.000             0.333              17        (115,2) 
o_dq_oe[0]                                                                                                             net          0.824             1.157              17        (115,2) 
   Routing elements:
      Manhattan distance of X:74, Y:2
o_dq_oe[9]                                                                                                             outpad       0.044             1.201              17        (41,0)  
o_dq_oe[9]                                                                                                             outpad       0.000             1.201               0        (41,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:178, Y:159
twd_clk~CLKOUT~41~1    outpad       0.044             1.855             554       (41,0)   
twd_clk~CLKOUT~41~1    outpad       0.000             1.855               0       (41,0)   

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK
Path End      : o_dq_oe[9]                                                                                                              
Launch Clock  : twd_clk (RISE)                                                                                                          
Capture Clock : twd_clk (RISE)                                                                                                          
Slack         : 0.541 (required time - arrival time)                                                                                    
Delay         : 1.067                                                                                                                   

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.180
--------------------------------------
End-of-path arrival time       : 3.045

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                     net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK    ff           0.000             1.865             554       (115,7)  

Data Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|Q    ff           0.113             0.113               2        (115,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]         net          0.145             0.258               2        (115,7)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31527|in[1]                                                                                                          lut          0.054             0.312               2        (115,2)
LUT__31527|out                                                                                                            lut          0.000             0.312              17        (115,2)
o_dq_oe[0]                                                                                                                net          0.824             1.136              17        (115,2)
   Routing elements:
      Manhattan distance of X:74, Y:2
o_dq_oe[9]                                                                                                                outpad       0.044             1.180              17        (41,0) 
o_dq_oe[9]                                                                                                                outpad       0.000             1.180               0        (41,0) 

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:178, Y:159
twd_clk~CLKOUT~41~1    outpad       0.044             1.855             554       (41,0)   
twd_clk~CLKOUT~41~1    outpad       0.000             1.855               0       (41,0)   

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK
Path End      : o_dq_oe[13]                                                                                                             
Launch Clock  : twd_clk (RISE)                                                                                                          
Capture Clock : twd_clk (RISE)                                                                                                          
Slack         : 0.541 (required time - arrival time)                                                                                    
Delay         : 1.067                                                                                                                   

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.180
--------------------------------------
End-of-path arrival time       : 3.045

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                     net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK    ff           0.000             1.865             554       (115,7)  

Data Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|Q    ff           0.113             0.113               2        (115,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]         net          0.145             0.258               2        (115,7)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31527|in[1]                                                                                                          lut          0.054             0.312               2        (115,2)
LUT__31527|out                                                                                                            lut          0.000             0.312              17        (115,2)
o_dq_oe[0]                                                                                                                net          0.824             1.136              17        (115,2)
   Routing elements:
      Manhattan distance of X:74, Y:2
o_dq_oe[13]                                                                                                               outpad       0.044             1.180              17        (41,0) 
o_dq_oe[13]                                                                                                               outpad       0.000             1.180               0        (41,0) 

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:179, Y:159
twd_clk~CLKOUT~40~1    outpad       0.044             1.855             554       (40,0)   
twd_clk~CLKOUT~40~1    outpad       0.000             1.855               0       (40,0)   

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[14]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.555 (required time - arrival time)                                                                                 
Delay         : 1.053                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.166
--------------------------------------
End-of-path arrival time       : 3.031

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (115,11) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (115,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.166             0.279               3        (115,11)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__31527|in[0]                                                                                                       lut          0.054             0.333               3        (115,2) 
LUT__31527|out                                                                                                         lut          0.000             0.333              17        (115,2) 
o_dq_oe[0]                                                                                                             net          0.789             1.122              17        (115,2) 
   Routing elements:
      Manhattan distance of X:108, Y:2
o_dq_oe[14]                                                                                                            outpad       0.044             1.166              17        (7,0)   
o_dq_oe[14]                                                                                                            outpad       0.000             1.166               0        (7,0)   

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:206, Y:159
twd_clk~CLKOUT~13~1    outpad       0.044             1.855             554       (13,0)   
twd_clk~CLKOUT~13~1    outpad       0.000             1.855               0       (13,0)   

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[15]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.555 (required time - arrival time)                                                                                 
Delay         : 1.053                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.166
--------------------------------------
End-of-path arrival time       : 3.031

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (115,11) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (115,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.166             0.279               3        (115,11)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__31527|in[0]                                                                                                       lut          0.054             0.333               3        (115,2) 
LUT__31527|out                                                                                                         lut          0.000             0.333              17        (115,2) 
o_dq_oe[0]                                                                                                             net          0.789             1.122              17        (115,2) 
   Routing elements:
      Manhattan distance of X:108, Y:2
o_dq_oe[15]                                                                                                            outpad       0.044             1.166              17        (7,0)   
o_dq_oe[15]                                                                                                            outpad       0.000             1.166               0        (7,0)   

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:205, Y:159
twd_clk~CLKOUT~14~1    outpad       0.044             1.855             554       (14,0)   
twd_clk~CLKOUT~14~1    outpad       0.000             1.855               0       (14,0)   

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK
Path End      : o_dq_oe[14]                                                                                                             
Launch Clock  : twd_clk (RISE)                                                                                                          
Capture Clock : twd_clk (RISE)                                                                                                          
Slack         : 0.576 (required time - arrival time)                                                                                    
Delay         : 1.032                                                                                                                   

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.145
--------------------------------------
End-of-path arrival time       : 3.010

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                     net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK    ff           0.000             1.865             554       (115,7)  

Data Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|Q    ff           0.113             0.113               2        (115,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]         net          0.145             0.258               2        (115,7)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31527|in[1]                                                                                                          lut          0.054             0.312               2        (115,2)
LUT__31527|out                                                                                                            lut          0.000             0.312              17        (115,2)
o_dq_oe[0]                                                                                                                net          0.789             1.101              17        (115,2)
   Routing elements:
      Manhattan distance of X:108, Y:2
o_dq_oe[14]                                                                                                               outpad       0.044             1.145              17        (7,0)  
o_dq_oe[14]                                                                                                               outpad       0.000             1.145               0        (7,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:206, Y:159
twd_clk~CLKOUT~13~1    outpad       0.044             1.855             554       (13,0)   
twd_clk~CLKOUT~13~1    outpad       0.000             1.855               0       (13,0)   

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK
Path End      : o_dq_oe[15]                                                                                                             
Launch Clock  : twd_clk (RISE)                                                                                                          
Capture Clock : twd_clk (RISE)                                                                                                          
Slack         : 0.576 (required time - arrival time)                                                                                    
Delay         : 1.032                                                                                                                   

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.145
--------------------------------------
End-of-path arrival time       : 3.010

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                     inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                     net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK    ff           0.000             1.865             554       (115,7)  

Data Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|Q    ff           0.113             0.113               2        (115,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]         net          0.145             0.258               2        (115,7)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31527|in[1]                                                                                                          lut          0.054             0.312               2        (115,2)
LUT__31527|out                                                                                                            lut          0.000             0.312              17        (115,2)
o_dq_oe[0]                                                                                                                net          0.789             1.101              17        (115,2)
   Routing elements:
      Manhattan distance of X:108, Y:2
o_dq_oe[15]                                                                                                               outpad       0.044             1.145              17        (7,0)  
o_dq_oe[15]                                                                                                               outpad       0.000             1.145               0        (7,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:205, Y:159
twd_clk~CLKOUT~14~1    outpad       0.044             1.855             554       (14,0)   
twd_clk~CLKOUT~14~1    outpad       0.000             1.855               0       (14,0)   

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[10]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.652 (required time - arrival time)                                                                                 
Delay         : 0.956                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.069
--------------------------------------
End-of-path arrival time       : 2.934

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (115,11) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (115,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.166             0.279               3        (115,11)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__31527|in[0]                                                                                                       lut          0.054             0.333               3        (115,2) 
LUT__31527|out                                                                                                         lut          0.000             0.333              17        (115,2) 
o_dq_oe[0]                                                                                                             net          0.692             1.025              17        (115,2) 
   Routing elements:
      Manhattan distance of X:97, Y:2
o_dq_oe[10]                                                                                                            outpad       0.044             1.069              17        (18,0)  
o_dq_oe[10]                                                                                                            outpad       0.000             1.069               0        (18,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:195, Y:159
twd_clk~CLKOUT~24~1    outpad       0.044             1.855             554       (24,0)   
twd_clk~CLKOUT~24~1    outpad       0.000             1.855               0       (24,0)   

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[12]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.652 (required time - arrival time)                                                                                 
Delay         : 0.956                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.069
--------------------------------------
End-of-path arrival time       : 2.934

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:104, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (115,11) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (115,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.166             0.279               3        (115,11)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__31527|in[0]                                                                                                       lut          0.054             0.333               3        (115,2) 
LUT__31527|out                                                                                                         lut          0.000             0.333              17        (115,2) 
o_dq_oe[0]                                                                                                             net          0.692             1.025              17        (115,2) 
   Routing elements:
      Manhattan distance of X:97, Y:2
o_dq_oe[12]                                                                                                            outpad       0.044             1.069              17        (18,0)  
o_dq_oe[12]                                                                                                            outpad       0.000             1.069               0        (18,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:194, Y:159
twd_clk~CLKOUT~25~1    outpad       0.044             1.855             554       (25,0)   
twd_clk~CLKOUT~25~1    outpad       0.000             1.855               0       (25,0)   

################################################################################
Path Detail Report (clk_sys vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 3.063 (required time - arrival time)                                                                                                                       
Delay         : 1.073                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.277
--------------------------------------
End-of-path arrival time       : 3.114

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162) 
clk_sys            inpad        0.110             0.110             2638       (0,162) 
clk_sys            net          1.727             1.837             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:85, Y:30
rstn_sys~FF|CLK    ff           0.000             1.837             2638       (85,132)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             1110       (85,132)
rstn_sys                                                                                                                                                        net         1.073             1.186             1110       (85,132)
   Routing elements:
      Manhattan distance of X:36, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             1.277             1110       (121,56)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.787             743       (121,56) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 3.063 (required time - arrival time)                                                                                                                       
Delay         : 1.073                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.277
--------------------------------------
End-of-path arrival time       : 3.114

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162) 
clk_sys            inpad        0.110             0.110             2638       (0,162) 
clk_sys            net          1.727             1.837             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:85, Y:30
rstn_sys~FF|CLK    ff           0.000             1.837             2638       (85,132)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             1110       (85,132)
rstn_sys                                                                                                                                                        net         1.073             1.186             1110       (85,132)
   Routing elements:
      Manhattan distance of X:36, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             1.277             1110       (121,58)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.787             743       (121,58) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                        
Capture Clock : core_clk (RISE)                                                                                       
Slack         : 3.063 (required time - arrival time)                                                                  
Delay         : 1.073                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.277
--------------------------------------
End-of-path arrival time       : 3.114

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162) 
clk_sys            inpad        0.110             0.110             2638       (0,162) 
clk_sys            net          1.727             1.837             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:85, Y:30
rstn_sys~FF|CLK    ff           0.000             1.837             2638       (85,132)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
rstn_sys~FF|Q                                                                                              ff          0.113             0.113             1110       (85,132)
rstn_sys                                                                                                   net         1.073             1.186             1110       (85,132)
   Routing elements:
      Manhattan distance of X:36, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR     ff          0.091             1.277             1110       (121,60)

Capture Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (121,60) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 3.063 (required time - arrival time)                                                                                                                       
Delay         : 1.073                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.277
--------------------------------------
End-of-path arrival time       : 3.114

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162) 
clk_sys            inpad        0.110             0.110             2638       (0,162) 
clk_sys            net          1.727             1.837             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:85, Y:30
rstn_sys~FF|CLK    ff           0.000             1.837             2638       (85,132)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             1110       (85,132)
rstn_sys                                                                                                                                                        net         1.073             1.186             1110       (85,132)
   Routing elements:
      Manhattan distance of X:36, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             1.277             1110       (121,57)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.787             743       (121,57) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.655 (required time - arrival time)                                                                                               
Delay         : 0.619                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.735
--------------------------------------
End-of-path arrival time       : 2.572

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                    inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                    net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:85, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             2638       (85,98)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|Q                    ff         0.732             0.732              3         (85,98)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.735              3         (84,97)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:135, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             743       (84,97)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.674 (required time - arrival time)                                                                                               
Delay         : 0.600                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.716
--------------------------------------
End-of-path arrival time       : 2.553

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                    inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                    net          1.727             1.837             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:83, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             2638       (83,100)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|Q                    ff         0.713             0.713              3         (83,100)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.716              3         (84,93) 

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:135, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             743       (84,93)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 3.806 (required time - arrival time)                                                                                                
Delay         : 0.468                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.584
--------------------------------------
End-of-path arrival time       : 2.421

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                   inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                   net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:78, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.837             2638       (78,86)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|Q                      ff         0.581             0.581              3         (78,86)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.584              3         (84,91)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:135, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             743       (84,91)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 3.813 (required time - arrival time)                                                                                                
Delay         : 0.461                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.577
--------------------------------------
End-of-path arrival time       : 2.414

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                   inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                   net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:75, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.837             2638       (75,87)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|Q                      ff         0.574             0.574              3         (75,87)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.577              3         (94,84)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             743       (94,84)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 3.843 (required time - arrival time)                                                                                                
Delay         : 0.431                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.547
--------------------------------------
End-of-path arrival time       : 2.384

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_sys                                                                                                                   inpad        0.110             0.110             2638       (0,162)
clk_sys                                                                                                                   net          1.727             1.837             2638       (0,162)
   Routing elements:
      Manhattan distance of X:78, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.837             2638       (78,89)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FF|Q                      ff         0.544             0.544              3         (78,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.547              3         (84,87)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:135, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.837             743       (84,87)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.857 (required time - arrival time)                                                                                               
Delay         : 0.417                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.533
--------------------------------------
End-of-path arrival time       : 2.370

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                    inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                    net          1.727             1.837             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:108, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.837             2638       (108,93)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|Q                    ff         0.530             0.530              3         (108,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.533              3         (112,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:107, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.837             743       (112,84) 

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:50, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.084              41       (114,193)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             2638      (114,193)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:50, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CE                    srl8         0.091             6.084              41       (114,179)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.837             2638      (114,179)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:44, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CE                    srl8         0.091             6.084              41       (120,184)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.837             2638      (120,184)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:44, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CE                    srl8         0.091             6.084              41       (120,183)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.837             2638      (120,183)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:50, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CE                    srl8         0.091             6.084              41       (114,175)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.837             2638      (114,175)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:44, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CE                    srl8         0.091             6.084              41       (120,175)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             2638      (120,175)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:50, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|CE                    srl8         0.091             6.084              41       (114,176)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.837             2638      (114,176)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:50, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CE                    srl8         0.091             6.084              41       (114,180)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.837             2638      (114,180)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:44, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CE                    srl8         0.091             6.084              41       (120,174)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:120, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             2638      (120,174)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.173 (required time - arrival time)                                                                                                  
Delay         : 5.875                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 6.084
--------------------------------------
End-of-path arrival time       : 7.971

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             2638       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:113, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             2638       (113,23)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (113,23) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]         net          0.471             0.589               4       (113,23) 
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__32616|in[1]                                                                                                                        lut          0.054             0.643               4       (106,28) 
LUT__32616|out                                                                                                                          lut          0.000             0.643               3       (106,28) 
n14523                                                                                                                                  net          0.123             0.766               3       (106,28) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32617|in[0]                                                                                                                        lut          0.054             0.820               3       (106,26) 
LUT__32617|out                                                                                                                          lut          0.000             0.820               3       (106,26) 
n14533                                                                                                                                  net          0.207             1.027               3       (106,26) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32618|in[0]                                                                                                                        lut          0.054             1.081               3       (106,24) 
LUT__32618|out                                                                                                                          lut          0.000             1.081               3       (106,24) 
n14607                                                                                                                                  net          0.179             1.260               3       (106,24) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__32619|in[0]                                                                                                                        lut          0.054             1.314               3       (107,20) 
LUT__32619|out                                                                                                                          lut          0.000             1.314               3       (107,20) 
n14615                                                                                                                                  net          0.122             1.436               3       (107,20) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32620|in[0]                                                                                                                        lut          0.054             1.490               3       (107,18) 
LUT__32620|out                                                                                                                          lut          0.000             1.490               3       (107,18) 
n11977                                                                                                                                  net          0.183             1.673               3       (107,18) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32621|in[0]                                                                                                                        lut          0.054             1.727               3       (109,18) 
LUT__32621|out                                                                                                                          lut          0.000             1.727               2       (109,18) 
n11969                                                                                                                                  net          0.205             1.932               2       (109,18) 
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|I1                           adder        0.050             1.982               2       (106,17) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1|CO                           adder        0.000             1.982               2       (106,17) 
n1524                                                                                                                                   net          0.000             1.982               2       (106,17) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CI                           adder        0.021             2.003               2       (106,18) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2|CO                           adder        0.000             2.003               2       (106,18) 
n1532                                                                                                                                   net          0.000             2.003               2       (106,18) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CI                           adder        0.021             2.024               2       (106,19) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3|CO                           adder        0.000             2.024               2       (106,19) 
n4369                                                                                                                                   net          0.000             2.024               2       (106,19) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CI                           adder        0.021             2.045               2       (106,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4|CO                           adder        0.000             2.045               2       (106,20) 
n4360                                                                                                                                   net          0.000             2.045               2       (106,20) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CI                           adder        0.021             2.066               2       (106,21) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5|CO                           adder        0.000             2.066               2       (106,21) 
n4299                                                                                                                                   net          0.000             2.066               2       (106,21) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|CI                           adder        0.084             2.150               2       (106,22) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6|O                            adder        0.000             2.150               2       (106,22) 
n4287                                                                                                                                   net          0.164             2.314               2       (106,22) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31599|in[0]                                                                                                                        lut          0.054             2.368               2       (101,22) 
LUT__31599|out                                                                                                                          lut          0.000             2.368               2       (101,22) 
n20598                                                                                                                                  net          0.625             2.993               2       (101,22) 
   Routing elements:
      Manhattan distance of X:16, Y:48
LUT__31600|in[1]                                                                                                                        lut          0.054             3.047               2       (85,70)  
LUT__31600|out                                                                                                                          lut          0.000             3.047              20       (85,70)  
n20599                                                                                                                                  net          0.502             3.549              20       (85,70)  
   Routing elements:
      Manhattan distance of X:46, Y:27
LUT__31672|in[1]                                                                                                                        lut          0.054             3.603              20       (131,97) 
LUT__31672|out                                                                                                                          lut          0.000             3.603               5       (131,97) 
n20655                                                                                                                                  net          0.303             3.906               5       (131,97) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__32037|in[3]                                                                                                                        lut          0.054             3.960               5       (128,102)
LUT__32037|out                                                                                                                          lut          0.000             3.960             190       (128,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.695             4.655             190       (128,102)
   Routing elements:
      Manhattan distance of X:36, Y:92
LUT__32164|in[1]                                                                                                                        lut          0.054             4.709             190       (164,194)
LUT__32164|out                                                                                                                          lut          0.000             4.709              41       (164,194)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.284             5.993              41       (164,194)
   Routing elements:
      Manhattan distance of X:50, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.084              41       (114,192)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                  inpad        0.110             0.110             2638      (0,162)  
clk_sys                                                                                                                  net          1.727             1.837             2638      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             2638      (114,192)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[0]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.941 (required time - arrival time)
Delay         : 6.274                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.390
--------------------------------------
End-of-path arrival time       : 8.219

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:43
w_rgb_data_o[0]~FF|CLK    ff           0.000             1.829             211        (45,202)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[0]~FF|Q                  ff           0.113             0.113              18        (45,202)
w_rgb_data_o[0]                       net          0.588             0.701              18        (45,202)
   Routing elements:
      Manhattan distance of X:19, Y:13
LUT__34270|in[1]                      lut          0.054             0.755              18        (26,215)
LUT__34270|out                        lut          0.000             0.755               3        (26,215)
n21684                                net          0.240             0.995               3        (26,215)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__34278|in[0]                      lut          0.054             1.049               3        (25,212)
LUT__34278|out                        lut          0.000             1.049               3        (25,212)
n21692                                net          0.473             1.522               3        (25,212)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__34282|in[2]                      lut          0.054             1.576               3        (31,207)
LUT__34282|out                        lut          0.000             1.576               2        (31,207)
n21696                                net          0.443             2.019               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.074               2        (6,201) 
LUT__34283|out                        lut          0.000             2.074              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.762              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.816              28        (47,219)
LUT__34285|out                        lut          0.000             2.816               6        (47,219)
n21698                                net          0.581             3.397               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.451               6        (58,222)
LUT__34293|out                        lut          0.000             3.451              11        (58,222)
n14368                                net          0.788             4.239              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.294              11        (84,230)
LUT__34294|out                        lut          0.000             4.294               7        (84,230)
n14358                                net          0.362             4.656               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.710               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.710               3        (82,243)
n4196                                 net          0.567             5.277               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.297               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.297               2        (78,249)
n4182                                 net          0.000             5.297               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.022             5.319               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|CO    adder        0.000             5.319               2        (78,250)
n4179                                 net          0.000             5.319               2        (78,250)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i5|CI    adder        0.084             5.403               2        (78,251)
u_rgb2dvi/enc_1/sub_79/add_2/i5|O     adder        0.000             5.403               2        (78,251)
n4177                                 net          0.264             5.667               2        (78,251)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__34315|in[0]                      lut          0.055             5.722               2        (75,249)
LUT__34315|out                        lut          0.000             5.722               2        (75,249)
n21717                                net          0.086             5.808               2        (75,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34319|in[0]                      lut          0.055             5.863               2        (75,248)
LUT__34319|out                        lut          0.000             5.863               2        (75,248)
n14417                                net          0.470             6.333               2        (75,248)
   Routing elements:
      Manhattan distance of X:4, Y:14
u_rgb2dvi/enc_1/add_105/i5|I1         adder        0.054             6.387               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.387               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.390               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[4]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.955 (required time - arrival time)
Delay         : 6.260                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.376
--------------------------------------
End-of-path arrival time       : 8.205

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:56
w_rgb_data_o[4]~FF|CLK    ff           0.000             1.829             211        (45,215)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[4]~FF|Q                  ff           0.113             0.113               6        (45,215)
w_rgb_data_o[4]                       net          0.574             0.687               6        (45,215)
   Routing elements:
      Manhattan distance of X:19, Y:0
LUT__34270|in[0]                      lut          0.054             0.741               6        (26,215)
LUT__34270|out                        lut          0.000             0.741               3        (26,215)
n21684                                net          0.240             0.981               3        (26,215)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__34278|in[0]                      lut          0.054             1.035               3        (25,212)
LUT__34278|out                        lut          0.000             1.035               3        (25,212)
n21692                                net          0.473             1.508               3        (25,212)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__34282|in[2]                      lut          0.054             1.562               3        (31,207)
LUT__34282|out                        lut          0.000             1.562               2        (31,207)
n21696                                net          0.443             2.005               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.060               2        (6,201) 
LUT__34283|out                        lut          0.000             2.060              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.748              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.802              28        (47,219)
LUT__34285|out                        lut          0.000             2.802               6        (47,219)
n21698                                net          0.581             3.383               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.437               6        (58,222)
LUT__34293|out                        lut          0.000             3.437              11        (58,222)
n14368                                net          0.788             4.225              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.280              11        (84,230)
LUT__34294|out                        lut          0.000             4.280               7        (84,230)
n14358                                net          0.362             4.642               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.696               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.696               3        (82,243)
n4196                                 net          0.567             5.263               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.283               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.283               2        (78,249)
n4182                                 net          0.000             5.283               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.022             5.305               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|CO    adder        0.000             5.305               2        (78,250)
n4179                                 net          0.000             5.305               2        (78,250)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i5|CI    adder        0.084             5.389               2        (78,251)
u_rgb2dvi/enc_1/sub_79/add_2/i5|O     adder        0.000             5.389               2        (78,251)
n4177                                 net          0.264             5.653               2        (78,251)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__34315|in[0]                      lut          0.055             5.708               2        (75,249)
LUT__34315|out                        lut          0.000             5.708               2        (75,249)
n21717                                net          0.086             5.794               2        (75,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34319|in[0]                      lut          0.055             5.849               2        (75,248)
LUT__34319|out                        lut          0.000             5.849               2        (75,248)
n14417                                net          0.470             6.319               2        (75,248)
   Routing elements:
      Manhattan distance of X:4, Y:14
u_rgb2dvi/enc_1/add_105/i5|I1         adder        0.054             6.373               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.373               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.376               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[0]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.973 (required time - arrival time)
Delay         : 6.242                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.358
--------------------------------------
End-of-path arrival time       : 8.187

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:43
w_rgb_data_o[0]~FF|CLK    ff           0.000             1.829             211        (45,202)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[0]~FF|Q                  ff           0.113             0.113              18        (45,202)
w_rgb_data_o[0]                       net          0.480             0.593              18        (45,202)
   Routing elements:
      Manhattan distance of X:1, Y:22
LUT__34274|in[0]                      lut          0.054             0.647              18        (44,224)
LUT__34274|out                        lut          0.000             0.647               9        (44,224)
n21688                                net          0.305             0.952               9        (44,224)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__34275|in[2]                      lut          0.055             1.007               9        (42,220)
LUT__34275|out                        lut          0.000             1.007               3        (42,220)
n21689                                net          0.483             1.490               3        (42,220)
   Routing elements:
      Manhattan distance of X:11, Y:13
LUT__34282|in[0]                      lut          0.054             1.544               3        (31,207)
LUT__34282|out                        lut          0.000             1.544               2        (31,207)
n21696                                net          0.443             1.987               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.042               2        (6,201) 
LUT__34283|out                        lut          0.000             2.042              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.730              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.784              28        (47,219)
LUT__34285|out                        lut          0.000             2.784               6        (47,219)
n21698                                net          0.581             3.365               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.419               6        (58,222)
LUT__34293|out                        lut          0.000             3.419              11        (58,222)
n14368                                net          0.788             4.207              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.262              11        (84,230)
LUT__34294|out                        lut          0.000             4.262               7        (84,230)
n14358                                net          0.362             4.624               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.678               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.678               3        (82,243)
n4196                                 net          0.567             5.245               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.265               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.265               2        (78,249)
n4182                                 net          0.000             5.265               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.022             5.287               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|CO    adder        0.000             5.287               2        (78,250)
n4179                                 net          0.000             5.287               2        (78,250)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i5|CI    adder        0.084             5.371               2        (78,251)
u_rgb2dvi/enc_1/sub_79/add_2/i5|O     adder        0.000             5.371               2        (78,251)
n4177                                 net          0.264             5.635               2        (78,251)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__34315|in[0]                      lut          0.055             5.690               2        (75,249)
LUT__34315|out                        lut          0.000             5.690               2        (75,249)
n21717                                net          0.086             5.776               2        (75,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34319|in[0]                      lut          0.055             5.831               2        (75,248)
LUT__34319|out                        lut          0.000             5.831               2        (75,248)
n14417                                net          0.470             6.301               2        (75,248)
   Routing elements:
      Manhattan distance of X:4, Y:14
u_rgb2dvi/enc_1/add_105/i5|I1         adder        0.054             6.355               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.355               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.358               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[2]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.992 (required time - arrival time)
Delay         : 6.223                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.339
--------------------------------------
End-of-path arrival time       : 8.168

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:46
w_rgb_data_o[2]~FF|CLK    ff           0.000             1.829             211        (45,205)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[2]~FF|Q                  ff           0.113             0.113              11        (45,205)
w_rgb_data_o[2]                       net          0.461             0.574              11        (45,205)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__34274|in[1]                      lut          0.054             0.628              11        (44,224)
LUT__34274|out                        lut          0.000             0.628               9        (44,224)
n21688                                net          0.305             0.933               9        (44,224)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__34275|in[2]                      lut          0.055             0.988               9        (42,220)
LUT__34275|out                        lut          0.000             0.988               3        (42,220)
n21689                                net          0.483             1.471               3        (42,220)
   Routing elements:
      Manhattan distance of X:11, Y:13
LUT__34282|in[0]                      lut          0.054             1.525               3        (31,207)
LUT__34282|out                        lut          0.000             1.525               2        (31,207)
n21696                                net          0.443             1.968               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.023               2        (6,201) 
LUT__34283|out                        lut          0.000             2.023              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.711              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.765              28        (47,219)
LUT__34285|out                        lut          0.000             2.765               6        (47,219)
n21698                                net          0.581             3.346               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.400               6        (58,222)
LUT__34293|out                        lut          0.000             3.400              11        (58,222)
n14368                                net          0.788             4.188              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.243              11        (84,230)
LUT__34294|out                        lut          0.000             4.243               7        (84,230)
n14358                                net          0.362             4.605               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.659               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.659               3        (82,243)
n4196                                 net          0.567             5.226               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.246               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.246               2        (78,249)
n4182                                 net          0.000             5.246               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.022             5.268               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|CO    adder        0.000             5.268               2        (78,250)
n4179                                 net          0.000             5.268               2        (78,250)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i5|CI    adder        0.084             5.352               2        (78,251)
u_rgb2dvi/enc_1/sub_79/add_2/i5|O     adder        0.000             5.352               2        (78,251)
n4177                                 net          0.264             5.616               2        (78,251)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__34315|in[0]                      lut          0.055             5.671               2        (75,249)
LUT__34315|out                        lut          0.000             5.671               2        (75,249)
n21717                                net          0.086             5.757               2        (75,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34319|in[0]                      lut          0.055             5.812               2        (75,248)
LUT__34319|out                        lut          0.000             5.812               2        (75,248)
n14417                                net          0.470             6.282               2        (75,248)
   Routing elements:
      Manhattan distance of X:4, Y:14
u_rgb2dvi/enc_1/add_105/i5|I1         adder        0.054             6.336               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.336               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.339               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[2]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.006 (required time - arrival time)
Delay         : 6.209                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.325
--------------------------------------
End-of-path arrival time       : 8.154

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:46
w_rgb_data_o[2]~FF|CLK    ff           0.000             1.829             211        (45,205)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[2]~FF|Q                  ff           0.113             0.113              11        (45,205)
w_rgb_data_o[2]                       net          0.523             0.636              11        (45,205)
   Routing elements:
      Manhattan distance of X:19, Y:10
LUT__34270|in[3]                      lut          0.054             0.690              11        (26,215)
LUT__34270|out                        lut          0.000             0.690               3        (26,215)
n21684                                net          0.240             0.930               3        (26,215)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__34278|in[0]                      lut          0.054             0.984               3        (25,212)
LUT__34278|out                        lut          0.000             0.984               3        (25,212)
n21692                                net          0.473             1.457               3        (25,212)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__34282|in[2]                      lut          0.054             1.511               3        (31,207)
LUT__34282|out                        lut          0.000             1.511               2        (31,207)
n21696                                net          0.443             1.954               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.009               2        (6,201) 
LUT__34283|out                        lut          0.000             2.009              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.697              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.751              28        (47,219)
LUT__34285|out                        lut          0.000             2.751               6        (47,219)
n21698                                net          0.581             3.332               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.386               6        (58,222)
LUT__34293|out                        lut          0.000             3.386              11        (58,222)
n14368                                net          0.788             4.174              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.229              11        (84,230)
LUT__34294|out                        lut          0.000             4.229               7        (84,230)
n14358                                net          0.362             4.591               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.645               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.645               3        (82,243)
n4196                                 net          0.567             5.212               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.232               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.232               2        (78,249)
n4182                                 net          0.000             5.232               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.022             5.254               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|CO    adder        0.000             5.254               2        (78,250)
n4179                                 net          0.000             5.254               2        (78,250)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i5|CI    adder        0.084             5.338               2        (78,251)
u_rgb2dvi/enc_1/sub_79/add_2/i5|O     adder        0.000             5.338               2        (78,251)
n4177                                 net          0.264             5.602               2        (78,251)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__34315|in[0]                      lut          0.055             5.657               2        (75,249)
LUT__34315|out                        lut          0.000             5.657               2        (75,249)
n21717                                net          0.086             5.743               2        (75,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34319|in[0]                      lut          0.055             5.798               2        (75,248)
LUT__34319|out                        lut          0.000             5.798               2        (75,248)
n14417                                net          0.470             6.268               2        (75,248)
   Routing elements:
      Manhattan distance of X:4, Y:14
u_rgb2dvi/enc_1/add_105/i5|I1         adder        0.054             6.322               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.322               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.325               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[0]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.008 (required time - arrival time)
Delay         : 6.207                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.323
--------------------------------------
End-of-path arrival time       : 8.152

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:43
w_rgb_data_o[0]~FF|CLK    ff           0.000             1.829             211        (45,202)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[0]~FF|Q                  ff           0.113             0.113              18        (45,202)
w_rgb_data_o[0]                       net          0.588             0.701              18        (45,202)
   Routing elements:
      Manhattan distance of X:19, Y:13
LUT__34270|in[1]                      lut          0.054             0.755              18        (26,215)
LUT__34270|out                        lut          0.000             0.755               3        (26,215)
n21684                                net          0.240             0.995               3        (26,215)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__34278|in[0]                      lut          0.054             1.049               3        (25,212)
LUT__34278|out                        lut          0.000             1.049               3        (25,212)
n21692                                net          0.473             1.522               3        (25,212)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__34282|in[2]                      lut          0.054             1.576               3        (31,207)
LUT__34282|out                        lut          0.000             1.576               2        (31,207)
n21696                                net          0.443             2.019               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.074               2        (6,201) 
LUT__34283|out                        lut          0.000             2.074              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.762              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.816              28        (47,219)
LUT__34285|out                        lut          0.000             2.816               6        (47,219)
n21698                                net          0.581             3.397               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.451               6        (58,222)
LUT__34293|out                        lut          0.000             3.451              11        (58,222)
n14368                                net          0.788             4.239              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.294              11        (84,230)
LUT__34294|out                        lut          0.000             4.294               7        (84,230)
n14358                                net          0.362             4.656               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.710               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.710               3        (82,243)
n4196                                 net          0.567             5.277               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.297               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.297               2        (78,249)
n4182                                 net          0.000             5.297               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.084             5.381               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|O     adder        0.000             5.381               2        (78,250)
n4178                                 net          0.205             5.586               2        (78,250)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34321|in[0]                      lut          0.054             5.640               2        (76,250)
LUT__34321|out                        lut          0.000             5.640               2        (76,250)
n21722                                net          0.306             5.946               2        (76,250)
   Routing elements:
      Manhattan distance of X:0, Y:12
LUT__34322|in[0]                      lut          0.054             6.000               2        (76,238)
LUT__34322|out                        lut          0.000             6.000               2        (76,238)
n14420                                net          0.186             6.186               2        (76,238)
   Routing elements:
      Manhattan distance of X:5, Y:5
u_rgb2dvi/enc_1/add_105/i4|I1         adder        0.050             6.236               2        (71,233)
u_rgb2dvi/enc_1/add_105/i4|CO         adder        0.000             6.236               2        (71,233)
n4202                                 net          0.000             6.236               2        (71,233)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/add_105/i5|CI         adder        0.084             6.320               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.320               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.323               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[4]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.022 (required time - arrival time)
Delay         : 6.193                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.309
--------------------------------------
End-of-path arrival time       : 8.138

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:56
w_rgb_data_o[4]~FF|CLK    ff           0.000             1.829             211        (45,215)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[4]~FF|Q                  ff           0.113             0.113               6        (45,215)
w_rgb_data_o[4]                       net          0.574             0.687               6        (45,215)
   Routing elements:
      Manhattan distance of X:19, Y:0
LUT__34270|in[0]                      lut          0.054             0.741               6        (26,215)
LUT__34270|out                        lut          0.000             0.741               3        (26,215)
n21684                                net          0.240             0.981               3        (26,215)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__34278|in[0]                      lut          0.054             1.035               3        (25,212)
LUT__34278|out                        lut          0.000             1.035               3        (25,212)
n21692                                net          0.473             1.508               3        (25,212)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__34282|in[2]                      lut          0.054             1.562               3        (31,207)
LUT__34282|out                        lut          0.000             1.562               2        (31,207)
n21696                                net          0.443             2.005               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.060               2        (6,201) 
LUT__34283|out                        lut          0.000             2.060              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.748              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.802              28        (47,219)
LUT__34285|out                        lut          0.000             2.802               6        (47,219)
n21698                                net          0.581             3.383               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.437               6        (58,222)
LUT__34293|out                        lut          0.000             3.437              11        (58,222)
n14368                                net          0.788             4.225              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.280              11        (84,230)
LUT__34294|out                        lut          0.000             4.280               7        (84,230)
n14358                                net          0.362             4.642               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.696               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.696               3        (82,243)
n4196                                 net          0.567             5.263               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.283               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.283               2        (78,249)
n4182                                 net          0.000             5.283               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.084             5.367               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|O     adder        0.000             5.367               2        (78,250)
n4178                                 net          0.205             5.572               2        (78,250)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34321|in[0]                      lut          0.054             5.626               2        (76,250)
LUT__34321|out                        lut          0.000             5.626               2        (76,250)
n21722                                net          0.306             5.932               2        (76,250)
   Routing elements:
      Manhattan distance of X:0, Y:12
LUT__34322|in[0]                      lut          0.054             5.986               2        (76,238)
LUT__34322|out                        lut          0.000             5.986               2        (76,238)
n14420                                net          0.186             6.172               2        (76,238)
   Routing elements:
      Manhattan distance of X:5, Y:5
u_rgb2dvi/enc_1/add_105/i4|I1         adder        0.050             6.222               2        (71,233)
u_rgb2dvi/enc_1/add_105/i4|CO         adder        0.000             6.222               2        (71,233)
n4202                                 net          0.000             6.222               2        (71,233)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/add_105/i5|CI         adder        0.084             6.306               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.306               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.309               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[0]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.040 (required time - arrival time)
Delay         : 6.175                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.291
--------------------------------------
End-of-path arrival time       : 8.120

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:43
w_rgb_data_o[0]~FF|CLK    ff           0.000             1.829             211        (45,202)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[0]~FF|Q                  ff           0.113             0.113              18        (45,202)
w_rgb_data_o[0]                       net          0.480             0.593              18        (45,202)
   Routing elements:
      Manhattan distance of X:1, Y:22
LUT__34274|in[0]                      lut          0.054             0.647              18        (44,224)
LUT__34274|out                        lut          0.000             0.647               9        (44,224)
n21688                                net          0.305             0.952               9        (44,224)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__34275|in[2]                      lut          0.055             1.007               9        (42,220)
LUT__34275|out                        lut          0.000             1.007               3        (42,220)
n21689                                net          0.483             1.490               3        (42,220)
   Routing elements:
      Manhattan distance of X:11, Y:13
LUT__34282|in[0]                      lut          0.054             1.544               3        (31,207)
LUT__34282|out                        lut          0.000             1.544               2        (31,207)
n21696                                net          0.443             1.987               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.042               2        (6,201) 
LUT__34283|out                        lut          0.000             2.042              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.730              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.784              28        (47,219)
LUT__34285|out                        lut          0.000             2.784               6        (47,219)
n21698                                net          0.581             3.365               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.419               6        (58,222)
LUT__34293|out                        lut          0.000             3.419              11        (58,222)
n14368                                net          0.788             4.207              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.262              11        (84,230)
LUT__34294|out                        lut          0.000             4.262               7        (84,230)
n14358                                net          0.362             4.624               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.678               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.678               3        (82,243)
n4196                                 net          0.567             5.245               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.265               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.265               2        (78,249)
n4182                                 net          0.000             5.265               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.084             5.349               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|O     adder        0.000             5.349               2        (78,250)
n4178                                 net          0.205             5.554               2        (78,250)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34321|in[0]                      lut          0.054             5.608               2        (76,250)
LUT__34321|out                        lut          0.000             5.608               2        (76,250)
n21722                                net          0.306             5.914               2        (76,250)
   Routing elements:
      Manhattan distance of X:0, Y:12
LUT__34322|in[0]                      lut          0.054             5.968               2        (76,238)
LUT__34322|out                        lut          0.000             5.968               2        (76,238)
n14420                                net          0.186             6.154               2        (76,238)
   Routing elements:
      Manhattan distance of X:5, Y:5
u_rgb2dvi/enc_1/add_105/i4|I1         adder        0.050             6.204               2        (71,233)
u_rgb2dvi/enc_1/add_105/i4|CO         adder        0.000             6.204               2        (71,233)
n4202                                 net          0.000             6.204               2        (71,233)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/add_105/i5|CI         adder        0.084             6.288               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.288               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.291               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[0]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.054 (required time - arrival time)
Delay         : 6.161                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.277
--------------------------------------
End-of-path arrival time       : 8.106

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:43
w_rgb_data_o[0]~FF|CLK    ff           0.000             1.829             211        (45,202)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[0]~FF|Q                  ff           0.113             0.113              18        (45,202)
w_rgb_data_o[0]                       net          0.588             0.701              18        (45,202)
   Routing elements:
      Manhattan distance of X:19, Y:13
LUT__34270|in[1]                      lut          0.054             0.755              18        (26,215)
LUT__34270|out                        lut          0.000             0.755               3        (26,215)
n21684                                net          0.240             0.995               3        (26,215)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__34278|in[0]                      lut          0.054             1.049               3        (25,212)
LUT__34278|out                        lut          0.000             1.049               3        (25,212)
n21692                                net          0.473             1.522               3        (25,212)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__34282|in[2]                      lut          0.054             1.576               3        (31,207)
LUT__34282|out                        lut          0.000             1.576               2        (31,207)
n21696                                net          0.443             2.019               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.074               2        (6,201) 
LUT__34283|out                        lut          0.000             2.074              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.762              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.816              28        (47,219)
LUT__34285|out                        lut          0.000             2.816               6        (47,219)
n21698                                net          0.581             3.397               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.451               6        (58,222)
LUT__34293|out                        lut          0.000             3.451              11        (58,222)
n14368                                net          0.788             4.239              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.294              11        (84,230)
LUT__34294|out                        lut          0.000             4.294               7        (84,230)
n14358                                net          0.362             4.656               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.710               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.710               3        (82,243)
n4196                                 net          0.567             5.277               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.055             5.332               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|O     adder        0.000             5.332               2        (78,249)
n4181                                 net          0.275             5.607               2        (78,249)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__34324|in[0]                      lut          0.055             5.662               2        (75,245)
LUT__34324|out                        lut          0.000             5.662               2        (75,245)
n21724                                net          0.053             5.715               2        (75,245)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34325|in[0]                      lut          0.055             5.770               2        (75,244)
LUT__34325|out                        lut          0.000             5.770               2        (75,244)
n14423                                net          0.349             6.119               2        (75,244)
   Routing elements:
      Manhattan distance of X:4, Y:12
u_rgb2dvi/enc_1/add_105/i3|I1         adder        0.050             6.169               2        (71,232)
u_rgb2dvi/enc_1/add_105/i3|CO         adder        0.000             6.169               2        (71,232)
n4204                                 net          0.000             6.169               2        (71,232)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/add_105/i4|CI         adder        0.021             6.190               2        (71,233)
u_rgb2dvi/enc_1/add_105/i4|CO         adder        0.000             6.190               2        (71,233)
n4202                                 net          0.000             6.190               2        (71,233)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/add_105/i5|CI         adder        0.084             6.274               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.274               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.277               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_rgb_data_o[2]~FF|CLK              
Path End      : u_rgb2dvi/enc_1/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.059 (required time - arrival time)
Delay         : 6.156                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 6.272
--------------------------------------
End-of-path arrival time       : 8.101

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk_pixel                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                 inpad        0.110             0.110             211        (0,159) 
clk_pixel                 net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:45, Y:46
w_rgb_data_o[2]~FF|CLK    ff           0.000             1.829             211        (45,205)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
w_rgb_data_o[2]~FF|Q                  ff           0.113             0.113              11        (45,205)
w_rgb_data_o[2]                       net          0.461             0.574              11        (45,205)
   Routing elements:
      Manhattan distance of X:1, Y:19
LUT__34274|in[1]                      lut          0.054             0.628              11        (44,224)
LUT__34274|out                        lut          0.000             0.628               9        (44,224)
n21688                                net          0.305             0.933               9        (44,224)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__34275|in[2]                      lut          0.055             0.988               9        (42,220)
LUT__34275|out                        lut          0.000             0.988               3        (42,220)
n21689                                net          0.483             1.471               3        (42,220)
   Routing elements:
      Manhattan distance of X:11, Y:13
LUT__34282|in[0]                      lut          0.054             1.525               3        (31,207)
LUT__34282|out                        lut          0.000             1.525               2        (31,207)
n21696                                net          0.443             1.968               2        (31,207)
   Routing elements:
      Manhattan distance of X:25, Y:6
LUT__34283|in[2]                      lut          0.055             2.023               2        (6,201) 
LUT__34283|out                        lut          0.000             2.023              28        (6,201) 
u_rgb2dvi/enc_1/n103                  net          0.688             2.711              27        (6,201) 
   Routing elements:
      Manhattan distance of X:41, Y:18
LUT__34285|in[1]                      lut          0.054             2.765              28        (47,219)
LUT__34285|out                        lut          0.000             2.765               6        (47,219)
n21698                                net          0.581             3.346               6        (47,219)
   Routing elements:
      Manhattan distance of X:11, Y:3
LUT__34293|in[0]                      lut          0.054             3.400               6        (58,222)
LUT__34293|out                        lut          0.000             3.400              11        (58,222)
n14368                                net          0.788             4.188              11        (58,222)
   Routing elements:
      Manhattan distance of X:26, Y:8
LUT__34294|in[1]                      lut          0.055             4.243              11        (84,230)
LUT__34294|out                        lut          0.000             4.243               7        (84,230)
n14358                                net          0.362             4.605               7        (84,230)
   Routing elements:
      Manhattan distance of X:2, Y:13
u_rgb2dvi/enc_1/sub_50/add_2/i3|I1    adder        0.054             4.659               7        (82,243)
u_rgb2dvi/enc_1/sub_50/add_2/i3|O     adder        0.000             4.659               3        (82,243)
n4196                                 net          0.567             5.226               3        (82,243)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_1/sub_79/add_2/i3|I0    adder        0.020             5.246               3        (78,249)
u_rgb2dvi/enc_1/sub_79/add_2/i3|CO    adder        0.000             5.246               2        (78,249)
n4182                                 net          0.000             5.246               2        (78,249)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/sub_79/add_2/i4|CI    adder        0.084             5.330               2        (78,250)
u_rgb2dvi/enc_1/sub_79/add_2/i4|O     adder        0.000             5.330               2        (78,250)
n4178                                 net          0.205             5.535               2        (78,250)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__34321|in[0]                      lut          0.054             5.589               2        (76,250)
LUT__34321|out                        lut          0.000             5.589               2        (76,250)
n21722                                net          0.306             5.895               2        (76,250)
   Routing elements:
      Manhattan distance of X:0, Y:12
LUT__34322|in[0]                      lut          0.054             5.949               2        (76,238)
LUT__34322|out                        lut          0.000             5.949               2        (76,238)
n14420                                net          0.186             6.135               2        (76,238)
   Routing elements:
      Manhattan distance of X:5, Y:5
u_rgb2dvi/enc_1/add_105/i4|I1         adder        0.050             6.185               2        (71,233)
u_rgb2dvi/enc_1/add_105/i4|CO         adder        0.000             6.185               2        (71,233)
n4202                                 net          0.000             6.185               2        (71,233)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_1/add_105/i5|CI         adder        0.084             6.269               2        (71,234)
u_rgb2dvi/enc_1/add_105/i5|O          adder        0.000             6.269               2        (71,234)
u_rgb2dvi/enc_1/acc[4]~FF|D           ff           0.003             6.272               2        (71,234)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             211        (0,159) 
clk_pixel                        net          1.719             1.829             211        (0,159) 
   Routing elements:
      Manhattan distance of X:71, Y:75
u_rgb2dvi/enc_1/acc[4]~FF|CLK    ff           0.000             1.829             211        (71,234)

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|CLK                
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.114 (required time - arrival time)                            
Delay         : 2.584                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.776
--------------------------------------
End-of-path arrival time       : 4.863

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
cmos_pclk                                           inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                           inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                           net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:38
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|CLK    ff           0.000             2.087             165        (29,112)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|Q                   ff              0.113             0.113              21        (29,112)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]                        net             0.569             0.682              21        (29,112)
   Routing elements:
      Manhattan distance of X:0, Y:19
LUT__34977|in[0]                                                 lut             0.054             0.736              21        (29,93) 
LUT__34977|out                                                   lut             0.000             0.736               2        (29,93) 
n21897                                                           net             0.343             1.079               2        (29,93) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__34978|in[3]                                                 lut             0.054             1.133               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.133               2        (32,98) 
n21898                                                           net             0.258             1.391               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.445               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.445               2        (28,98) 
n21900                                                           net             0.123             1.568               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.622               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.622              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.175             1.797              18        (28,102)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__35009|in[0]                                                 lut             0.054             1.851              18        (29,104)
LUT__35009|out                                                   lut             0.000             1.851               9        (29,104)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n84               net             0.846             2.697               9        (29,104)
   Routing elements:
      Manhattan distance of X:4, Y:42
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0] ram_8192x20     0.079             2.776               9        (33,62) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:33, Y:88
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WCLK ram_8192x20     0.000             2.087             165        (33,62)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|CLK               
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.127 (required time - arrival time)                            
Delay         : 2.571                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.763
--------------------------------------
End-of-path arrival time       : 4.850

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
cmos_pclk                                            inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                            inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                            net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:33
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|CLK    ff           0.000             2.087             165        (29,117)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|Q                  ff              0.113             0.113              21        (29,117)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]                       net             0.556             0.669              21        (29,117)
   Routing elements:
      Manhattan distance of X:0, Y:24
LUT__34977|in[2]                                                 lut             0.054             0.723              21        (29,93) 
LUT__34977|out                                                   lut             0.000             0.723               2        (29,93) 
n21897                                                           net             0.343             1.066               2        (29,93) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__34978|in[3]                                                 lut             0.054             1.120               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.120               2        (32,98) 
n21898                                                           net             0.258             1.378               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.432               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.432               2        (28,98) 
n21900                                                           net             0.123             1.555               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.609               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.609              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.175             1.784              18        (28,102)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__35009|in[0]                                                 lut             0.054             1.838              18        (29,104)
LUT__35009|out                                                   lut             0.000             1.838               9        (29,104)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n84               net             0.846             2.684               9        (29,104)
   Routing elements:
      Manhattan distance of X:4, Y:42
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0] ram_8192x20     0.079             2.763               9        (33,62) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:33, Y:88
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WCLK ram_8192x20     0.000             2.087             165        (33,62)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[4]~FF|CLK                
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.133 (required time - arrival time)                            
Delay         : 2.565                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.757
--------------------------------------
End-of-path arrival time       : 4.844

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
cmos_pclk                                           inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                           inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                           net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:41
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[4]~FF|CLK    ff           0.000             2.087             165        (29,109)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[4]~FF|Q                   ff              0.113             0.113              21        (29,109)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[4]                        net             0.511             0.624              21        (29,109)
   Routing elements:
      Manhattan distance of X:8, Y:22
LUT__34976|in[2]                                                 lut             0.054             0.678              21        (37,87) 
LUT__34976|out                                                   lut             0.000             0.678               2        (37,87) 
n21896                                                           net             0.382             1.060               2        (37,87) 
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__34978|in[2]                                                 lut             0.054             1.114               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.114               2        (32,98) 
n21898                                                           net             0.258             1.372               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.426               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.426               2        (28,98) 
n21900                                                           net             0.123             1.549               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.603               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.603              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.175             1.778              18        (28,102)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__35009|in[0]                                                 lut             0.054             1.832              18        (29,104)
LUT__35009|out                                                   lut             0.000             1.832               9        (29,104)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n84               net             0.846             2.678               9        (29,104)
   Routing elements:
      Manhattan distance of X:4, Y:42
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0] ram_8192x20     0.079             2.757               9        (33,62) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:33, Y:88
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WCLK ram_8192x20     0.000             2.087             165        (33,62)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[3]~FF|CLK                
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.147 (required time - arrival time)                            
Delay         : 2.551                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.743
--------------------------------------
End-of-path arrival time       : 4.830

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
cmos_pclk                                           inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                           inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                           net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:42
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[3]~FF|CLK    ff           0.000             2.087             165        (29,108)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[3]~FF|Q                   ff              0.113             0.113              21        (29,108)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[3]                        net             0.497             0.610              21        (29,108)
   Routing elements:
      Manhattan distance of X:8, Y:21
LUT__34976|in[0]                                                 lut             0.054             0.664              21        (37,87) 
LUT__34976|out                                                   lut             0.000             0.664               2        (37,87) 
n21896                                                           net             0.382             1.046               2        (37,87) 
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__34978|in[2]                                                 lut             0.054             1.100               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.100               2        (32,98) 
n21898                                                           net             0.258             1.358               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.412               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.412               2        (28,98) 
n21900                                                           net             0.123             1.535               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.589               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.589              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.175             1.764              18        (28,102)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__35009|in[0]                                                 lut             0.054             1.818              18        (29,104)
LUT__35009|out                                                   lut             0.000             1.818               9        (29,104)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n84               net             0.846             2.664               9        (29,104)
   Routing elements:
      Manhattan distance of X:4, Y:42
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0] ram_8192x20     0.079             2.743               9        (33,62) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:33, Y:88
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WCLK ram_8192x20     0.000             2.087             165        (33,62)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[9]~FF|CLK                
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.150 (required time - arrival time)                            
Delay         : 2.548                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.740
--------------------------------------
End-of-path arrival time       : 4.827

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
cmos_pclk                                           inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                           inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                           net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:36
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[9]~FF|CLK    ff           0.000             2.087             165        (29,114)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[9]~FF|Q                   ff              0.113             0.113              21        (29,114)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[9]                        net             0.616             0.729              21        (29,114)
   Routing elements:
      Manhattan distance of X:3, Y:17
LUT__34975|in[2]                                                 lut             0.054             0.783              21        (32,97) 
LUT__34975|out                                                   lut             0.000             0.783               2        (32,97) 
n21895                                                           net             0.260             1.043               2        (32,97) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__34978|in[1]                                                 lut             0.054             1.097               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.097               2        (32,98) 
n21898                                                           net             0.258             1.355               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.409               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.409               2        (28,98) 
n21900                                                           net             0.123             1.532               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.586               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.586              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.175             1.761              18        (28,102)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__35009|in[0]                                                 lut             0.054             1.815              18        (29,104)
LUT__35009|out                                                   lut             0.000             1.815               9        (29,104)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n84               net             0.846             2.661               9        (29,104)
   Routing elements:
      Manhattan distance of X:4, Y:42
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WE[0] ram_8192x20     0.079             2.740               9        (33,62) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:33, Y:88
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12|WCLK ram_8192x20     0.000             2.087             165        (33,62)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|CLK                
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.217 (required time - arrival time)                            
Delay         : 2.481                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.673
--------------------------------------
End-of-path arrival time       : 4.760

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
cmos_pclk                                           inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                           inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                           net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:38
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|CLK    ff           0.000             2.087             165        (29,112)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|Q                   ff              0.113             0.113              21        (29,112)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]                        net             0.569             0.682              21        (29,112)
   Routing elements:
      Manhattan distance of X:0, Y:19
LUT__34977|in[0]                                                 lut             0.054             0.736              21        (29,93) 
LUT__34977|out                                                   lut             0.000             0.736               2        (29,93) 
n21897                                                           net             0.343             1.079               2        (29,93) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__34978|in[3]                                                 lut             0.054             1.133               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.133               2        (32,98) 
n21898                                                           net             0.258             1.391               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.445               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.445               2        (28,98) 
n21900                                                           net             0.123             1.568               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.622               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.622              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.175             1.797              18        (28,102)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__35009|in[0]                                                 lut             0.054             1.851              18        (29,104)
LUT__35009|out                                                   lut             0.000             1.851               9        (29,104)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n84               net             0.743             2.594               9        (29,104)
   Routing elements:
      Manhattan distance of X:43, Y:22
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WE[0] ram_8192x20     0.079             2.673               9        (72,82) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:72, Y:68
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WCLK ram_8192x20     0.000             2.087             165        (72,82)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|CLK                
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.229 (required time - arrival time)                            
Delay         : 2.469                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.661
--------------------------------------
End-of-path arrival time       : 4.748

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
cmos_pclk                                           inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                           inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                           net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:38
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|CLK    ff           0.000             2.087             165        (29,112)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|Q                   ff              0.113             0.113              21        (29,112)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]                        net             0.569             0.682              21        (29,112)
   Routing elements:
      Manhattan distance of X:0, Y:19
LUT__34977|in[0]                                                 lut             0.054             0.736              21        (29,93) 
LUT__34977|out                                                   lut             0.000             0.736               2        (29,93) 
n21897                                                           net             0.343             1.079               2        (29,93) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__34978|in[3]                                                 lut             0.054             1.133               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.133               2        (32,98) 
n21898                                                           net             0.258             1.391               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.445               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.445               2        (28,98) 
n21900                                                           net             0.123             1.568               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.622               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.622              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.291             1.913              18        (28,102)
   Routing elements:
      Manhattan distance of X:0, Y:10
LUT__34982|in[1]                                                 lut             0.054             1.967              18        (28,112)
LUT__34982|out                                                   lut             0.000             1.967               9        (28,112)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n83               net             0.615             2.582               9        (28,112)
   Routing elements:
      Manhattan distance of X:20, Y:30
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12|WE[0] ram_8192x20     0.079             2.661               9        (48,82) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:48, Y:68
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12|WCLK ram_8192x20     0.000             2.087             165        (48,82)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|CLK               
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.230 (required time - arrival time)                            
Delay         : 2.468                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.660
--------------------------------------
End-of-path arrival time       : 4.747

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
cmos_pclk                                            inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                            inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                            net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:33
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|CLK    ff           0.000             2.087             165        (29,117)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|Q                  ff              0.113             0.113              21        (29,117)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]                       net             0.556             0.669              21        (29,117)
   Routing elements:
      Manhattan distance of X:0, Y:24
LUT__34977|in[2]                                                 lut             0.054             0.723              21        (29,93) 
LUT__34977|out                                                   lut             0.000             0.723               2        (29,93) 
n21897                                                           net             0.343             1.066               2        (29,93) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__34978|in[3]                                                 lut             0.054             1.120               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.120               2        (32,98) 
n21898                                                           net             0.258             1.378               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.432               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.432               2        (28,98) 
n21900                                                           net             0.123             1.555               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.609               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.609              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.175             1.784              18        (28,102)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__35009|in[0]                                                 lut             0.054             1.838              18        (29,104)
LUT__35009|out                                                   lut             0.000             1.838               9        (29,104)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n84               net             0.743             2.581               9        (29,104)
   Routing elements:
      Manhattan distance of X:43, Y:22
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WE[0] ram_8192x20     0.079             2.660               9        (72,82) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:72, Y:68
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WCLK ram_8192x20     0.000             2.087             165        (72,82)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|CLK               
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1|WE[0]
Launch Clock  : cmos_pclk (RISE)                                               
Capture Clock : cmos_pclk (RISE)                                               
Slack         : 7.233 (required time - arrival time)                           
Delay         : 2.465                                                          

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.657
--------------------------------------
End-of-path arrival time       : 4.744

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
cmos_pclk                                           inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                           inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                           net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:38
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|CLK    ff           0.000             2.087             165        (29,112)

Data Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]~FF|Q                  ff              0.113             0.113              21        (29,112)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[7]                       net             0.569             0.682              21        (29,112)
   Routing elements:
      Manhattan distance of X:0, Y:19
LUT__34977|in[0]                                                lut             0.054             0.736              21        (29,93) 
LUT__34977|out                                                  lut             0.000             0.736               2        (29,93) 
n21897                                                          net             0.343             1.079               2        (29,93) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__34978|in[3]                                                lut             0.054             1.133               2        (32,98) 
LUT__34978|out                                                  lut             0.000             1.133               2        (32,98) 
n21898                                                          net             0.258             1.391               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                lut             0.054             1.445               2        (28,98) 
LUT__34980|out                                                  lut             0.000             1.445               2        (28,98) 
n21900                                                          net             0.123             1.568               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                lut             0.054             1.622               2        (28,102)
LUT__34981|out                                                  lut             0.000             1.622              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                      net             0.291             1.913              18        (28,102)
   Routing elements:
      Manhattan distance of X:0, Y:10
LUT__34982|in[1]                                                lut             0.054             1.967              18        (28,112)
LUT__34982|out                                                  lut             0.000             1.967               9        (28,112)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n83              net             0.611             2.578               9        (28,112)
   Routing elements:
      Manhattan distance of X:19, Y:10
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1|WE[0] ram_8192x20     0.079             2.657               9        (9,102) 

Capture Clock Path
                             name                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================
cmos_pclk                                                      inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                      inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                      net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:9, Y:48
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1|WCLK ram_8192x20     0.000             2.087             165        (9,102)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[4]~FF|CLK                
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WE[0]
Launch Clock  : cmos_pclk (RISE)                                                
Capture Clock : cmos_pclk (RISE)                                                
Slack         : 7.236 (required time - arrival time)                            
Delay         : 2.462                                                           

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 2.087
+ Clock To Q + Data Path Delay : 2.654
--------------------------------------
End-of-path arrival time       : 4.741

Constraint                     : 10.000
+ Capture Clock Path Delay     :  2.087
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.977

Launch Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
cmos_pclk                                           inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                           inpad        0.110             0.110             165        (0,150) 
cmos_pclk                                           net          1.977             2.087             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:41
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[4]~FF|CLK    ff           0.000             2.087             165        (29,109)

Data Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[4]~FF|Q                   ff              0.113             0.113              21        (29,109)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[4]                        net             0.511             0.624              21        (29,109)
   Routing elements:
      Manhattan distance of X:8, Y:22
LUT__34976|in[2]                                                 lut             0.054             0.678              21        (37,87) 
LUT__34976|out                                                   lut             0.000             0.678               2        (37,87) 
n21896                                                           net             0.382             1.060               2        (37,87) 
   Routing elements:
      Manhattan distance of X:5, Y:11
LUT__34978|in[2]                                                 lut             0.054             1.114               2        (32,98) 
LUT__34978|out                                                   lut             0.000             1.114               2        (32,98) 
n21898                                                           net             0.258             1.372               2        (32,98) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__34980|in[2]                                                 lut             0.054             1.426               2        (28,98) 
LUT__34980|out                                                   lut             0.000             1.426               2        (28,98) 
n21900                                                           net             0.123             1.549               2        (28,98) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34981|in[1]                                                 lut             0.054             1.603               2        (28,102)
LUT__34981|out                                                   lut             0.000             1.603              18        (28,102)
u1_asyn_fifo_4kx8/u_efx_fifo_top/wr_en_int                       net             0.175             1.778              18        (28,102)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__35009|in[0]                                                 lut             0.054             1.832              18        (29,104)
LUT__35009|out                                                   lut             0.000             1.832               9        (29,104)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/n84               net             0.743             2.575               9        (29,104)
   Routing elements:
      Manhattan distance of X:43, Y:22
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WE[0] ram_8192x20     0.079             2.654               9        (72,82) 

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
cmos_pclk                                                       inpad           0.000             0.000               0        (0,150)
cmos_pclk                                                       inpad           0.110             0.110             165        (0,150)
cmos_pclk                                                       net             1.977             2.087             165        (0,150)
   Routing elements:
      Manhattan distance of X:72, Y:68
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12|WCLK ram_8192x20     0.000             2.087             165        (72,82)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[0]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.029 (arrival time - required time)                                                                                      
Delay         : 0.138                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.099
--------------------------------------
End-of-path arrival time       : 1.302

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                           net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:66, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FF|CLK    ff           0.000             1.203             283        (45,2) 

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FF|Q               ff               0.072            0.072              2          (45,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]                    net              0.138            0.210              2          (45,2)
   Routing elements:
      Manhattan distance of X:3, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[0] ram_8192x20     -0.111            0.099              2          (48,2)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[6]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.029 (arrival time - required time)                                                                                      
Delay         : 0.138                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.099
--------------------------------------
End-of-path arrival time       : 1.302

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:66, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FF|CLK    ff           0.000             1.203             283        (45,8) 

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FF|Q              ff               0.072            0.072              2          (45,8)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]                   net              0.138            0.210              2          (45,8)
   Routing elements:
      Manhattan distance of X:3, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[6] ram_8192x20     -0.111            0.099              2          (48,2)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[3]~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[13]
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.029 (arrival time - required time)                                                                                       
Delay         : 0.138                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.099
--------------------------------------
End-of-path arrival time       : 1.302

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                           net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:66, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[3]~FF|CLK    ff           0.000             1.203             283        (45,15)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[3]~FF|Q                ff               0.072            0.072              2         (45,15)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[3]                     net              0.138            0.210              2         (45,15)
   Routing elements:
      Manhattan distance of X:3, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[13] ram_8192x20     -0.111            0.099              2         (48,2) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[7]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.029 (arrival time - required time)                                                                                      
Delay         : 0.138                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.099
--------------------------------------
End-of-path arrival time       : 1.302

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:66, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|CLK    ff           0.000             1.203             283        (45,9) 

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FF|Q              ff               0.072            0.072              2          (45,9)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]                   net              0.138            0.210              2          (45,9)
   Routing elements:
      Manhattan distance of X:3, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[7] ram_8192x20     -0.111            0.099              2          (48,2)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[4]~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[15]
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.031 (arrival time - required time)                                                                                       
Delay         : 0.140                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.101
--------------------------------------
End-of-path arrival time       : 1.304

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                           net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:68, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[4]~FF|CLK    ff           0.000             1.203             283        (43,17)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[4]~FF|Q                ff               0.072            0.072              2         (43,17)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[4]                     net              0.140            0.212              2         (43,17)
   Routing elements:
      Manhattan distance of X:5, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[15] ram_8192x20     -0.111            0.101              2         (48,2) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[5]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.031 (arrival time - required time)                                                                                      
Delay         : 0.140                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.101
--------------------------------------
End-of-path arrival time       : 1.304

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:68, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FF|CLK    ff           0.000             1.203             283        (43,7) 

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FF|Q              ff               0.072            0.072              2          (43,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]                   net              0.140            0.212              2          (43,7)
   Routing elements:
      Manhattan distance of X:5, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[5] ram_8192x20     -0.111            0.101              2          (48,2)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[16]
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.031 (arrival time - required time)                                                                                       
Delay         : 0.140                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.101
--------------------------------------
End-of-path arrival time       : 1.304

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                           net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:68, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FF|CLK    ff           0.000             1.203             283        (43,18)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FF|Q                ff               0.072            0.072              2         (43,18)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]                     net              0.140            0.212              2         (43,18)
   Routing elements:
      Manhattan distance of X:5, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[16] ram_8192x20     -0.111            0.101              2         (48,2) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FF|CLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[2]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.031 (arrival time - required time)                                                                                      
Delay         : 0.140                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.101
--------------------------------------
End-of-path arrival time       : 1.304

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:68, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FF|CLK    ff           0.000             1.203             283        (43,4) 

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FF|Q              ff               0.072            0.072              2          (43,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]                   net              0.140            0.212              2          (43,4)
   Routing elements:
      Manhattan distance of X:5, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WDATA[2] ram_8192x20     -0.111            0.101              2          (48,2)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D 
Launch Clock  : tac_clk (RISE)                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                        
Slack         : 0.035 (arrival time - required time)                                                                                  
Delay         : 0.033                                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.308

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                   inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                   net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK    srl8         0.000             1.203             283        (66,41)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|Q7       srl8        0.072             0.072              2         (66,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[7]     net         0.033             0.105              2         (66,41)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D       srl8        0.000             0.105              2         (66,42)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|CLK    srl8         0.000             1.203             283        (66,42)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                                        
Slack         : 0.041 (arrival time - required time)                                                                                                                  
Delay         : 0.096                                                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.161
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                              net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|CLK    srl8         0.000             1.203             283        (66,40)

Data Path
                                                                         name                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|Q            srl8         0.072            0.072              3         (66,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_pre            net          0.062            0.134              3         (66,40)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__32808|in[1]                                                                                                                                           lut          0.034            0.168              3         (67,40)
LUT__32808|out                                                                                                                                             lut          0.000            0.168              3         (67,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF|D     ff          -0.007            0.161              3         (67,40)

Capture Clock Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
tac_clk                                                                                                                                                     inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                                     inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                                     net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF|CLK    ff           0.000             1.253             283        (67,40)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.103 (arrival time - required time)                                                                             
Delay         : 0.101                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|CLK    ff           0.000             1.194             124        (143,68)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|Q     ff          0.072             0.072              5         (143,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]          net         0.067             0.139              5         (143,68)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32919|in[2]                                                                                                    lut         0.034             0.173              5         (143,70)
LUT__32919|out                                                                                                      lut         0.000             0.173              3         (143,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|D     ff          0.000             0.173              3         (143,70)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.194             124        (143,70)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                               
Capture Clock : tdqss_clk (RISE)                                                                                                               
Slack         : 0.103 (arrival time - required time)                                                                                           
Delay         : 0.101                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|CLK    ff           0.000             1.194             124        (151,44)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|Q      ff         0.173             0.173              3         (151,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|D      ff         0.000             0.173              3         (151,46)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|CLK    ff           0.000             1.194             124        (151,46)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK    ff           0.000             1.194             124        (152,50)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|Q      ff         0.179             0.179              2         (152,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|D      ff         0.000             0.179              2         (152,51)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|CLK    ff           0.000             1.194             124        (152,51)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|CLK    ff           0.000             1.194             124        (152,45)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|Q      ff         0.179             0.179              2         (152,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|D      ff         0.000             0.179              2         (152,46)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|CLK    ff           0.000             1.194             124        (152,46)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|CLK    ff           0.000             1.194             124        (152,49)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|Q      ff         0.179             0.179              2         (152,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|D      ff         0.000             0.179              2         (152,50)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK    ff           0.000             1.194             124        (152,50)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|CLK    ff           0.000             1.194             124        (152,48)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|Q      ff         0.179             0.179              2         (152,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|D      ff         0.000             0.179              2         (152,49)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|CLK    ff           0.000             1.194             124        (152,49)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF|CLK    ff           0.000             1.194             124        (152,44)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF|Q      ff         0.179             0.179              2         (152,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|D      ff         0.000             0.179              2         (152,45)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|CLK    ff           0.000             1.194             124        (152,45)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                               
Capture Clock : tdqss_clk (RISE)                                                                                                               
Slack         : 0.109 (arrival time - required time)                                                                                           
Delay         : 0.107                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.194             124        (151,43)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|Q      ff         0.179             0.179              2         (151,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|D      ff         0.000             0.179              2         (151,44)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|CLK    ff           0.000             1.194             124        (151,44)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|CLK    ff           0.000             1.194             124        (152,46)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|Q      ff         0.179             0.179              2         (152,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|D      ff         0.000             0.179              2         (152,47)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|CLK    ff           0.000             1.194             124        (152,47)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|CLK    ff           0.000             1.194             124        (152,47)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|Q      ff         0.179             0.179              2         (152,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|D      ff         0.000             0.179              2         (152,48)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|CLK    ff           0.000             1.194             124        (152,48)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.139 (arrival time - required time)                                                                                               
Delay         : 0.157                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.222
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.194             124        (142,68)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff          0.229            0.229              3         (142,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         -0.007            0.222              3         (135,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.207             743       (135,73) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.204 (arrival time - required time)                                                                                               
Delay         : 0.165                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.237
--------------------------------------
End-of-path arrival time       : 1.431

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             124        (142,66)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff         0.237             0.237              3         (142,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.237              3         (146,71)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (146,71) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.254 (arrival time - required time)                                                                                               
Delay         : 0.272                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.337
--------------------------------------
End-of-path arrival time       : 1.531

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.194             124        (143,69)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff          0.344            0.344              3         (143,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         -0.007            0.337              3         (135,58)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.207             743       (135,58) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.285 (arrival time - required time)                                                                                               
Delay         : 0.246                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.318
--------------------------------------
End-of-path arrival time       : 1.512

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.194             124        (142,69)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff         0.318             0.318              3         (142,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.318              3         (146,73)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (146,73) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.310 (arrival time - required time)                                                                                               
Delay         : 0.328                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.393
--------------------------------------
End-of-path arrival time       : 1.587

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.194             124        (143,70)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff          0.400            0.400              4         (143,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         -0.007            0.393              4         (135,66)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.207             743       (135,66) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.353 (arrival time - required time)                                                                                               
Delay         : 0.314                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.386
--------------------------------------
End-of-path arrival time       : 1.580

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.194             124        (142,71)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff         0.386             0.386              3         (142,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.386              3         (148,77)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:71, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.157             743       (148,77) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.373 (arrival time - required time)                                                                                               
Delay         : 0.334                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.406
--------------------------------------
End-of-path arrival time       : 1.600

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.194             124        (143,72)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff         0.406             0.406              3         (143,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.406              3         (146,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (146,78) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.117 (arrival time - required time)                                                                                               
Delay         : 0.102                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.381

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:64, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.207             743       (155,77) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                    ff         0.174             0.174              3         (155,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.174              3         (152,77)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.194             124        (152,77)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.160 (arrival time - required time)                                                                                               
Delay         : 0.195                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.424

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (146,76) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                    ff         0.267             0.267              3         (146,76)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.267              3         (143,79)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.194             124        (143,79)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.162 (arrival time - required time)                                                                                               
Delay         : 0.197                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.269
--------------------------------------
End-of-path arrival time       : 1.426

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:71, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (148,74) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                    ff         0.269             0.269              3         (148,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.269              3         (143,74)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:33, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.194             124        (143,74)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.219 (arrival time - required time)                                                                                               
Delay         : 0.254                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.326
--------------------------------------
End-of-path arrival time       : 1.483

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:71, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (148,80) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                    ff         0.326             0.326              3         (148,80)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.326              3         (142,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.194             124        (142,80)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.229 (arrival time - required time)                                                                                               
Delay         : 0.214                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 1.493

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.207             743       (135,77) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                    ff         0.286             0.286              3         (135,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.286              3         (142,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.194             124        (142,78)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 0.233 (arrival time - required time)                                                                                         
Delay         : 0.141                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.284
+ Clock To Q + Data Path Delay : 0.213
--------------------------------------
End-of-path arrival time       : 1.497

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:71, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.284             743       (148,48) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q               ff         0.213             0.213              2         (148,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D      ff         0.000             0.213              2         (151,43)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.194             124        (151,43)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.253 (arrival time - required time)                                                                                               
Delay         : 0.238                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.310
--------------------------------------
End-of-path arrival time       : 1.517

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.207             743       (135,76) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff         0.310             0.310              4         (135,76)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.310              4         (142,76)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.194             124        (142,76)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.299 (arrival time - required time)                                                                                               
Delay         : 0.284                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.356
--------------------------------------
End-of-path arrival time       : 1.563

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.207             743       (135,75) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.356             0.356              3         (135,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.356              3         (142,64)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.194             124        (142,64)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.510 (arrival time - required time)                                                                                                                       
Delay         : 0.545                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.617
--------------------------------------
End-of-path arrival time       : 1.774

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.157             743       (121,60) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.072             0.072             730        (121,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.545             0.617             730        (121,60)
   Routing elements:
      Manhattan distance of X:21, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.000             0.617             730        (142,54)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.194             124        (142,54)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.510 (arrival time - required time)                                                                                                                       
Delay         : 0.545                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.617
--------------------------------------
End-of-path arrival time       : 1.774

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.157             743       (121,60) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.072             0.072             730        (121,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.545             0.617             730        (121,60)
   Routing elements:
      Manhattan distance of X:21, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.000             0.617             730        (142,55)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:32, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.194             124        (142,55)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][14]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][14]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.037 (arrival time - required time)                                                                                           
Delay         : 0.092                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.157
--------------------------------------
End-of-path arrival time       : 1.314

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][14]~FF|CLK    ff           0.000             1.157             743       (124,102)

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][14]~FF|Q         ff          0.164            0.164              2        (124,102)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][14]~FF|D      ff         -0.007            0.157              2        (125,102)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][14]~FF|CLK    ff           0.000             1.207             743       (125,102)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                  
Capture Clock : core_clk (RISE)                                                                                                  
Slack         : 0.038 (arrival time - required time)                                                                             
Delay         : 0.093                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.158
--------------------------------------
End-of-path arrival time       : 1.315

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:106, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[4]~FF|CLK    ff           0.000             1.157             743       (113,89) 

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[4]~FF|Q     ff           0.072            0.072              7         (113,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[4]          net          0.058            0.130              7         (113,89)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__32530|in[1]                                                                                                    lut          0.035            0.165              7         (114,89)
LUT__32530|out                                                                                                      lut          0.000            0.165              3         (114,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|D     ff          -0.007            0.158              3         (114,89)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:105, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|CLK    ff           0.000             1.207             743       (114,89) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][12]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][12]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.038 (arrival time - required time)                                                                                           
Delay         : 0.093                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.158
--------------------------------------
End-of-path arrival time       : 1.315

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:120, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][12]~FF|CLK    ff           0.000             1.157             743       (99,98)  

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][12]~FF|Q         ff          0.165            0.165              2         (99,98) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][12]~FF|D      ff         -0.007            0.158              2         (101,98)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:118, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][12]~FF|CLK    ff           0.000             1.207             743       (101,98) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][7]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                               
Capture Clock : core_clk (RISE)                                                                                                               
Slack         : 0.049 (arrival time - required time)                                                                                          
Delay         : 0.104                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.169
--------------------------------------
End-of-path arrival time       : 1.326

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                         net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:126, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][7]~FF|CLK    ff           0.000             1.157             743       (93,104) 

Data Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][7]~FF|Q         ff          0.176            0.176              2         (93,104)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][7]~FF|D      ff         -0.007            0.169              2         (90,104)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
core_clk                                                                                                                            inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                            inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                            net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][7]~FF|CLK    ff           0.000             1.207             743       (90,104) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.050 (arrival time - required time)                                                                                           
Delay         : 0.105                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.170
--------------------------------------
End-of-path arrival time       : 1.327

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:97, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FF|CLK    ff           0.000             1.157             743       (122,99) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FF|Q         ff          0.177            0.177              2         (122,99)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FF|D      ff         -0.007            0.170              2         (125,99)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FF|CLK    ff           0.000             1.207             743       (125,99) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][6]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                               
Capture Clock : core_clk (RISE)                                                                                                               
Slack         : 0.050 (arrival time - required time)                                                                                          
Delay         : 0.105                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.170
--------------------------------------
End-of-path arrival time       : 1.327

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                         net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:97, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][6]~FF|CLK    ff           0.000             1.157             743       (122,106)

Data Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][6]~FF|Q         ff          0.177            0.177              2        (122,106)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][6]~FF|D      ff         -0.007            0.170              2        (125,106)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
core_clk                                                                                                                            inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                            inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                            net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][6]~FF|CLK    ff           0.000             1.207             743       (125,106)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][7]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                               
Capture Clock : core_clk (RISE)                                                                                                               
Slack         : 0.068 (arrival time - required time)                                                                                          
Delay         : 0.123                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                         net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:126, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][7]~FF|CLK    ff           0.000             1.157             743       (93,100) 

Data Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][7]~FF|Q         ff          0.195            0.195              2         (93,100)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][7]~FF|D      ff         -0.007            0.188              2         (88,100)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
core_clk                                                                                                                            inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                            inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                            net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:131, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][7]~FF|CLK    ff           0.000             1.207             743       (88,100) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|D              
Launch Clock  : core_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                       
Slack         : 0.072 (arrival time - required time)                                                                                  
Delay         : 0.127                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.192
--------------------------------------
End-of-path arrival time       : 1.349

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:100, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[1]~FF|CLK    ff           0.000             1.157             743       (119,89) 

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[1]~FF|Q     ff           0.072            0.072              2         (119,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[1]          net          0.093            0.165              2         (119,89)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__33762|in[1]                                                                                                         lut          0.034            0.199              2         (125,89)
LUT__33762|out                                                                                                           lut          0.000            0.199              2         (125,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|D                 ff          -0.007            0.192              2         (125,89)

Capture Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
core_clk                                                                                                      inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                      inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                      net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|CLK    ff           0.000             1.207             743       (125,89) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cs_p~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cs~FF|D              
Launch Clock  : core_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                    
Slack         : 0.072 (arrival time - required time)                                                                               
Delay         : 0.127                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.192
--------------------------------------
End-of-path arrival time       : 1.349

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:83
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cs_p~FF|CLK    ff           0.000             1.157             743       (146,81) 

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cs_p~FF|Q      ff          0.199            0.199              2         (146,81)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cs~FF|D                  ff         -0.007            0.192              2         (155,81)

Capture Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:64, Y:83
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cs~FF|CLK    ff           0.000             1.207             743       (155,81) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[12]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[12]~FF|D              
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : core_clk (RISE)                                                                                                          
Slack         : 0.075 (arrival time - required time)                                                                                     
Delay         : 0.130                                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.195
--------------------------------------
End-of-path arrival time       : 1.352

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:103, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[12]~FF|CLK    ff           0.000             1.157             743       (116,90) 

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[12]~FF|Q     ff           0.072            0.072              2         (116,90)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[12]          net          0.096            0.168              2         (116,90)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__33758|in[1]                                                                                                            lut          0.034            0.202              2         (125,90)
LUT__33758|out                                                                                                              lut          0.000            0.202              2         (125,90)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[12]~FF|D                 ff          -0.007            0.195              2         (125,90)

Capture Clock Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
core_clk                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                         net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:94, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[12]~FF|CLK    ff           0.000             1.207             743       (125,90) 

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.068 (arrival time - required time)                                                                                                   
Delay         : 0.112                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.341

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (74,55)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.184             0.184              3         (74,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.184              3         (74,50)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:37, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.203             283        (74,50)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.085 (arrival time - required time)                                                                                                   
Delay         : 0.129                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.358

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (70,60)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.201             0.201              3         (70,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.201              3         (69,60)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.203             283        (69,60)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.086 (arrival time - required time)                                                                                                   
Delay         : 0.130                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.202
--------------------------------------
End-of-path arrival time       : 1.359

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (74,60)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff         0.202             0.202              3         (74,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.202              3         (69,57)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.203             283        (69,57)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.152 (arrival time - required time)                                                                                                   
Delay         : 0.196                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.268
--------------------------------------
End-of-path arrival time       : 1.425

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (74,58)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.268             0.268              3         (74,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.268              3         (69,54)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.203             283        (69,54)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.160 (arrival time - required time)                                                                                                   
Delay         : 0.204                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.276
--------------------------------------
End-of-path arrival time       : 1.433

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (70,56)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.276             0.276              3         (70,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.276              3         (69,50)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.203             283        (69,50)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.162 (arrival time - required time)                                                                                                   
Delay         : 0.206                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.278
--------------------------------------
End-of-path arrival time       : 1.435

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (70,57)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.278             0.278              3         (70,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.278              3         (66,59)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.203             283        (66,59)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.163 (arrival time - required time)                                                                                                   
Delay         : 0.207                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.279
--------------------------------------
End-of-path arrival time       : 1.436

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.157             743       (70,62)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.279             0.279              5         (70,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.279              5         (69,65)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.203             283        (69,65)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.339 (arrival time - required time)                                                                                     
Delay         : 0.333                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.405
--------------------------------------
End-of-path arrival time       : 1.612

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:131, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.207             743       (88,91)  

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q       ff         0.405             0.405              2         (88,91)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D      ff         0.000             0.405              2         (66,65)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                       inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                       net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.203             283        (66,65)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 2.021 (arrival time - required time)                                                                                   
Delay         : 0.116                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.188
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.207
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.676

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.157             743       (121,42) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q      ff         0.188             0.188              2         (121,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D      ff         0.000             0.188              2         (121,37)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.207             554       (121,37) 

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.138 (arrival time - required time)                                                                                                   
Delay         : 0.090                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.365

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.203             283        (66,50)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.162             0.162              3         (66,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.162              3         (70,50)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (70,50)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.174 (arrival time - required time)                                                                                                   
Delay         : 0.126                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.198
--------------------------------------
End-of-path arrival time       : 1.401

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:42, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.203             283        (69,48)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.198             0.198              3         (69,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.198              3         (74,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (74,47)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.253 (arrival time - required time)                                                                                                   
Delay         : 0.205                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.277
--------------------------------------
End-of-path arrival time       : 1.480

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.203             283        (66,47)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.277             0.277              3         (66,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.277              3         (70,48)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (70,48)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.280 (arrival time - required time)                                                                                                   
Delay         : 0.232                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.304
--------------------------------------
End-of-path arrival time       : 1.507

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.203             283        (66,56)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.304             0.304              4         (66,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.304              4         (70,63)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (70,63)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.283 (arrival time - required time)                                                                                                   
Delay         : 0.235                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.307
--------------------------------------
End-of-path arrival time       : 1.510

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.203             283        (66,57)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.307             0.307              3         (66,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.307              3         (70,65)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (70,65)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.356 (arrival time - required time)                                                                                                   
Delay         : 0.308                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.380
--------------------------------------
End-of-path arrival time       : 1.583

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.203             283        (66,51)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.380             0.380              3         (66,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.380              3         (70,53)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.157             743       (70,53)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.403 (arrival time - required time)                                                                                                   
Delay         : 0.355                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.427
--------------------------------------
End-of-path arrival time       : 1.630

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.203             283        (66,54)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff         0.427             0.427              3         (66,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.427              3         (70,67)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:149, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (70,67)  

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][15]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.076 (arrival time - required time)                                                                                        
Delay         : 0.093                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.334
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 1.480

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.334
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.404

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:75, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_2|CLK    srl8         0.000             1.334             554       (144,11) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_2|Q            srl8         0.072            0.072              2         (144,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_pre            net          0.058            0.130              2         (144,11)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33089|in[0]                                                                                                                 lut          0.035            0.165              2         (144,12)
LUT__33089|out                                                                                                                   lut          0.000            0.165              2         (144,12)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][15]~FF|D     ff          -0.019            0.146              2         (144,12)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:75, Y:147
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][15]~FF|CLK    ff           0.000             1.334             554       (144,12) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][44]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][44]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.090 (arrival time - required time)                                                                                          
Delay         : 0.088                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:120, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][44]~FF|CLK    ff           0.000             1.207             554       (99,31)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][44]~FF|Q      ff         0.160             0.160              2         (99,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][44]~FF|D      ff         0.000             0.160              2         (97,31)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:122, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][44]~FF|CLK    ff           0.000             1.207             554       (97,31)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][68]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][68]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.090 (arrival time - required time)                                                                                          
Delay         : 0.088                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:84, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][68]~FF|CLK    ff           0.000             1.207             554       (135,32) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][68]~FF|Q      ff         0.160             0.160              2         (135,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][68]~FF|D      ff         0.000             0.160              2         (133,32)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:86, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][68]~FF|CLK    ff           0.000             1.207             554       (133,32) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[1]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                     
Slack         : 0.097 (arrival time - required time)                                                                               
Delay         : 0.095                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.374

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
twd_clk                                                                                                                inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:107, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[0]~FF|CLK    ff           0.000             1.207             554       (112,15) 

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[0]~FF|Q     ff          0.072             0.072              4         (112,15)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[0]          net         0.061             0.133              4         (112,15)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32994|in[1]                                                                                                      lut         0.034             0.167              4         (112,13)
LUT__32994|out                                                                                                        lut         0.000             0.167              2         (112,13)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[1]~FF|D     ff          0.000             0.167              2         (112,13)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
twd_clk                                                                                                                inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:107, Y:146
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[1]~FF|CLK    ff           0.000             1.207             554       (112,13) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][59]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][59]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.097 (arrival time - required time)                                                                                          
Delay         : 0.095                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.374

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:101, Y:154
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][59]~FF|CLK    ff           0.000             1.207             554       (118,5)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][59]~FF|Q      ff         0.167             0.167              2         (118,5)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][59]~FF|D      ff         0.000             0.167              2         (118,3)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:101, Y:156
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][59]~FF|CLK    ff           0.000             1.207             554       (118,3)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][4]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.097 (arrival time - required time)                                                                                         
Delay         : 0.095                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.374

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:90, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][4]~FF|CLK    ff           0.000             1.207             554       (129,15) 

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][4]~FF|Q      ff         0.167             0.167              2         (129,15)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][4]~FF|D      ff         0.000             0.167              2         (133,15)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:86, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][4]~FF|CLK    ff           0.000             1.207             554       (133,15) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][26]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][26]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.099 (arrival time - required time)                                                                                          
Delay         : 0.097                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.169
--------------------------------------
End-of-path arrival time       : 1.376

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:120, Y:155
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][26]~FF|CLK    ff           0.000             1.207             554       (99,4)   

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][26]~FF|Q      ff         0.169             0.169              2          (99,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][26]~FF|D      ff         0.000             0.169              2          (99,2)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:120, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][26]~FF|CLK    ff           0.000             1.207             554       (99,2)   

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][93]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.101 (arrival time - required time)                                                                                          
Delay         : 0.099                                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.171
--------------------------------------
End-of-path arrival time       : 1.378

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:120, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7~FF|CLK    ff           0.000             1.207             554       (99,37)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7~FF|Q     ff          0.072             0.072             145        (99,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7          net         0.064             0.136             145        (99,37)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__33184|in[1]                                                                                                                 lut         0.035             0.171             145        (99,35)
LUT__33184|out                                                                                                                   lut         0.000             0.171               2        (99,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][93]~FF|D     ff          0.000             0.171               2        (99,35)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:120, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][93]~FF|CLK    ff           0.000             1.207             554       (99,35)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][98]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][98]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.101 (arrival time - required time)                                                                                          
Delay         : 0.099                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.171
--------------------------------------
End-of-path arrival time       : 1.378

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:108, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][98]~FF|CLK    ff           0.000             1.207             554       (111,27) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][98]~FF|Q      ff         0.171             0.171              2         (111,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][98]~FF|D      ff         0.000             0.171              2         (111,31)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:108, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][98]~FF|CLK    ff           0.000             1.207             554       (111,31) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.101 (arrival time - required time)                                                                                          
Delay         : 0.099                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.171
--------------------------------------
End-of-path arrival time       : 1.378

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:120, Y:129
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5~FF|CLK    ff           0.000             1.207             554       (99,30)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5~FF|Q      ff         0.171             0.171              2         (99,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6~FF|D      ff         0.000             0.171              2         (99,34)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:120, Y:125
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6~FF|CLK    ff           0.000             1.207             554       (99,34)  

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i762_2|CLK                  
Path End      : dff_167/i770_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162) 
clk_sys               inpad        0.070             0.070             2638       (0,162) 
clk_sys               net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:51, Y:62
dff_167/i762_2|CLK    srl8         0.000             1.189             2638       (51,100)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i762_2|Q7     srl8        0.072             0.072              2         (51,100)
r_data[761]           net         0.033             0.105              2         (51,100)
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i770_2|D      srl8        0.000             0.105              2         (51,101)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162) 
clk_sys               inpad        0.070             0.070             2638       (0,162) 
clk_sys               net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:51, Y:61
dff_167/i770_2|CLK    srl8         0.000             1.189             2638       (51,101)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i778_2|CLK                  
Path End      : dff_167/i783_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162) 
clk_sys               inpad        0.070             0.070             2638       (0,162) 
clk_sys               net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:51, Y:60
dff_167/i778_2|CLK    srl8         0.000             1.189             2638       (51,102)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i778_2|Q7     srl8        0.072             0.072              2         (51,102)
r_data[777]           net         0.033             0.105              2         (51,102)
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i783_2|D      srl8        0.000             0.105              2         (51,103)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162) 
clk_sys               inpad        0.070             0.070             2638       (0,162) 
clk_sys               net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:51, Y:59
dff_167/i783_2|CLK    srl8         0.000             1.189             2638       (51,103)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i754_2|CLK                  
Path End      : dff_167/i762_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:63
dff_167/i754_2|CLK    srl8         0.000             1.189             2638       (51,99)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i754_2|Q7     srl8        0.072             0.072              2         (51,99) 
r_data[753]           net         0.033             0.105              2         (51,99) 
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i762_2|D      srl8        0.000             0.105              2         (51,100)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162) 
clk_sys               inpad        0.070             0.070             2638       (0,162) 
clk_sys               net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:51, Y:62
dff_167/i762_2|CLK    srl8         0.000             1.189             2638       (51,100)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i730_2|CLK                  
Path End      : dff_167/i738_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:66
dff_167/i730_2|CLK    srl8         0.000             1.189             2638       (51,96)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i730_2|Q7     srl8        0.072             0.072              2         (51,96)
r_data[729]           net         0.033             0.105              2         (51,96)
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i738_2|D      srl8        0.000             0.105              2         (51,97)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:65
dff_167/i738_2|CLK    srl8         0.000             1.189             2638       (51,97)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i746_2|CLK                  
Path End      : dff_167/i754_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:64
dff_167/i746_2|CLK    srl8         0.000             1.189             2638       (51,98)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i746_2|Q7     srl8        0.072             0.072              2         (51,98)
r_data[745]           net         0.033             0.105              2         (51,98)
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i754_2|D      srl8        0.000             0.105              2         (51,99)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:63
dff_167/i754_2|CLK    srl8         0.000             1.189             2638       (51,99)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i722_2|CLK                  
Path End      : dff_167/i730_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:67
dff_167/i722_2|CLK    srl8         0.000             1.189             2638       (51,95)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i722_2|Q7     srl8        0.072             0.072              2         (51,95)
r_data[721]           net         0.033             0.105              2         (51,95)
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i730_2|D      srl8        0.000             0.105              2         (51,96)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:66
dff_167/i730_2|CLK    srl8         0.000             1.189             2638       (51,96)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i714_2|CLK                  
Path End      : dff_167/i722_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:68
dff_167/i714_2|CLK    srl8         0.000             1.189             2638       (51,94)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i714_2|Q7     srl8        0.072             0.072              2         (51,94)
r_data[713]           net         0.033             0.105              2         (51,94)
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i722_2|D      srl8        0.000             0.105              2         (51,95)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:67
dff_167/i722_2|CLK    srl8         0.000             1.189             2638       (51,95)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i738_2|CLK                  
Path End      : dff_167/i746_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:65
dff_167/i738_2|CLK    srl8         0.000             1.189             2638       (51,97)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i738_2|Q7     srl8        0.072             0.072              2         (51,97)
r_data[737]           net         0.033             0.105              2         (51,97)
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i746_2|D      srl8        0.000             0.105              2         (51,98)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162)
clk_sys               inpad        0.070             0.070             2638       (0,162)
clk_sys               net          1.119             1.189             2638       (0,162)
   Routing elements:
      Manhattan distance of X:51, Y:64
dff_167/i746_2|CLK    srl8         0.000             1.189             2638       (51,98)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : dff_167/i770_2|CLK                  
Path End      : dff_167/i778_2|D                    
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162) 
clk_sys               inpad        0.070             0.070             2638       (0,162) 
clk_sys               net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:51, Y:61
dff_167/i770_2|CLK    srl8         0.000             1.189             2638       (51,101)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
dff_167/i770_2|Q7     srl8        0.072             0.072              2         (51,101)
r_data[769]           net         0.033             0.105              2         (51,101)
   Routing elements:
      Manhattan distance of X:0, Y:1
dff_167/i778_2|D      srl8        0.000             0.105              2         (51,102)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_sys               inpad        0.000             0.000                0       (0,162) 
clk_sys               inpad        0.070             0.070             2638       (0,162) 
clk_sys               net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:51, Y:60
dff_167/i778_2|CLK    srl8         0.000             1.189             2638       (51,102)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/dff_138/i10_2|CLK       
Path End      : u_axi4_ctrl/dff_138/i15_2|D         
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_sys                          inpad        0.000             0.000                0       (0,162) 
clk_sys                          inpad        0.070             0.070             2638       (0,162) 
clk_sys                          net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:99, Y:28
u_axi4_ctrl/dff_138/i10_2|CLK    srl8         0.000             1.189             2638       (99,134)

Data Path
                name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================
u_axi4_ctrl/dff_138/i10_2|Q7             srl8        0.072             0.072              2         (99,134)
u_axi4_ctrl/rfifo_wr_rst_busy_dly[9]     net         0.033             0.105              2         (99,134)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_axi4_ctrl/dff_138/i15_2|D              srl8        0.000             0.105              2         (99,135)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_sys                          inpad        0.000             0.000                0       (0,162) 
clk_sys                          inpad        0.070             0.070             2638       (0,162) 
clk_sys                          net          1.119             1.189             2638       (0,162) 
   Routing elements:
      Manhattan distance of X:99, Y:27
u_axi4_ctrl/dff_138/i15_2|CLK    srl8         0.000             1.189             2638       (99,135)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i31_2|CLK      
Path End      : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                              
Capture Clock : clk_pixel (RISE)                                                                                              
Slack         : 0.071 (arrival time - required time)                                                                          
Delay         : 0.069                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:51, Y:98
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i31_2|CLK    srl8         0.000             1.184             211        (51,61)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i31_2|Q             srl8        0.072             0.072              2         (51,61)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i31_pre             net         0.034             0.106              2         (51,61)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__35465|in[1]                                                                                                   lut         0.035             0.141              2         (51,60)
LUT__35465|out                                                                                                     lut         0.000             0.141              3         (51,60)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|D     ff          0.000             0.141              3         (51,60)

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
clk_pixel                                                                                                           inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                           inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                           net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:51, Y:99
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|CLK    ff           0.000             1.184             211        (51,60)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ram/n193~FF|CLK
Path End      : u_lcd_driver/r_lcd_rgb[1]~FF|D                                              
Launch Clock  : clk_pixel (RISE)                                                            
Capture Clock : clk_pixel (RISE)                                                            
Slack         : 0.095 (arrival time - required time)                                        
Delay         : 0.093                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.349

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                    name                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================
clk_pixel                                                                       inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                       inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                       net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:51, Y:87
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ram/n193~FF|CLK    ff           0.000             1.184             211        (51,72)

Data Path
                                   name                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ram/n193~FF|Q     ff          0.072             0.072              9         (51,72)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ram/n193          net         0.059             0.131              9         (51,72)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__35573|in[2]                                                               lut         0.034             0.165              9         (52,72)
LUT__35573|out                                                                 lut         0.000             0.165              2         (52,72)
u_lcd_driver/r_lcd_rgb[1]~FF|D                                                 ff          0.000             0.165              2         (52,72)

Capture Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clk_pixel                           inpad        0.000             0.000               0        (0,159)
clk_pixel                           inpad        0.070             0.070             211        (0,159)
clk_pixel                           net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:52, Y:87
u_lcd_driver/r_lcd_rgb[1]~FF|CLK    ff           0.000             1.184             211        (52,72)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i30_2|CLK      
Path End      : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                              
Capture Clock : clk_pixel (RISE)                                                                                              
Slack         : 0.095 (arrival time - required time)                                                                          
Delay         : 0.093                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.349

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:100
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i30_2|CLK    srl8         0.000             1.184             211        (45,59)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i30_2|Q             srl8        0.072             0.072              2         (45,59)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i30_pre             net         0.058             0.130              2         (45,59)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__35466|in[1]                                                                                                   lut         0.035             0.165              2         (45,60)
LUT__35466|out                                                                                                     lut         0.000             0.165              3         (45,60)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF|D     ff          0.000             0.165              3         (45,60)

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
clk_pixel                                                                                                           inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                           inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                           net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:99
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF|CLK    ff           0.000             1.184             211        (45,60)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2|CLK      
Path End      : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                              
Capture Clock : clk_pixel (RISE)                                                                                              
Slack         : 0.095 (arrival time - required time)                                                                          
Delay         : 0.093                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.349

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:51, Y:115
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2|CLK    srl8         0.000             1.184             211        (51,44)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2|Q             srl8        0.072             0.072              2         (51,44)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_pre             net         0.058             0.130              2         (51,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__35472|in[2]                                                                                                   lut         0.035             0.165              2         (51,45)
LUT__35472|out                                                                                                     lut         0.000             0.165              2         (51,45)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF|D     ff          0.000             0.165              2         (51,45)

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
clk_pixel                                                                                                           inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                           inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                           net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:51, Y:114
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF|CLK    ff           0.000             1.184             211        (51,45)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i32_2|CLK      
Path End      : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                              
Capture Clock : clk_pixel (RISE)                                                                                              
Slack         : 0.100 (arrival time - required time)                                                                          
Delay         : 0.098                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.170
--------------------------------------
End-of-path arrival time       : 1.354

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:51, Y:96
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i32_2|CLK    srl8         0.000             1.184             211        (51,63)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i32_2|Q             srl8        0.072             0.072              2         (51,63)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i32_pre             net         0.063             0.135              2         (51,63)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__35464|in[0]                                                                                                   lut         0.035             0.170              2         (51,58)
LUT__35464|out                                                                                                     lut         0.000             0.170              3         (51,58)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF|D     ff          0.000             0.170              3         (51,58)

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
clk_pixel                                                                                                           inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                           inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                           net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:51, Y:101
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF|CLK    ff           0.000             1.184             211        (51,58)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_FrameCrop/rc_h[0]~FF|CLK       
Path End      : inst_FrameCrop/rc_h[1]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.104 (arrival time - required time)
Delay         : 0.102                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.358

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.070             0.070             211        (0,159) 
clk_pixel                        net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:8
inst_FrameCrop/rc_h[0]~FF|CLK    ff           0.000             1.184             211        (67,167)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
inst_FrameCrop/rc_h[0]~FF|Q    ff           0.072             0.072              3         (67,167)
inst_FrameCrop/rc_h[0]         net          0.068             0.140              3         (67,167)
   Routing elements:
      Manhattan distance of X:3, Y:0
inst_FrameCrop/add_36/i1|I1    adder        0.034             0.174              3         (64,167)
inst_FrameCrop/add_36/i1|O     adder        0.000             0.174              2         (64,167)
inst_FrameCrop/rc_h[1]~FF|D    ff           0.000             0.174              2         (64,167)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.070             0.070             211        (0,159) 
clk_pixel                        net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:64, Y:8
inst_FrameCrop/rc_h[1]~FF|CLK    ff           0.000             1.184             211        (64,167)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[5]~FF|CLK         
Path End      : lcd_vs~FF|D                         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.105 (arrival time - required time)
Delay         : 0.103                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.175
--------------------------------------
End-of-path arrival time       : 1.359

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             211        (0,159) 
clk_pixel                      net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:93, Y:28
u_lcd_driver/vcnt[5]~FF|CLK    ff           0.000             1.184             211        (93,187)

Data Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
u_lcd_driver/vcnt[5]~FF|Q     ff          0.072             0.072              6         (93,187)
u_lcd_driver/vcnt[5]          net         0.068             0.140              6         (93,187)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__35540|in[1]              lut         0.035             0.175              6         (93,189)
LUT__35540|out                lut         0.000             0.175              2         (93,189)
lcd_vs~FF|D                   ff          0.000             0.175              2         (93,189)

Capture Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000               0        (0,159) 
clk_pixel        inpad        0.070             0.070             211        (0,159) 
clk_pixel        net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:93, Y:30
lcd_vs~FF|CLK    ff           0.000             1.184             211        (93,189)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|CLK      
Path End      : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                              
Capture Clock : clk_pixel (RISE)                                                                                              
Slack         : 0.108 (arrival time - required time)                                                                          
Delay         : 0.106                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.178
--------------------------------------
End-of-path arrival time       : 1.362

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:106
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|CLK    srl8         0.000             1.184             211        (45,53)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|Q             srl8        0.072             0.072              2         (45,53)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_pre             net         0.071             0.143              2         (45,53)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__35468|in[1]                                                                                                   lut         0.035             0.178              2         (45,49)
LUT__35468|out                                                                                                     lut         0.000             0.178              3         (45,49)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|D     ff          0.000             0.178              3         (45,49)

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
clk_pixel                                                                                                           inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                           inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                           net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:110
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|CLK    ff           0.000             1.184             211        (45,49)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2|CLK      
Path End      : u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                              
Capture Clock : clk_pixel (RISE)                                                                                              
Slack         : 0.108 (arrival time - required time)                                                                          
Delay         : 0.106                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.178
--------------------------------------
End-of-path arrival time       : 1.362

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
clk_pixel                                                                                                   inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                   inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                   net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:101
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2|CLK    srl8         0.000             1.184             211        (45,58)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2|Q             srl8        0.072             0.072              2         (45,58)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_pre             net         0.071             0.143              2         (45,58)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__35467|in[1]                                                                                                   lut         0.035             0.178              2         (45,54)
LUT__35467|out                                                                                                     lut         0.000             0.178              3         (45,54)
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF|D     ff          0.000             0.178              3         (45,54)

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
clk_pixel                                                                                                           inpad        0.000             0.000               0        (0,159)
clk_pixel                                                                                                           inpad        0.070             0.070             211        (0,159)
clk_pixel                                                                                                           net          1.114             1.184             211        (0,159)
   Routing elements:
      Manhattan distance of X:45, Y:105
u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF|CLK    ff           0.000             1.184             211        (45,54)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_rgb2dvi/enc_2/acc[3]~FF|CLK       
Path End      : u_rgb2dvi/enc_2/acc[3]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.109 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.070             0.070             211        (0,159) 
clk_pixel                        net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:76, Y:41
u_rgb2dvi/enc_2/acc[3]~FF|CLK    ff           0.000             1.184             211        (76,200)

Data Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
u_rgb2dvi/enc_2/acc[3]~FF|Q      ff           0.072             0.072              3         (76,200)
u_rgb2dvi/enc_2/acc[3]           net          0.073             0.145              3         (76,200)
u_rgb2dvi/enc_2/add_105/i4|I0    adder        0.034             0.179              3         (76,200)
u_rgb2dvi/enc_2/add_105/i4|O     adder        0.000             0.179              2         (76,200)
u_rgb2dvi/enc_2/acc[3]~FF|D      ff           0.000             0.179              2         (76,200)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.070             0.070             211        (0,159) 
clk_pixel                        net          1.114             1.184             211        (0,159) 
   Routing elements:
      Manhattan distance of X:76, Y:41
u_rgb2dvi/enc_2/acc[3]~FF|CLK    ff           0.000             1.184             211        (76,200)

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF|CLK
Path End      : u_Sensor_Image_XYCrop/image_in_href_r~FF|D
Launch Clock  : cmos_pclk (RISE)                          
Capture Clock : cmos_pclk (RISE)                          
Slack         : 0.101 (arrival time - required time)      
Delay         : 0.099                                     

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.171
--------------------------------------
End-of-path arrival time       : 1.523

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
                   name                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================
cmos_pclk                                     inpad        0.000             0.000               0        (0,150)
cmos_pclk                                     inpad        0.070             0.070             165        (0,150)
cmos_pclk                                     net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:62
u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF|CLK    ff           0.000             1.352             165        (6,88) 

Data Path
                   name                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================
u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF|Q       ff          0.072             0.072               6         (6,88)
u_CMOS_Capture_RAW_Gray/line_cnt[8]            net         0.064             0.136               6         (6,88)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34902|in[2]                               lut         0.035             0.171               6         (6,92)
LUT__34902|out                                 lut         0.000             0.171              25         (6,92)
u_Sensor_Image_XYCrop/image_in_href_r~FF|D     ff          0.000             0.171              25         (6,92)

Capture Clock Path
                    name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================
cmos_pclk                                       inpad        0.000             0.000               0        (0,150)
cmos_pclk                                       inpad        0.070             0.070             165        (0,150)
cmos_pclk                                       net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:58
u_Sensor_Image_XYCrop/image_in_href_r~FF|CLK    ff           0.000             1.352             165        (6,92) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF|CLK
Path End      : image_out_vsync~FF|D                          
Launch Clock  : cmos_pclk (RISE)                              
Capture Clock : cmos_pclk (RISE)                              
Slack         : 0.101 (arrival time - required time)          
Delay         : 0.099                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.171
--------------------------------------
End-of-path arrival time       : 1.523

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
cmos_pclk                                         inpad        0.000             0.000               0        (0,150)
cmos_pclk                                         inpad        0.070             0.070             165        (0,150)
cmos_pclk                                         net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:89
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF|CLK    ff           0.000             1.352             165        (6,61) 

Data Path
                    name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF|Q     ff          0.072             0.072               4         (6,61)
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]          net         0.064             0.136               4         (6,61)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34895|in[1]                                 lut         0.035             0.171               4         (6,65)
LUT__34895|out                                   lut         0.000             0.171              16         (6,65)
image_out_vsync~FF|D                             ff          0.000             0.171              16         (6,65)

Capture Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
cmos_pclk                 inpad        0.000             0.000               0        (0,150)
cmos_pclk                 inpad        0.070             0.070             165        (0,150)
cmos_pclk                 net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:85
image_out_vsync~FF|CLK    ff           0.000             1.352             165        (6,65) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : r_cmos_fv_o[0]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.104 (arrival time - required time)
Delay         : 0.102                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.526

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0        (0,150)
cmos_pclk                        inpad        0.070             0.070             165        (0,150)
cmos_pclk                        net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:35, Y:112
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             1.352             165        (35,38)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.072             0.072              4         (35,38)
r_cmos_rx_vsync0_in[1]          net         0.068             0.140              4         (35,38)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__34097|in[0]                lut         0.034             0.174              4         (35,35)
LUT__34097|out                  lut         0.000             0.174              2         (35,35)
r_cmos_fv_o[0]~FF|D             ff          0.000             0.174              2         (35,35)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0        (0,150)
cmos_pclk                inpad        0.070             0.070             165        (0,150)
cmos_pclk                net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:35, Y:115
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.352             165        (35,35)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF|CLK
Path End      : u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF|D      
Launch Clock  : cmos_pclk (RISE)                              
Capture Clock : cmos_pclk (RISE)                              
Slack         : 0.106 (arrival time - required time)          
Delay         : 0.104                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.176
--------------------------------------
End-of-path arrival time       : 1.528

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
cmos_pclk                                         inpad        0.000             0.000               0        (0,150)
cmos_pclk                                         inpad        0.070             0.070             165        (0,150)
cmos_pclk                                         net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:70
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF|CLK    ff           0.000             1.352             165        (6,80) 

Data Path
                    name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF|Q     ff          0.072             0.072              17         (6,80)
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]          net         0.069             0.141              17         (6,80)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__34111|in[1]                                 lut         0.035             0.176              17         (6,84)
LUT__34111|out                                   lut         0.000             0.176               2         (6,84)
u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF|D         ff          0.000             0.176               2         (6,84)

Capture Clock Path
                   name                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================
cmos_pclk                                     inpad        0.000             0.000               0        (0,150)
cmos_pclk                                     inpad        0.070             0.070             165        (0,150)
cmos_pclk                                     net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:66
u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF|CLK    ff           0.000             1.352             165        (6,84) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF|CLK
Path End      : u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF|D  
Launch Clock  : cmos_pclk (RISE)                             
Capture Clock : cmos_pclk (RISE)                             
Slack         : 0.106 (arrival time - required time)         
Delay         : 0.104                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.176
--------------------------------------
End-of-path arrival time       : 1.528

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
                    name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================
cmos_pclk                                        inpad        0.000             0.000               0        (0,150)
cmos_pclk                                        inpad        0.070             0.070             165        (0,150)
cmos_pclk                                        net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:51
u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF|CLK    ff           0.000             1.352             165        (6,99) 

Data Path
                   name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================
u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF|Q      ff         0.176             0.176              3          (6,99)
u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF|D      ff         0.000             0.176              3          (6,96)

Capture Clock Path
                    name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================
cmos_pclk                                        inpad        0.000             0.000               0        (0,150)
cmos_pclk                                        inpad        0.070             0.070             165        (0,150)
cmos_pclk                                        net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:54
u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF|CLK    ff           0.000             1.352             165        (6,96) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF|CLK
Path End      : u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF|D      
Launch Clock  : cmos_pclk (RISE)                              
Capture Clock : cmos_pclk (RISE)                              
Slack         : 0.107 (arrival time - required time)          
Delay         : 0.105                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.177
--------------------------------------
End-of-path arrival time       : 1.529

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
cmos_pclk                                         inpad        0.000             0.000               0        (0,150)
cmos_pclk                                         inpad        0.070             0.070             165        (0,150)
cmos_pclk                                         net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:70
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF|CLK    ff           0.000             1.352             165        (6,80) 

Data Path
                    name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF|Q     ff          0.072             0.072              17         (6,80)
u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]          net         0.070             0.142              17         (6,80)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__34140|in[0]                                 lut         0.035             0.177              17         (6,82)
LUT__34140|out                                   lut         0.000             0.177               2         (6,82)
u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF|D         ff          0.000             0.177               2         (6,82)

Capture Clock Path
                   name                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================
cmos_pclk                                     inpad        0.000             0.000               0        (0,150)
cmos_pclk                                     inpad        0.070             0.070             165        (0,150)
cmos_pclk                                     net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:6, Y:68
u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF|CLK    ff           0.000             1.352             165        (6,82) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : r_cmos_fv_o[0]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.109 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.531

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0        (0,150)
cmos_pclk                inpad        0.070             0.070             165        (0,150)
cmos_pclk                net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:35, Y:115
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.352             165        (35,35)

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.072             0.072              4         (35,35)
r_cmos_fv_o[0]          net         0.073             0.145              4         (35,35)
LUT__34097|in[2]        lut         0.034             0.179              4         (35,35)
LUT__34097|out          lut         0.000             0.179              2         (35,35)
r_cmos_fv_o[0]~FF|D     ff          0.000             0.179              2         (35,35)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0        (0,150)
cmos_pclk                inpad        0.070             0.070             165        (0,150)
cmos_pclk                net          1.282             1.352             165        (0,150)
   Routing elements:
      Manhattan distance of X:35, Y:115
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.352             165        (35,35)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|CLK
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|D  
Launch Clock  : cmos_pclk (RISE)                                 
Capture Clock : cmos_pclk (RISE)                                 
Slack         : 0.109 (arrival time - required time)             
Delay         : 0.107                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.531

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
cmos_pclk                                            inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                            inpad        0.070             0.070             165        (0,150) 
cmos_pclk                                            net          1.282             1.352             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:33
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|CLK    ff           0.000             1.352             165        (29,117)

Data Path
                            name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|Q                 ff           0.072             0.072              21        (29,117)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]                      net          0.073             0.145              21        (29,117)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/add_91/i12|I0    adder        0.034             0.179              21        (29,117)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/add_91/i12|O     adder        0.000             0.179               2        (29,117)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|D                 ff           0.000             0.179               2        (29,117)

Capture Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
cmos_pclk                                            inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                            inpad        0.070             0.070             165        (0,150) 
cmos_pclk                                            net          1.282             1.352             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:33
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[12]~FF|CLK    ff           0.000             1.352             165        (29,117)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[13]~FF|CLK
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[13]~FF|D  
Launch Clock  : cmos_pclk (RISE)                                 
Capture Clock : cmos_pclk (RISE)                                 
Slack         : 0.109 (arrival time - required time)             
Delay         : 0.107                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.531

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
cmos_pclk                                            inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                            inpad        0.070             0.070             165        (0,150) 
cmos_pclk                                            net          1.282             1.352             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:32
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[13]~FF|CLK    ff           0.000             1.352             165        (29,118)

Data Path
                            name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[13]~FF|Q                 ff           0.072             0.072              7         (29,118)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[13]                      net          0.073             0.145              7         (29,118)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/add_91/i13|I0    adder        0.034             0.179              7         (29,118)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/add_91/i13|O     adder        0.000             0.179              2         (29,118)
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[13]~FF|D                 ff           0.000             0.179              2         (29,118)

Capture Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
cmos_pclk                                            inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                            inpad        0.070             0.070             165        (0,150) 
cmos_pclk                                            net          1.282             1.352             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:32
u1_asyn_fifo_4kx8/u_efx_fifo_top/waddr[13]~FF|CLK    ff           0.000             1.352             165        (29,118)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[14]~FF|CLK
Path End      : u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[14]~FF|D  
Launch Clock  : cmos_pclk (RISE)                                                    
Capture Clock : cmos_pclk (RISE)                                                    
Slack         : 0.109 (arrival time - required time)                                
Delay         : 0.107                                                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.352
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.531

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.352
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.422

Launch Clock Path
                                name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================
cmos_pclk                                                               inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                                               inpad        0.070             0.070             165        (0,150) 
cmos_pclk                                                               net          1.282             1.352             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:31
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[14]~FF|CLK    ff           0.000             1.352             165        (29,119)

Data Path
                               name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[14]~FF|Q    ff           0.072             0.072              5         (29,119)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[14]         net          0.073             0.145              5         (29,119)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/add_91/i14|I0          adder        0.034             0.179              5         (29,119)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/add_91/i14|O           adder        0.000             0.179              2         (29,119)
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[14]~FF|D    ff           0.000             0.179              2         (29,119)

Capture Clock Path
                                name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================
cmos_pclk                                                               inpad        0.000             0.000               0        (0,150) 
cmos_pclk                                                               inpad        0.070             0.070             165        (0,150) 
cmos_pclk                                                               net          1.282             1.352             165        (0,150) 
   Routing elements:
      Manhattan distance of X:29, Y:31
u1_asyn_fifo_4kx8/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[14]~FF|CLK    ff           0.000             1.352             165        (29,119)

---------- Path Details for Min Critical Paths (end) ---------------

