# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/f0b6/hdl/verilog" --include "../../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/c783/hdl/verilog" --include "../../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/ec67/hdl" --include "../../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/3242" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"sha256_top_tb_func_impl.v" \
"../../../../../MicroBlaze.srcs/sources_1/new/CRC32.v" \
"../../../../../MicroBlaze.srcs/sim_1/new/sim_1.v" \

# Do not sort compile order
nosort
