=========================================================================================================
Auto created by Tang Dynasty v5.6.56362
Copyright (c) 2012-2022 Anlogic
Fri Jul 14 13:50:23 2023
=========================================================================================================


Top Model:                CortexM3                                                        
Device:                   ph1_60                                                          
Timing Constraint File:   ../../ANLOGIC.sdc                                               
STA Level:                Detail                                                          
Speed Grade:              3                                                               

=========================================================================================================
Timing constraint:        clock: CLK50m                                                   
Clock = CLK50m, period 20ns, rising at 10ns, falling at 0ns

23890 endpoints analyzed totally, and more than 2000000000 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 19.969ns
---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/Rugnz6_reg_syn_7 (8065604 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.031 ns                                                        
 Start Point:             ulogic/H2tnz6_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Rugnz6_reg_syn_7.cea (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.862ns  (logic 3.992ns, net 15.870ns, 20% logic)              
 Logic Levels:            17 ( LUT6=8 LUT4=3 LUT3=3 LUT5=2 LUT2=1 )                       

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/H2tnz6_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.450       4.499      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.499
---------------------------------------------------------------------------------------------------------
 ulogic/H2tnz6_reg_syn_6.oqb                                 clk2q                   0.178 r    14.677
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_80.ic     net  (fanout = 13)      2.810 r    17.487
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_80.ofb    cell (LUT5)             0.156 r    17.643
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_89.ic     net  (fanout = 3)       0.385 r    18.028
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_89.ofb    cell (LUT3)             0.156 r    18.184
 ulogic/Aw2nz6_reg_syn_6252.ia                               net  (fanout = 1)       0.463 r    18.647
 ulogic/Aw2nz6_reg_syn_6252.ofb                              cell (LUT6)             0.247 r    18.894
 ulogic/Aw2nz6_reg_syn_6782.ima                              net  (fanout = 5)       0.591 r    19.485
 ulogic/Aw2nz6_reg_syn_6782.ofa                              cell (LUT3)             0.297 r    19.782
 ulogic/Aw2nz6_reg_syn_7148.ia                               net  (fanout = 1)       0.401 r    20.183
 ulogic/Aw2nz6_reg_syn_7148.ofb                              cell (LUT6)             0.247 r    20.430
 ulogic/Oh38v6_syn_235.ie                                    net  (fanout = 10)      0.481 r    20.911
 ulogic/Oh38v6_syn_235.ofb                                   cell (LUT2)             0.101 r    21.012
 ulogic/Kzi8v6_syn_37.ib                                     net  (fanout = 6)       3.261 r    24.273
 ulogic/Kzi8v6_syn_37.ofa                                    cell (LUT3)             0.336 r    24.609
 ulogic/Aw2nz6_reg_syn_6714.ic                               net  (fanout = 29)      1.142 r    25.751
 ulogic/Aw2nz6_reg_syn_6714.ofb                              cell (LUT4)             0.156 r    25.907
 ulogic/Aw2nz6_reg_syn_5616.ia                               net  (fanout = 5)       0.598 r    26.505
 ulogic/Aw2nz6_reg_syn_5616.ofb                              cell (LUT6)             0.247 r    26.752
 ulogic/Aw2nz6_reg_syn_6953.ib                               net  (fanout = 2)       0.427 r    27.179
 ulogic/Aw2nz6_reg_syn_6953.ofb                              cell (LUT6)             0.250 r    27.429
 ulogic/Aw2nz6_reg_syn_6800.imf                              net  (fanout = 5)       0.244 r    27.673
 ulogic/Aw2nz6_reg_syn_6800.ofa                              cell (LUT5)             0.220 r    27.893
 ulogic/Aw2nz6_reg_syn_6373.ic                               net  (fanout = 2)       0.353 r    28.246
 ulogic/Aw2nz6_reg_syn_6373.ofb                              cell (LUT6)             0.218 r    28.464
 ulogic/Znk8v6_syn_2842.ib                                   net  (fanout = 58)      0.931 r    29.395
 ulogic/Znk8v6_syn_2842.ofb                                  cell (LUT4)             0.251 r    29.646
 ulogic/Pbgu07_reg_syn_6.ia                                  net  (fanout = 4)       0.720 r    30.366
 ulogic/Pbgu07_reg_syn_6.ofb                                 cell (LUT4)             0.249 r    30.615
 ulogic/Ask8v6_syn_1101.ia                                   net  (fanout = 2)       0.686 r    31.301
 ulogic/Ask8v6_syn_1101.ofb                                  cell (LUT6)             0.247 r    31.548
 ulogic/Vzunz6_reg_syn_6.ic                                  net  (fanout = 2)       0.576 r    32.124
 ulogic/Vzunz6_reg_syn_6.ofb                                 cell (LUT6)             0.218 r    32.342
 ulogic/P9get6_n_syn_29.ic                                   net  (fanout = 1)       0.374 r    32.716
 ulogic/P9get6_n_syn_29.ofb                                  cell (LUT6)             0.218 r    32.934
 ulogic/Rugnz6_reg_syn_7.cea                                 net  (fanout = 21)      1.427 r    34.361
 ulogic/Rugnz6_reg_syn_7                                     path2reg                0.000      34.361
 Arrival time                                                                       34.361                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Rugnz6_reg_syn_7.clk (CLK50m_syn_3)                  net                     1.488       4.427      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.427
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.367
 clock uncertainty                                                                  -0.085      34.282
 clock recovergence pessimism                                                        0.110      34.392
 Required time                                                                      34.392            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.031ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.070 ns                                                        
 Start Point:             ulogic/H2tnz6_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Rugnz6_reg_syn_7.cea (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.823ns  (logic 4.064ns, net 15.759ns, 20% logic)              
 Logic Levels:            17 ( LUT6=7 LUT4=3 LUT3=3 LUT5=3 LUT2=1 )                       

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/H2tnz6_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.450       4.499      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.499
---------------------------------------------------------------------------------------------------------
 ulogic/H2tnz6_reg_syn_6.oqb                                 clk2q                   0.178 r    14.677
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_80.ic     net  (fanout = 13)      2.810 r    17.487
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_80.ofb    cell (LUT5)             0.156 r    17.643
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_89.ic     net  (fanout = 3)       0.385 r    18.028
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_89.ofb    cell (LUT3)             0.156 r    18.184
 ulogic/Aw2nz6_reg_syn_6252.ia                               net  (fanout = 1)       0.463 r    18.647
 ulogic/Aw2nz6_reg_syn_6252.ofb                              cell (LUT6)             0.247 r    18.894
 ulogic/Aw2nz6_reg_syn_5689.ima                              net  (fanout = 5)       0.338 r    19.232
 ulogic/Aw2nz6_reg_syn_5689.ofa                              cell (LUT3)             0.297 r    19.529
 ulogic/Aw2nz6_reg_syn_6998.ia                               net  (fanout = 1)       0.514 r    20.043
 ulogic/Aw2nz6_reg_syn_6998.ofb                              cell (LUT5)             0.249 r    20.292
 ulogic/Oh38v6_syn_235.imb                                   net  (fanout = 10)      0.510 r    20.802
 ulogic/Oh38v6_syn_235.ofb                                   cell (LUT2)             0.171 r    20.973
 ulogic/Kzi8v6_syn_37.ib                                     net  (fanout = 6)       3.261 r    24.234
 ulogic/Kzi8v6_syn_37.ofa                                    cell (LUT3)             0.336 r    24.570
 ulogic/Aw2nz6_reg_syn_6714.ic                               net  (fanout = 29)      1.142 r    25.712
 ulogic/Aw2nz6_reg_syn_6714.ofb                              cell (LUT4)             0.156 r    25.868
 ulogic/Aw2nz6_reg_syn_5616.ia                               net  (fanout = 5)       0.598 r    26.466
 ulogic/Aw2nz6_reg_syn_5616.ofb                              cell (LUT6)             0.247 r    26.713
 ulogic/Aw2nz6_reg_syn_6953.ib                               net  (fanout = 2)       0.427 r    27.140
 ulogic/Aw2nz6_reg_syn_6953.ofb                              cell (LUT6)             0.250 r    27.390
 ulogic/Aw2nz6_reg_syn_6800.imf                              net  (fanout = 5)       0.244 r    27.634
 ulogic/Aw2nz6_reg_syn_6800.ofa                              cell (LUT5)             0.220 r    27.854
 ulogic/Aw2nz6_reg_syn_6373.ic                               net  (fanout = 2)       0.353 r    28.207
 ulogic/Aw2nz6_reg_syn_6373.ofb                              cell (LUT6)             0.218 r    28.425
 ulogic/Znk8v6_syn_2842.ib                                   net  (fanout = 58)      0.931 r    29.356
 ulogic/Znk8v6_syn_2842.ofb                                  cell (LUT4)             0.251 r    29.607
 ulogic/Pbgu07_reg_syn_6.ia                                  net  (fanout = 4)       0.720 r    30.327
 ulogic/Pbgu07_reg_syn_6.ofb                                 cell (LUT4)             0.249 r    30.576
 ulogic/Ask8v6_syn_1101.ia                                   net  (fanout = 2)       0.686 r    31.262
 ulogic/Ask8v6_syn_1101.ofb                                  cell (LUT6)             0.247 r    31.509
 ulogic/Vzunz6_reg_syn_6.ic                                  net  (fanout = 2)       0.576 r    32.085
 ulogic/Vzunz6_reg_syn_6.ofb                                 cell (LUT6)             0.218 r    32.303
 ulogic/P9get6_n_syn_29.ic                                   net  (fanout = 1)       0.374 r    32.677
 ulogic/P9get6_n_syn_29.ofb                                  cell (LUT6)             0.218 r    32.895
 ulogic/Rugnz6_reg_syn_7.cea                                 net  (fanout = 21)      1.427 r    34.322
 ulogic/Rugnz6_reg_syn_7                                     path2reg                0.000      34.322
 Arrival time                                                                       34.322                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Rugnz6_reg_syn_7.clk (CLK50m_syn_3)                  net                     1.488       4.427      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.427
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.367
 clock uncertainty                                                                  -0.085      34.282
 clock recovergence pessimism                                                        0.110      34.392
 Required time                                                                      34.392            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.070ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.125 ns                                                        
 Start Point:             ulogic/Smvnz6_reg_syn_81.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Rugnz6_reg_syn_7.cea (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.771ns  (logic 3.334ns, net 16.437ns, 16% logic)              
 Logic Levels:            18 ( LUT6=11 LUT4=3 LUT3=2 LUT2=1 LUT5=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/Smvnz6_reg_syn_81.clk (CLK50m_syn_3)                 net                     1.447       4.496      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.496
---------------------------------------------------------------------------------------------------------
 ulogic/Smvnz6_reg_syn_81.oqb                                clk2q                   0.178 r    14.674
 ulogic/Y3tt07_reg_syn_6.ie                                  net  (fanout = 22)      3.507 r    18.181
 ulogic/Y3tt07_reg_syn_6.ofb                                 cell (LUT3)             0.101 r    18.282
 ulogic/Aw2nz6_reg_syn_5973.imf                              net  (fanout = 42)      0.374 r    18.656
 ulogic/Aw2nz6_reg_syn_5973.ofb                              cell (LUT6)             0.092 r    18.748
 ulogic/Fkk8v6_syn_6.ie                                      net  (fanout = 4)       0.830 r    19.578
 ulogic/Fkk8v6_syn_6.ofb                                     cell (LUT4)             0.101 r    19.679
 ulogic/Aw2nz6_reg_syn_6969.ie                               net  (fanout = 4)       1.363 r    21.042
 ulogic/Aw2nz6_reg_syn_6969.ofb                              cell (LUT2)             0.101 r    21.143
 ulogic/Aw2nz6_reg_syn_7228.ic                               net  (fanout = 1)       0.437 r    21.580
 ulogic/Aw2nz6_reg_syn_7228.ofb                              cell (LUT5)             0.156 r    21.736
 ulogic/Aw2nz6_reg_syn_7194.imf                              net  (fanout = 2)       0.445 r    22.181
 ulogic/Aw2nz6_reg_syn_7194.ofb                              cell (LUT6)             0.092 r    22.273
 ulogic/Aw2nz6_reg_syn_7104.imf                              net  (fanout = 1)       0.467 r    22.740
 ulogic/Aw2nz6_reg_syn_7104.ofb                              cell (LUT6)             0.092 r    22.832
 ulogic/Aw2nz6_reg_syn_5912.ie                               net  (fanout = 14)      1.109 r    23.941
 ulogic/Aw2nz6_reg_syn_5912.ofb                              cell (LUT3)             0.101 r    24.042
 ulogic/Aw2nz6_reg_syn_6774.ia                               net  (fanout = 8)       0.507 r    24.549
 ulogic/Aw2nz6_reg_syn_6774.ofb                              cell (LUT6)             0.247 r    24.796
 ulogic/Aw2nz6_reg_syn_7200.ib                               net  (fanout = 1)       0.419 r    25.215
 ulogic/Aw2nz6_reg_syn_7200.ofb                              cell (LUT6)             0.250 r    25.465
 ulogic/Aw2nz6_reg_syn_7159.ia                               net  (fanout = 2)       0.408 r    25.873
 ulogic/Aw2nz6_reg_syn_7159.ofb                              cell (LUT6)             0.247 r    26.120
 ulogic/Aw2nz6_reg_syn_7014.ie                               net  (fanout = 4)       0.408 r    26.528
 ulogic/Aw2nz6_reg_syn_7014.ofb                              cell (LUT6)             0.146 r    26.674
 ulogic/Aw2nz6_reg_syn_6373.ia                               net  (fanout = 6)       1.449 r    28.123
 ulogic/Aw2nz6_reg_syn_6373.ofb                              cell (LUT6)             0.247 r    28.370
 ulogic/Znk8v6_syn_2842.ib                                   net  (fanout = 58)      0.931 r    29.301
 ulogic/Znk8v6_syn_2842.ofb                                  cell (LUT4)             0.251 r    29.552
 ulogic/Pbgu07_reg_syn_6.ia                                  net  (fanout = 4)       0.720 r    30.272
 ulogic/Pbgu07_reg_syn_6.ofb                                 cell (LUT4)             0.249 r    30.521
 ulogic/Ask8v6_syn_1101.ia                                   net  (fanout = 2)       0.686 r    31.207
 ulogic/Ask8v6_syn_1101.ofb                                  cell (LUT6)             0.247 r    31.454
 ulogic/Vzunz6_reg_syn_6.ic                                  net  (fanout = 2)       0.576 r    32.030
 ulogic/Vzunz6_reg_syn_6.ofb                                 cell (LUT6)             0.218 r    32.248
 ulogic/P9get6_n_syn_29.ic                                   net  (fanout = 1)       0.374 r    32.622
 ulogic/P9get6_n_syn_29.ofb                                  cell (LUT6)             0.218 r    32.840
 ulogic/Rugnz6_reg_syn_7.cea                                 net  (fanout = 21)      1.427 r    34.267
 ulogic/Rugnz6_reg_syn_7                                     path2reg                0.000      34.267
 Arrival time                                                                       34.267                  (18 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Rugnz6_reg_syn_7.clk (CLK50m_syn_3)                  net                     1.488       4.427      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.427
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.367
 clock uncertainty                                                                  -0.085      34.282
 clock recovergence pessimism                                                        0.110      34.392
 Required time                                                                      34.392            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.125ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/Rugnz6_reg_syn_7 (8065604 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.031 ns                                                        
 Start Point:             ulogic/H2tnz6_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Rugnz6_reg_syn_7.ceb (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.862ns  (logic 3.992ns, net 15.870ns, 20% logic)              
 Logic Levels:            17 ( LUT6=8 LUT4=3 LUT3=3 LUT5=2 LUT2=1 )                       

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/H2tnz6_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.450       4.499      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.499
---------------------------------------------------------------------------------------------------------
 ulogic/H2tnz6_reg_syn_6.oqb                                 clk2q                   0.178 r    14.677
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_80.ic     net  (fanout = 13)      2.810 r    17.487
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_80.ofb    cell (LUT5)             0.156 r    17.643
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_89.ic     net  (fanout = 3)       0.385 r    18.028
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_89.ofb    cell (LUT3)             0.156 r    18.184
 ulogic/Aw2nz6_reg_syn_6252.ia                               net  (fanout = 1)       0.463 r    18.647
 ulogic/Aw2nz6_reg_syn_6252.ofb                              cell (LUT6)             0.247 r    18.894
 ulogic/Aw2nz6_reg_syn_6782.ima                              net  (fanout = 5)       0.591 r    19.485
 ulogic/Aw2nz6_reg_syn_6782.ofa                              cell (LUT3)             0.297 r    19.782
 ulogic/Aw2nz6_reg_syn_7148.ia                               net  (fanout = 1)       0.401 r    20.183
 ulogic/Aw2nz6_reg_syn_7148.ofb                              cell (LUT6)             0.247 r    20.430
 ulogic/Oh38v6_syn_235.ie                                    net  (fanout = 10)      0.481 r    20.911
 ulogic/Oh38v6_syn_235.ofb                                   cell (LUT2)             0.101 r    21.012
 ulogic/Kzi8v6_syn_37.ib                                     net  (fanout = 6)       3.261 r    24.273
 ulogic/Kzi8v6_syn_37.ofa                                    cell (LUT3)             0.336 r    24.609
 ulogic/Aw2nz6_reg_syn_6714.ic                               net  (fanout = 29)      1.142 r    25.751
 ulogic/Aw2nz6_reg_syn_6714.ofb                              cell (LUT4)             0.156 r    25.907
 ulogic/Aw2nz6_reg_syn_5616.ia                               net  (fanout = 5)       0.598 r    26.505
 ulogic/Aw2nz6_reg_syn_5616.ofb                              cell (LUT6)             0.247 r    26.752
 ulogic/Aw2nz6_reg_syn_6953.ib                               net  (fanout = 2)       0.427 r    27.179
 ulogic/Aw2nz6_reg_syn_6953.ofb                              cell (LUT6)             0.250 r    27.429
 ulogic/Aw2nz6_reg_syn_6800.imf                              net  (fanout = 5)       0.244 r    27.673
 ulogic/Aw2nz6_reg_syn_6800.ofa                              cell (LUT5)             0.220 r    27.893
 ulogic/Aw2nz6_reg_syn_6373.ic                               net  (fanout = 2)       0.353 r    28.246
 ulogic/Aw2nz6_reg_syn_6373.ofb                              cell (LUT6)             0.218 r    28.464
 ulogic/Znk8v6_syn_2842.ib                                   net  (fanout = 58)      0.931 r    29.395
 ulogic/Znk8v6_syn_2842.ofb                                  cell (LUT4)             0.251 r    29.646
 ulogic/Pbgu07_reg_syn_6.ia                                  net  (fanout = 4)       0.720 r    30.366
 ulogic/Pbgu07_reg_syn_6.ofb                                 cell (LUT4)             0.249 r    30.615
 ulogic/Ask8v6_syn_1101.ia                                   net  (fanout = 2)       0.686 r    31.301
 ulogic/Ask8v6_syn_1101.ofb                                  cell (LUT6)             0.247 r    31.548
 ulogic/Vzunz6_reg_syn_6.ic                                  net  (fanout = 2)       0.576 r    32.124
 ulogic/Vzunz6_reg_syn_6.ofb                                 cell (LUT6)             0.218 r    32.342
 ulogic/P9get6_n_syn_29.ic                                   net  (fanout = 1)       0.374 r    32.716
 ulogic/P9get6_n_syn_29.ofb                                  cell (LUT6)             0.218 r    32.934
 ulogic/Rugnz6_reg_syn_7.ceb                                 net  (fanout = 21)      1.427 r    34.361
 ulogic/Rugnz6_reg_syn_7                                     path2reg                0.000      34.361
 Arrival time                                                                       34.361                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Rugnz6_reg_syn_7.clk (CLK50m_syn_3)                  net                     1.488       4.427      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.427
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.367
 clock uncertainty                                                                  -0.085      34.282
 clock recovergence pessimism                                                        0.110      34.392
 Required time                                                                      34.392            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.031ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.070 ns                                                        
 Start Point:             ulogic/H2tnz6_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Rugnz6_reg_syn_7.ceb (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.823ns  (logic 4.064ns, net 15.759ns, 20% logic)              
 Logic Levels:            17 ( LUT6=7 LUT4=3 LUT3=3 LUT5=3 LUT2=1 )                       

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/H2tnz6_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.450       4.499      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.499
---------------------------------------------------------------------------------------------------------
 ulogic/H2tnz6_reg_syn_6.oqb                                 clk2q                   0.178 r    14.677
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_80.ic     net  (fanout = 13)      2.810 r    17.487
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_80.ofb    cell (LUT5)             0.156 r    17.643
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_89.ic     net  (fanout = 3)       0.385 r    18.028
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/fc1_u/reg6_syn_89.ofb    cell (LUT3)             0.156 r    18.184
 ulogic/Aw2nz6_reg_syn_6252.ia                               net  (fanout = 1)       0.463 r    18.647
 ulogic/Aw2nz6_reg_syn_6252.ofb                              cell (LUT6)             0.247 r    18.894
 ulogic/Aw2nz6_reg_syn_5689.ima                              net  (fanout = 5)       0.338 r    19.232
 ulogic/Aw2nz6_reg_syn_5689.ofa                              cell (LUT3)             0.297 r    19.529
 ulogic/Aw2nz6_reg_syn_6998.ia                               net  (fanout = 1)       0.514 r    20.043
 ulogic/Aw2nz6_reg_syn_6998.ofb                              cell (LUT5)             0.249 r    20.292
 ulogic/Oh38v6_syn_235.imb                                   net  (fanout = 10)      0.510 r    20.802
 ulogic/Oh38v6_syn_235.ofb                                   cell (LUT2)             0.171 r    20.973
 ulogic/Kzi8v6_syn_37.ib                                     net  (fanout = 6)       3.261 r    24.234
 ulogic/Kzi8v6_syn_37.ofa                                    cell (LUT3)             0.336 r    24.570
 ulogic/Aw2nz6_reg_syn_6714.ic                               net  (fanout = 29)      1.142 r    25.712
 ulogic/Aw2nz6_reg_syn_6714.ofb                              cell (LUT4)             0.156 r    25.868
 ulogic/Aw2nz6_reg_syn_5616.ia                               net  (fanout = 5)       0.598 r    26.466
 ulogic/Aw2nz6_reg_syn_5616.ofb                              cell (LUT6)             0.247 r    26.713
 ulogic/Aw2nz6_reg_syn_6953.ib                               net  (fanout = 2)       0.427 r    27.140
 ulogic/Aw2nz6_reg_syn_6953.ofb                              cell (LUT6)             0.250 r    27.390
 ulogic/Aw2nz6_reg_syn_6800.imf                              net  (fanout = 5)       0.244 r    27.634
 ulogic/Aw2nz6_reg_syn_6800.ofa                              cell (LUT5)             0.220 r    27.854
 ulogic/Aw2nz6_reg_syn_6373.ic                               net  (fanout = 2)       0.353 r    28.207
 ulogic/Aw2nz6_reg_syn_6373.ofb                              cell (LUT6)             0.218 r    28.425
 ulogic/Znk8v6_syn_2842.ib                                   net  (fanout = 58)      0.931 r    29.356
 ulogic/Znk8v6_syn_2842.ofb                                  cell (LUT4)             0.251 r    29.607
 ulogic/Pbgu07_reg_syn_6.ia                                  net  (fanout = 4)       0.720 r    30.327
 ulogic/Pbgu07_reg_syn_6.ofb                                 cell (LUT4)             0.249 r    30.576
 ulogic/Ask8v6_syn_1101.ia                                   net  (fanout = 2)       0.686 r    31.262
 ulogic/Ask8v6_syn_1101.ofb                                  cell (LUT6)             0.247 r    31.509
 ulogic/Vzunz6_reg_syn_6.ic                                  net  (fanout = 2)       0.576 r    32.085
 ulogic/Vzunz6_reg_syn_6.ofb                                 cell (LUT6)             0.218 r    32.303
 ulogic/P9get6_n_syn_29.ic                                   net  (fanout = 1)       0.374 r    32.677
 ulogic/P9get6_n_syn_29.ofb                                  cell (LUT6)             0.218 r    32.895
 ulogic/Rugnz6_reg_syn_7.ceb                                 net  (fanout = 21)      1.427 r    34.322
 ulogic/Rugnz6_reg_syn_7                                     path2reg                0.000      34.322
 Arrival time                                                                       34.322                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Rugnz6_reg_syn_7.clk (CLK50m_syn_3)                  net                     1.488       4.427      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.427
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.367
 clock uncertainty                                                                  -0.085      34.282
 clock recovergence pessimism                                                        0.110      34.392
 Required time                                                                      34.392            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.070ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.125 ns                                                        
 Start Point:             ulogic/Smvnz6_reg_syn_81.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Rugnz6_reg_syn_7.ceb (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.771ns  (logic 3.334ns, net 16.437ns, 16% logic)              
 Logic Levels:            18 ( LUT6=11 LUT4=3 LUT3=2 LUT2=1 LUT5=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/Smvnz6_reg_syn_81.clk (CLK50m_syn_3)                 net                     1.447       4.496      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.496
---------------------------------------------------------------------------------------------------------
 ulogic/Smvnz6_reg_syn_81.oqb                                clk2q                   0.178 r    14.674
 ulogic/Y3tt07_reg_syn_6.ie                                  net  (fanout = 22)      3.507 r    18.181
 ulogic/Y3tt07_reg_syn_6.ofb                                 cell (LUT3)             0.101 r    18.282
 ulogic/Aw2nz6_reg_syn_5973.imf                              net  (fanout = 42)      0.374 r    18.656
 ulogic/Aw2nz6_reg_syn_5973.ofb                              cell (LUT6)             0.092 r    18.748
 ulogic/Fkk8v6_syn_6.ie                                      net  (fanout = 4)       0.830 r    19.578
 ulogic/Fkk8v6_syn_6.ofb                                     cell (LUT4)             0.101 r    19.679
 ulogic/Aw2nz6_reg_syn_6969.ie                               net  (fanout = 4)       1.363 r    21.042
 ulogic/Aw2nz6_reg_syn_6969.ofb                              cell (LUT2)             0.101 r    21.143
 ulogic/Aw2nz6_reg_syn_7228.ic                               net  (fanout = 1)       0.437 r    21.580
 ulogic/Aw2nz6_reg_syn_7228.ofb                              cell (LUT5)             0.156 r    21.736
 ulogic/Aw2nz6_reg_syn_7194.imf                              net  (fanout = 2)       0.445 r    22.181
 ulogic/Aw2nz6_reg_syn_7194.ofb                              cell (LUT6)             0.092 r    22.273
 ulogic/Aw2nz6_reg_syn_7104.imf                              net  (fanout = 1)       0.467 r    22.740
 ulogic/Aw2nz6_reg_syn_7104.ofb                              cell (LUT6)             0.092 r    22.832
 ulogic/Aw2nz6_reg_syn_5912.ie                               net  (fanout = 14)      1.109 r    23.941
 ulogic/Aw2nz6_reg_syn_5912.ofb                              cell (LUT3)             0.101 r    24.042
 ulogic/Aw2nz6_reg_syn_6774.ia                               net  (fanout = 8)       0.507 r    24.549
 ulogic/Aw2nz6_reg_syn_6774.ofb                              cell (LUT6)             0.247 r    24.796
 ulogic/Aw2nz6_reg_syn_7200.ib                               net  (fanout = 1)       0.419 r    25.215
 ulogic/Aw2nz6_reg_syn_7200.ofb                              cell (LUT6)             0.250 r    25.465
 ulogic/Aw2nz6_reg_syn_7159.ia                               net  (fanout = 2)       0.408 r    25.873
 ulogic/Aw2nz6_reg_syn_7159.ofb                              cell (LUT6)             0.247 r    26.120
 ulogic/Aw2nz6_reg_syn_7014.ie                               net  (fanout = 4)       0.408 r    26.528
 ulogic/Aw2nz6_reg_syn_7014.ofb                              cell (LUT6)             0.146 r    26.674
 ulogic/Aw2nz6_reg_syn_6373.ia                               net  (fanout = 6)       1.449 r    28.123
 ulogic/Aw2nz6_reg_syn_6373.ofb                              cell (LUT6)             0.247 r    28.370
 ulogic/Znk8v6_syn_2842.ib                                   net  (fanout = 58)      0.931 r    29.301
 ulogic/Znk8v6_syn_2842.ofb                                  cell (LUT4)             0.251 r    29.552
 ulogic/Pbgu07_reg_syn_6.ia                                  net  (fanout = 4)       0.720 r    30.272
 ulogic/Pbgu07_reg_syn_6.ofb                                 cell (LUT4)             0.249 r    30.521
 ulogic/Ask8v6_syn_1101.ia                                   net  (fanout = 2)       0.686 r    31.207
 ulogic/Ask8v6_syn_1101.ofb                                  cell (LUT6)             0.247 r    31.454
 ulogic/Vzunz6_reg_syn_6.ic                                  net  (fanout = 2)       0.576 r    32.030
 ulogic/Vzunz6_reg_syn_6.ofb                                 cell (LUT6)             0.218 r    32.248
 ulogic/P9get6_n_syn_29.ic                                   net  (fanout = 1)       0.374 r    32.622
 ulogic/P9get6_n_syn_29.ofb                                  cell (LUT6)             0.218 r    32.840
 ulogic/Rugnz6_reg_syn_7.ceb                                 net  (fanout = 21)      1.427 r    34.267
 ulogic/Rugnz6_reg_syn_7                                     path2reg                0.000      34.267
 Arrival time                                                                       34.267                  (18 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Rugnz6_reg_syn_7.clk (CLK50m_syn_3)                  net                     1.488       4.427      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.427
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.367
 clock uncertainty                                                                  -0.085      34.282
 clock recovergence pessimism                                                        0.110      34.392
 Required time                                                                      34.392            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.125ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/T04nz6_reg_syn_6 (55144188 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.031 ns                                                        
 Start Point:             ulogic/Egys07_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/T04nz6_reg_syn_6.ia (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.812ns  (logic 3.655ns, net 16.157ns, 18% logic)              
 Logic Levels:            23 ( LUT2=6 ADDER=6 LUT6=5 LUT5=3 LUT4=3 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/Egys07_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.562       4.611      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.611
---------------------------------------------------------------------------------------------------------
 ulogic/Egys07_reg_syn_6.oqb                                 clk2q                   0.178 r    14.789
 ulogic/add27_syn_211.id                                     net  (fanout = 2)       1.286 r    16.075
 ulogic/add27_syn_211.fco_f                                  cell (ADDER)            0.367 r    16.442
 ulogic/add27_syn_212.fci_f                                  net  (fanout = 1)       0.079 r    16.521
 ulogic/add27_syn_212.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_213.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_213.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_214.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_214.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_215.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_215.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_216.fci_f                                  net  (fanout = 1)       0.079 r    16.600
 ulogic/add27_syn_216.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_217.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_217.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_218.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_218.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_219.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_219.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_220.fci_f                                  net  (fanout = 1)       0.079 r    16.679
 ulogic/add27_syn_220.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_221.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_221.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_222.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_222.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_223.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_223.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_224.fci_f                                  net  (fanout = 1)       0.079 r    16.758
 ulogic/add27_syn_224.fco                                    cell (ADDER)            0.047 r    16.805
 ulogic/add27_syn_225.fci                                    net  (fanout = 1)       0.000 f    16.805
 ulogic/add27_syn_225.ofb                                    cell (ADDER)            0.211 r    17.016
 ulogic/Y9g8v6_syn_150.ib                                    net  (fanout = 20)      3.412 r    20.428
 ulogic/Y9g8v6_syn_150.ofb                                   cell (LUT4)             0.251 r    20.679
 ulogic/Aw2nz6_reg_syn_5934.ie                               net  (fanout = 7)       0.475 r    21.154
 ulogic/Aw2nz6_reg_syn_5934.ofb                              cell (LUT6)             0.146 r    21.300
 ulogic/Aw2nz6_reg_syn_6498.imf                              net  (fanout = 26)      0.610 r    21.910
 ulogic/Aw2nz6_reg_syn_6498.ofb                              cell (LUT6)             0.092 r    22.002
 ulogic/Aw2nz6_reg_syn_6961.imf                              net  (fanout = 2)       0.436 r    22.438
 ulogic/Aw2nz6_reg_syn_6961.ofb                              cell (LUT6)             0.092 r    22.530
 ulogic/Fjl8v6_syn_799.ic                                    net  (fanout = 3)       0.644 r    23.174
 ulogic/Fjl8v6_syn_799.ofb                                   cell (LUT4)             0.156 r    23.330
 ulogic/Aw2nz6_reg_syn_5642.ie                               net  (fanout = 9)       1.522 r    24.852
 ulogic/Aw2nz6_reg_syn_5642.ofb                              cell (LUT2)             0.101 r    24.953
 ulogic/Z6moz6_reg_syn_6.ie                                  net  (fanout = 78)      0.707 r    25.660
 ulogic/Z6moz6_reg_syn_6.ofb                                 cell (LUT5)             0.101 r    25.761
 ulogic/Aw2nz6_reg_syn_5810.ia                               net  (fanout = 16)      1.123 r    26.884
 ulogic/Aw2nz6_reg_syn_5810.ofb                              cell (LUT5)             0.249 r    27.133
 ulogic/Aw2nz6_reg_syn_7144.ic                               net  (fanout = 1)       0.121 r    27.254
 ulogic/Aw2nz6_reg_syn_7144.ofb                              cell (LUT5)             0.156 r    27.410
 ulogic/Aw2nz6_reg_syn_6779.ib                               net  (fanout = 3)       0.612 r    28.022
 ulogic/Aw2nz6_reg_syn_6779.ofb                              cell (LUT4)             0.251 r    28.273
 ulogic/Ndgu07_reg_syn_6.imb                                 net  (fanout = 19)      0.514 r    28.787
 ulogic/Ndgu07_reg_syn_6.ofb                                 cell (LUT2)             0.171 r    28.958
 ulogic/Znk8v6_syn_2721.imb                                  net  (fanout = 2)       0.618 r    29.576
 ulogic/Znk8v6_syn_2721.ofb                                  cell (LUT2)             0.171 r    29.747
 ulogic/Axbdt6_syn_57.ie                                     net  (fanout = 29)      0.767 r    30.514
 ulogic/Axbdt6_syn_57.ofb                                    cell (LUT2)             0.101 r    30.615
 ulogic/Wh5et6_syn_5.imb                                     net  (fanout = 17)      0.622 r    31.237
 ulogic/Wh5et6_syn_5.ofb                                     cell (LUT2)             0.171 r    31.408
 ulogic/Xel8v6_syn_12.ie                                     net  (fanout = 10)      1.057 r    32.465
 ulogic/Xel8v6_syn_12.ofb                                    cell (LUT2)             0.101 r    32.566
 ulogic/Qny7v6_syn_398.ic                                    net  (fanout = 1)       0.953 r    33.519
 ulogic/Qny7v6_syn_398.ofb                                   cell (LUT6)             0.218 r    33.737
 ulogic/T04nz6_reg_syn_6.ia                                  net  (fanout = 1)       0.362 r    34.099
 ulogic/T04nz6_reg_syn_6                                     path2regb (LUT6)        0.324      34.423
 Arrival time                                                                       34.423                  (23 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/T04nz6_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.491       4.430      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.430
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.370
 clock uncertainty                                                                  -0.060      34.310
 clock recovergence pessimism                                                        0.144      34.454
 Required time                                                                      34.454            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.031ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.087 ns                                                        
 Start Point:             ulogic/Egys07_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/T04nz6_reg_syn_6.ia (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.756ns  (logic 3.381ns, net 16.375ns, 17% logic)              
 Logic Levels:            22 ( LUT2=6 ADDER=6 LUT6=5 LUT4=3 LUT3=1 LUT5=1 )               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/Egys07_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.562       4.611      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.611
---------------------------------------------------------------------------------------------------------
 ulogic/Egys07_reg_syn_6.oqb                                 clk2q                   0.178 r    14.789
 ulogic/add27_syn_211.id                                     net  (fanout = 2)       1.286 r    16.075
 ulogic/add27_syn_211.fco_f                                  cell (ADDER)            0.367 r    16.442
 ulogic/add27_syn_212.fci_f                                  net  (fanout = 1)       0.079 r    16.521
 ulogic/add27_syn_212.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_213.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_213.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_214.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_214.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_215.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_215.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_216.fci_f                                  net  (fanout = 1)       0.079 r    16.600
 ulogic/add27_syn_216.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_217.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_217.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_218.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_218.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_219.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_219.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_220.fci_f                                  net  (fanout = 1)       0.079 r    16.679
 ulogic/add27_syn_220.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_221.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_221.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_222.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_222.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_223.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_223.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_224.fci_f                                  net  (fanout = 1)       0.079 r    16.758
 ulogic/add27_syn_224.fco                                    cell (ADDER)            0.047 r    16.805
 ulogic/add27_syn_225.fci                                    net  (fanout = 1)       0.000 f    16.805
 ulogic/add27_syn_225.ofb                                    cell (ADDER)            0.211 r    17.016
 ulogic/Y9g8v6_syn_150.ib                                    net  (fanout = 20)      3.412 r    20.428
 ulogic/Y9g8v6_syn_150.ofb                                   cell (LUT4)             0.251 r    20.679
 ulogic/Aw2nz6_reg_syn_5934.ie                               net  (fanout = 7)       0.475 r    21.154
 ulogic/Aw2nz6_reg_syn_5934.ofb                              cell (LUT6)             0.146 r    21.300
 ulogic/Aw2nz6_reg_syn_6498.imf                              net  (fanout = 26)      0.610 r    21.910
 ulogic/Aw2nz6_reg_syn_6498.ofb                              cell (LUT6)             0.092 r    22.002
 ulogic/Aw2nz6_reg_syn_6961.imf                              net  (fanout = 2)       0.436 r    22.438
 ulogic/Aw2nz6_reg_syn_6961.ofb                              cell (LUT6)             0.092 r    22.530
 ulogic/Fjl8v6_syn_799.ic                                    net  (fanout = 3)       0.644 r    23.174
 ulogic/Fjl8v6_syn_799.ofb                                   cell (LUT4)             0.156 r    23.330
 ulogic/Aw2nz6_reg_syn_5642.ie                               net  (fanout = 9)       1.522 r    24.852
 ulogic/Aw2nz6_reg_syn_5642.ofb                              cell (LUT2)             0.101 r    24.953
 ulogic/E27007_reg_syn_6.ic                                  net  (fanout = 78)      1.697 r    26.650
 ulogic/E27007_reg_syn_6.ofb                                 cell (LUT5)             0.156 r    26.806
 ulogic/Thzf07_reg_syn_6.ic                                  net  (fanout = 1)       0.583 r    27.389
 ulogic/Thzf07_reg_syn_6.ofb                                 cell (LUT3)             0.156 r    27.545
 ulogic/Aw2nz6_reg_syn_6779.imb                              net  (fanout = 13)      0.501 r    28.046
 ulogic/Aw2nz6_reg_syn_6779.ofb                              cell (LUT4)             0.171 r    28.217
 ulogic/Ndgu07_reg_syn_6.imb                                 net  (fanout = 19)      0.514 r    28.731
 ulogic/Ndgu07_reg_syn_6.ofb                                 cell (LUT2)             0.171 r    28.902
 ulogic/Znk8v6_syn_2721.imb                                  net  (fanout = 2)       0.618 r    29.520
 ulogic/Znk8v6_syn_2721.ofb                                  cell (LUT2)             0.171 r    29.691
 ulogic/Axbdt6_syn_57.ie                                     net  (fanout = 29)      0.767 r    30.458
 ulogic/Axbdt6_syn_57.ofb                                    cell (LUT2)             0.101 r    30.559
 ulogic/Wh5et6_syn_5.imb                                     net  (fanout = 17)      0.622 r    31.181
 ulogic/Wh5et6_syn_5.ofb                                     cell (LUT2)             0.171 r    31.352
 ulogic/Xel8v6_syn_12.ie                                     net  (fanout = 10)      1.057 r    32.409
 ulogic/Xel8v6_syn_12.ofb                                    cell (LUT2)             0.101 r    32.510
 ulogic/Qny7v6_syn_398.ic                                    net  (fanout = 1)       0.953 r    33.463
 ulogic/Qny7v6_syn_398.ofb                                   cell (LUT6)             0.218 r    33.681
 ulogic/T04nz6_reg_syn_6.ia                                  net  (fanout = 1)       0.362 r    34.043
 ulogic/T04nz6_reg_syn_6                                     path2regb (LUT6)        0.324      34.367
 Arrival time                                                                       34.367                  (22 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/T04nz6_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.491       4.430      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.430
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.370
 clock uncertainty                                                                  -0.060      34.310
 clock recovergence pessimism                                                        0.144      34.454
 Required time                                                                      34.454            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.087ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.129 ns                                                        
 Start Point:             ulogic/Egys07_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/T04nz6_reg_syn_6.ia (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         19.714ns  (logic 3.618ns, net 16.096ns, 18% logic)              
 Logic Levels:            23 ( LUT2=6 ADDER=6 LUT5=5 LUT6=3 LUT4=3 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/Egys07_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.562       4.611      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.611
---------------------------------------------------------------------------------------------------------
 ulogic/Egys07_reg_syn_6.oqb                                 clk2q                   0.178 r    14.789
 ulogic/add27_syn_211.id                                     net  (fanout = 2)       1.286 r    16.075
 ulogic/add27_syn_211.fco_f                                  cell (ADDER)            0.367 r    16.442
 ulogic/add27_syn_212.fci_f                                  net  (fanout = 1)       0.079 r    16.521
 ulogic/add27_syn_212.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_213.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_213.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_214.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_214.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_215.fci_f                                  net  (fanout = 1)       0.000 f    16.521
 ulogic/add27_syn_215.fco_f                                  cell (ADDER)            0.000 f    16.521
 ulogic/add27_syn_216.fci_f                                  net  (fanout = 1)       0.079 r    16.600
 ulogic/add27_syn_216.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_217.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_217.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_218.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_218.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_219.fci_f                                  net  (fanout = 1)       0.000 f    16.600
 ulogic/add27_syn_219.fco_f                                  cell (ADDER)            0.000 f    16.600
 ulogic/add27_syn_220.fci_f                                  net  (fanout = 1)       0.079 r    16.679
 ulogic/add27_syn_220.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_221.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_221.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_222.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_222.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_223.fci_f                                  net  (fanout = 1)       0.000 f    16.679
 ulogic/add27_syn_223.fco_f                                  cell (ADDER)            0.000 f    16.679
 ulogic/add27_syn_224.fci_f                                  net  (fanout = 1)       0.079 r    16.758
 ulogic/add27_syn_224.fco                                    cell (ADDER)            0.047 r    16.805
 ulogic/add27_syn_225.fci                                    net  (fanout = 1)       0.000 f    16.805
 ulogic/add27_syn_225.ofb                                    cell (ADDER)            0.211 r    17.016
 ulogic/Y9g8v6_syn_150.ib                                    net  (fanout = 20)      3.412 r    20.428
 ulogic/Y9g8v6_syn_150.ofb                                   cell (LUT4)             0.251 r    20.679
 ulogic/Aw2nz6_reg_syn_5934.ie                               net  (fanout = 7)       0.475 r    21.154
 ulogic/Aw2nz6_reg_syn_5934.ofb                              cell (LUT6)             0.146 r    21.300
 ulogic/Aw2nz6_reg_syn_6933.ie                               net  (fanout = 26)      0.666 r    21.966
 ulogic/Aw2nz6_reg_syn_6933.ofb                              cell (LUT5)             0.101 r    22.067
 ulogic/Y9g8v6_syn_143.ie                                    net  (fanout = 2)       0.594 r    22.661
 ulogic/Y9g8v6_syn_143.ofb                                   cell (LUT5)             0.101 r    22.762
 ulogic/Fjl8v6_syn_799.ie                                    net  (fanout = 4)       0.369 r    23.131
 ulogic/Fjl8v6_syn_799.ofb                                   cell (LUT4)             0.101 r    23.232
 ulogic/Aw2nz6_reg_syn_5642.ie                               net  (fanout = 9)       1.522 r    24.754
 ulogic/Aw2nz6_reg_syn_5642.ofb                              cell (LUT2)             0.101 r    24.855
 ulogic/Z6moz6_reg_syn_6.ie                                  net  (fanout = 78)      0.707 r    25.562
 ulogic/Z6moz6_reg_syn_6.ofb                                 cell (LUT5)             0.101 r    25.663
 ulogic/Aw2nz6_reg_syn_5810.ia                               net  (fanout = 16)      1.123 r    26.786
 ulogic/Aw2nz6_reg_syn_5810.ofb                              cell (LUT5)             0.249 r    27.035
 ulogic/Aw2nz6_reg_syn_7144.ic                               net  (fanout = 1)       0.121 r    27.156
 ulogic/Aw2nz6_reg_syn_7144.ofb                              cell (LUT5)             0.156 r    27.312
 ulogic/Aw2nz6_reg_syn_6779.ib                               net  (fanout = 3)       0.612 r    27.924
 ulogic/Aw2nz6_reg_syn_6779.ofb                              cell (LUT4)             0.251 r    28.175
 ulogic/Ndgu07_reg_syn_6.imb                                 net  (fanout = 19)      0.514 r    28.689
 ulogic/Ndgu07_reg_syn_6.ofb                                 cell (LUT2)             0.171 r    28.860
 ulogic/Znk8v6_syn_2721.imb                                  net  (fanout = 2)       0.618 r    29.478
 ulogic/Znk8v6_syn_2721.ofb                                  cell (LUT2)             0.171 r    29.649
 ulogic/Axbdt6_syn_57.ie                                     net  (fanout = 29)      0.767 r    30.416
 ulogic/Axbdt6_syn_57.ofb                                    cell (LUT2)             0.101 r    30.517
 ulogic/Wh5et6_syn_5.imb                                     net  (fanout = 17)      0.622 r    31.139
 ulogic/Wh5et6_syn_5.ofb                                     cell (LUT2)             0.171 r    31.310
 ulogic/Xel8v6_syn_12.ie                                     net  (fanout = 10)      1.057 r    32.367
 ulogic/Xel8v6_syn_12.ofb                                    cell (LUT2)             0.101 r    32.468
 ulogic/Qny7v6_syn_398.ic                                    net  (fanout = 1)       0.953 r    33.421
 ulogic/Qny7v6_syn_398.ofb                                   cell (LUT6)             0.218 r    33.639
 ulogic/T04nz6_reg_syn_6.ia                                  net  (fanout = 1)       0.362 r    34.001
 ulogic/T04nz6_reg_syn_6                                     path2regb (LUT6)        0.324      34.325
 Arrival time                                                                       34.325                  (23 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/T04nz6_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.491       4.430      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.430
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      34.370
 clock uncertainty                                                                  -0.060      34.310
 clock recovergence pessimism                                                        0.144      34.454
 Required time                                                                      34.454            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.129ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ulogic/Jfb917_reg_syn_6 (23 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.182 ns                                                        
 Start Point:             ulogic/Me9g07_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Jfb917_reg_syn_6.imf (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.328ns  (logic 0.182ns, net 0.146ns, 55% logic)                
 Logic Levels:            1 ( LUT6=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.705       1.110      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.146       1.256                    
 ulogic/Me9g07_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.700       1.956      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      11.956
---------------------------------------------------------------------------------------------------------
 ulogic/Me9g07_reg_syn_6.oqa                                 clk2q                   0.091 r    12.047
 ulogic/Jfb917_reg_syn_6.imf                                 net  (fanout = 2)       0.146 r    12.193
 ulogic/Jfb917_reg_syn_6                                     path2regb (LUT6)        0.091      12.284
 Arrival time                                                                       12.284                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.737       1.142      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.153       1.295                    
 ulogic/Jfb917_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.799       2.094      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 10.000      12.094
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      12.116
 clock uncertainty                                                                   0.025      12.141
 clock recovergence pessimism                                                       -0.039      12.102
 Required time                                                                      12.102            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.182ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.681 ns                                                        
 Start Point:             ulogic/A9b917_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Jfb917_reg_syn_6.id (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.831ns  (logic 0.480ns, net 0.351ns, 57% logic)                
 Logic Levels:            3 ( ADDER=2 LUT6=1 )                                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.705       1.110      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.146       1.256                    
 ulogic/A9b917_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.696       1.952      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      11.952
---------------------------------------------------------------------------------------------------------
 ulogic/A9b917_reg_syn_6.oqb                                 clk2q                   0.096 r    12.048
 ulogic/sub5_syn_147.id                                      net  (fanout = 4)       0.159 r    12.207
 ulogic/sub5_syn_147.fco                                     cell (ADDER)            0.120 r    12.327
 ulogic/sub5_syn_148.fci                                     net  (fanout = 1)       0.000 f    12.327
 ulogic/sub5_syn_148.fco                                     cell (ADDER)            0.023 r    12.350
 ulogic/sub5_syn_149.fci                                     net  (fanout = 1)       0.000 f    12.350
 ulogic/sub5_syn_149.fco                                     cell (ADDER)            0.023 r    12.373
 ulogic/sub5_syn_150.fci                                     net  (fanout = 1)       0.000 f    12.373
 ulogic/sub5_syn_150.ofb                                     cell (ADDER)            0.090 r    12.463
 ulogic/Jfb917_reg_syn_6.id                                  net  (fanout = 1)       0.192 r    12.655
 ulogic/Jfb917_reg_syn_6                                     path2regb (LUT6)        0.128      12.783
 Arrival time                                                                       12.783                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.737       1.142      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.153       1.295                    
 ulogic/Jfb917_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.799       2.094      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 10.000      12.094
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      12.116
 clock uncertainty                                                                   0.025      12.141
 clock recovergence pessimism                                                       -0.039      12.102
 Required time                                                                      12.102            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.681ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.708 ns                                                        
 Start Point:             ulogic/Vza917_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Jfb917_reg_syn_6.id (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.858ns  (logic 0.503ns, net 0.355ns, 58% logic)                
 Logic Levels:            3 ( ADDER=2 LUT6=1 )                                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.705       1.110      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.146       1.256                    
 ulogic/Vza917_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.696       1.952      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      11.952
---------------------------------------------------------------------------------------------------------
 ulogic/Vza917_reg_syn_6.oqb                                 clk2q                   0.096 r    12.048
 ulogic/sub5_syn_146.id                                      net  (fanout = 5)       0.163 r    12.211
 ulogic/sub5_syn_146.fco                                     cell (ADDER)            0.120 r    12.331
 ulogic/sub5_syn_147.fci                                     net  (fanout = 1)       0.000 f    12.331
 ulogic/sub5_syn_147.fco                                     cell (ADDER)            0.023 r    12.354
 ulogic/sub5_syn_148.fci                                     net  (fanout = 1)       0.000 f    12.354
 ulogic/sub5_syn_148.fco                                     cell (ADDER)            0.023 r    12.377
 ulogic/sub5_syn_149.fci                                     net  (fanout = 1)       0.000 f    12.377
 ulogic/sub5_syn_149.fco                                     cell (ADDER)            0.023 r    12.400
 ulogic/sub5_syn_150.fci                                     net  (fanout = 1)       0.000 f    12.400
 ulogic/sub5_syn_150.ofb                                     cell (ADDER)            0.090 r    12.490
 ulogic/Jfb917_reg_syn_6.id                                  net  (fanout = 1)       0.192 r    12.682
 ulogic/Jfb917_reg_syn_6                                     path2regb (LUT6)        0.128      12.810
 Arrival time                                                                       12.810                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.737       1.142      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.153       1.295                    
 ulogic/Jfb917_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.799       2.094      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 10.000      12.094
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      12.116
 clock uncertainty                                                                   0.025      12.141
 clock recovergence pessimism                                                       -0.039      12.102
 Required time                                                                      12.102            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.708ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/Wxmoz6_reg_syn_7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.187 ns                                                        
 Start Point:             ulogic/T07g07_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Wxmoz6_reg_syn_7.ima (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.209ns  (logic 0.164ns, net 0.045ns, 78% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.705       1.110      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.146       1.256                    
 ulogic/T07g07_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.765       2.021      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      12.021
---------------------------------------------------------------------------------------------------------
 ulogic/T07g07_reg_syn_6.oqa                                 clk2q                   0.091 r    12.112
 ulogic/Wxmoz6_reg_syn_7.ima                                 net  (fanout = 1)       0.045 r    12.157
 ulogic/Wxmoz6_reg_syn_7                                     path2rega               0.073      12.230
 Arrival time                                                                       12.230                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.737       1.142      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.153       1.295                    
 ulogic/Wxmoz6_reg_syn_7.clk (CLK50m_syn_3)                  net                     0.800       2.095      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 10.000      12.095
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      12.117
 clock uncertainty                                                                   0.000      12.117
 clock recovergence pessimism                                                       -0.074      12.043
 Required time                                                                      12.043            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.187ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/Uaxf07_reg_syn_10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.187 ns                                                        
 Start Point:             ulogic/Prvnz6_reg_syn_6.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Uaxf07_reg_syn_10.ima (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.209ns  (logic 0.164ns, net 0.045ns, 78% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.705       1.110      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.146       1.256                    
 ulogic/Prvnz6_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.695       1.951      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      11.951
---------------------------------------------------------------------------------------------------------
 ulogic/Prvnz6_reg_syn_6.oqa                                 clk2q                   0.091 r    12.042
 ulogic/Uaxf07_reg_syn_10.ima                                net  (fanout = 1)       0.045 r    12.087
 ulogic/Uaxf07_reg_syn_10                                    path2rega               0.073      12.160
 Arrival time                                                                       12.160                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.737       1.142      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.153       1.295                    
 ulogic/Uaxf07_reg_syn_10.clk (CLK50m_syn_3)                 net                     0.727       2.022      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 10.000      12.022
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      12.044
 clock uncertainty                                                                   0.000      12.044
 clock recovergence pessimism                                                       -0.071      11.973
 Required time                                                                      11.973            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.187ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ulogic/Hq6t07_reg_syn_6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  5.400 ns                                                        
 Start Point:             ulogic/Sj2nz6_reg_syn_4.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Hq6t07_reg_syn_6.asr (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         14.595ns  (logic 0.373ns, net 14.222ns, 2% logic)               
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/Sj2nz6_reg_syn_4.clk (CLK50m_syn_3)                  net                     1.459       4.508      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.508
---------------------------------------------------------------------------------------------------------
 ulogic/Sj2nz6_reg_syn_4.oqb                                 clk2q                   0.178 r    14.686
 ulogic/Vbd917_reg_syn_3.id                                  net  (fanout = 569)     1.913 r    16.599
 ulogic/Vbd917_reg_syn_3.ofa                                 cell (LUT3)             0.195 r    16.794
 ulogic/Hq6t07_reg_syn_6.asr                                 net  (fanout = 1433)    12.309 r    29.103
 ulogic/Hq6t07_reg_syn_6                                     path2reg                0.000      29.103
 Arrival time                                                                       29.103                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Hq6t07_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.488       4.427      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.427
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      34.478
 clock uncertainty                                                                  -0.085      34.393
 clock recovergence pessimism                                                        0.110      34.503
 Required time                                                                      34.503            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.400ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/Gmkt07_reg_syn_7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  5.781 ns                                                        
 Start Point:             ulogic/Sj2nz6_reg_syn_4.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Gmkt07_reg_syn_7.asr (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         14.209ns  (logic 0.373ns, net 13.836ns, 2% logic)               
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/Sj2nz6_reg_syn_4.clk (CLK50m_syn_3)                  net                     1.459       4.508      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.508
---------------------------------------------------------------------------------------------------------
 ulogic/Sj2nz6_reg_syn_4.oqb                                 clk2q                   0.178 r    14.686
 ulogic/Vbd917_reg_syn_3.id                                  net  (fanout = 569)     1.913 r    16.599
 ulogic/Vbd917_reg_syn_3.ofa                                 cell (LUT3)             0.195 r    16.794
 ulogic/Gmkt07_reg_syn_7.asr                                 net  (fanout = 1433)    11.923 r    28.717
 ulogic/Gmkt07_reg_syn_7                                     path2reg                0.000      28.717
 Arrival time                                                                       28.717                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Gmkt07_reg_syn_7.clk (CLK50m_syn_3)                  net                     1.483       4.422      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.422
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      34.473
 clock uncertainty                                                                  -0.085      34.388
 clock recovergence pessimism                                                        0.110      34.498
 Required time                                                                      34.498            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.781ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/Yvnt07_reg_syn_6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  5.798 ns                                                        
 Start Point:             ulogic/Sj2nz6_reg_syn_4.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Yvnt07_reg_syn_6.asr (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         14.200ns  (logic 0.373ns, net 13.827ns, 2% logic)               
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.765       2.726      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.323       3.049                    
 ulogic/Sj2nz6_reg_syn_4.clk (CLK50m_syn_3)                  net                     1.459       4.508      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      14.508
---------------------------------------------------------------------------------------------------------
 ulogic/Sj2nz6_reg_syn_4.oqb                                 clk2q                   0.178 r    14.686
 ulogic/Vbd917_reg_syn_3.id                                  net  (fanout = 569)     1.913 r    16.599
 ulogic/Vbd917_reg_syn_3.ofa                                 cell (LUT3)             0.195 r    16.794
 ulogic/Yvnt07_reg_syn_6.asr                                 net  (fanout = 1433)    11.914 r    28.708
 ulogic/Yvnt07_reg_syn_6                                     path2reg                0.000      28.708
 Arrival time                                                                       28.708                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     1.674       2.633      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.306       2.939                    
 ulogic/Yvnt07_reg_syn_6.clk (CLK50m_syn_3)                  net                     1.491       4.430      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 30.000      34.430
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      34.481
 clock uncertainty                                                                  -0.085      34.396
 clock recovergence pessimism                                                        0.110      34.506
 Required time                                                                      34.506            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.798ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ulogic/Kmknz6_reg_syn_11 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.265 ns                                                        
 Start Point:             ulogic/Sj2nz6_reg_syn_4.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Kmknz6_reg_syn_11.asr (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.400ns  (logic 0.096ns, net 0.304ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.705       1.110      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.146       1.256                    
 ulogic/Sj2nz6_reg_syn_4.clk (CLK50m_syn_3)                  net                     0.698       1.954      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      11.954
---------------------------------------------------------------------------------------------------------
 ulogic/Sj2nz6_reg_syn_4.oqb                                 clk2q                   0.096 r    12.050
 ulogic/Kmknz6_reg_syn_11.asr                                net  (fanout = 569)     0.304 r    12.354
 ulogic/Kmknz6_reg_syn_11                                    path2reg                0.000      12.354
 Arrival time                                                                       12.354                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.737       1.142      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.153       1.295                    
 ulogic/Kmknz6_reg_syn_11.clk (CLK50m_syn_3)                 net                     0.730       2.025      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 10.000      12.025
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      12.106
 clock uncertainty                                                                   0.025      12.131
 clock recovergence pessimism                                                       -0.042      12.089
 Required time                                                                      12.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.265ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/Faioz6_reg_syn_10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.265 ns                                                        
 Start Point:             ulogic/Sj2nz6_reg_syn_4.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Faioz6_reg_syn_10.asr (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.400ns  (logic 0.096ns, net 0.304ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.705       1.110      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.146       1.256                    
 ulogic/Sj2nz6_reg_syn_4.clk (CLK50m_syn_3)                  net                     0.698       1.954      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      11.954
---------------------------------------------------------------------------------------------------------
 ulogic/Sj2nz6_reg_syn_4.oqb                                 clk2q                   0.096 r    12.050
 ulogic/Faioz6_reg_syn_10.asr                                net  (fanout = 569)     0.304 r    12.354
 ulogic/Faioz6_reg_syn_10                                    path2reg                0.000      12.354
 Arrival time                                                                       12.354                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.737       1.142      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.153       1.295                    
 ulogic/Faioz6_reg_syn_10.clk (CLK50m_syn_3)                 net                     0.730       2.025      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 10.000      12.025
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      12.106
 clock uncertainty                                                                   0.025      12.131
 clock recovergence pessimism                                                       -0.042      12.089
 Required time                                                                      12.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.265ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ulogic/Ikm917_reg_syn_6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.367 ns                                                        
 Start Point:             ulogic/Sj2nz6_reg_syn_4.clk (rising edge triggered by clock CLK50m)
 End Point:               ulogic/Ikm917_reg_syn_6.asr (rising edge triggered by clock CLK50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.504ns  (logic 0.096ns, net 0.408ns, 19% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.705       1.110      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.146       1.256                    
 ulogic/Sj2nz6_reg_syn_4.clk (CLK50m_syn_3)                  net                     0.698       1.954      ../../../RTL/src/CortexM3.v(6)
 launch clock edge                                                                  10.000      11.954
---------------------------------------------------------------------------------------------------------
 ulogic/Sj2nz6_reg_syn_4.oqb                                 clk2q                   0.096 r    12.050
 ulogic/Ikm917_reg_syn_6.asr                                 net  (fanout = 569)     0.408 r    12.458
 ulogic/Ikm917_reg_syn_6                                     path2reg                0.000      12.458
 Arrival time                                                                       12.458                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 CLK50m_dup_1_created_gclkinst.clkin[0] (CLK50m_dup_1)       net                     0.737       1.142      ../../../RTL/src/CortexM3.v(6)
 CLK50m_dup_1_created_gclkinst.clkout                        cell (GCLK)             0.153       1.295                    
 ulogic/Ikm917_reg_syn_6.clk (CLK50m_syn_3)                  net                     0.732       2.027      ../../../RTL/src/CortexM3.v(6)
 capture clock edge                                                                 10.000      12.027
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      12.108
 clock uncertainty                                                                   0.025      12.133
 clock recovergence pessimism                                                       -0.042      12.091
 Required time                                                                      12.091            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.367ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: hdmi_clk                                                 
Clock = hdmi_clk, period 40ns, rising at 10ns, falling at 30ns

546 endpoints analyzed totally, and 11696 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 12ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9 (665 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     28.000 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         11.515ns  (logic 3.252ns, net 8.263ns, 28% logic)               
 Logic Levels:            15 ( LUT2=9 LUT6=2 ADDER=2 ERAM=1 LUT5=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco cell (ADDER)            0.206 r    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco cell (ADDER)            0.047 r    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco cell (ADDER)            0.047 r    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco cell (ADDER)            0.047 r    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco cell (ADDER)            0.047 r    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fco cell (ADDER)            0.047 r    15.731
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f    15.731
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r    15.942
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ic net  (fanout = 1)       0.557 r    16.499
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.218 r    16.717
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.953
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.287
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.950
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.197
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.826
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    19.021
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.750
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.945
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.255
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.411
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.540
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.735
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    21.063
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.234
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.363
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.558
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.847
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    22.003
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.227
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.422
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb net  (fanout = 2)       0.435 r    22.857
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.ofb cell (LUT2)             0.171 r    23.028
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.addrb[12] net  (fanout = 1)       1.946 r    24.974
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      24.974
 Arrival time                                                                       24.974                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.clkb (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.573       3.407      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.411      52.996
 clock uncertainty                                                                  -0.115      52.881
 clock recovergence pessimism                                                        0.093      52.974
 Required time                                                                      52.974            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              28.000ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     28.094 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         11.421ns  (logic 3.215ns, net 8.206ns, 28% logic)               
 Logic Levels:            16 ( LUT2=9 ADDER=3 LUT6=2 ERAM=1 LUT5=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco_f cell (ADDER)            0.328 r    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_62.fci_f net  (fanout = 1)       0.079 r    15.697
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_62.fco cell (ADDER)            0.047 r    15.744
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_63.fci net  (fanout = 1)       0.000 f    15.744
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_63.ofb cell (ADDER)            0.211 r    15.955
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ia net  (fanout = 1)       0.421 r    16.376
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.247 r    16.623
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.859
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.193
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.856
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.103
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.732
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    18.927
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.656
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.851
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.161
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.317
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.446
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.641
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    20.969
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.140
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.269
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.464
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.753
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    21.909
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.133
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.328
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb net  (fanout = 2)       0.435 r    22.763
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.ofb cell (LUT2)             0.171 r    22.934
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.addrb[12] net  (fanout = 1)       1.946 r    24.880
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      24.880
 Arrival time                                                                       24.880                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.clkb (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.573       3.407      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.411      52.996
 clock uncertainty                                                                  -0.115      52.881
 clock recovergence pessimism                                                        0.093      52.974
 Required time                                                                      52.974            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              28.094ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     28.133 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         11.382ns  (logic 3.155ns, net 8.227ns, 27% logic)               
 Logic Levels:            15 ( LUT2=9 LUT6=2 ADDER=2 ERAM=1 LUT5=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco cell (ADDER)            0.206 r    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco cell (ADDER)            0.047 r    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco cell (ADDER)            0.047 r    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco cell (ADDER)            0.047 r    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco cell (ADDER)            0.047 r    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.ofb cell (ADDER)            0.211 r    15.895
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.id net  (fanout = 1)       0.521 r    16.416
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.168 r    16.584
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.820
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.154
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.817
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.064
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.693
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    18.888
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.617
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.812
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.122
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.278
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.407
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.602
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    20.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.101
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.230
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.425
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.714
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    21.870
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.094
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.289
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb net  (fanout = 2)       0.435 r    22.724
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.ofb cell (LUT2)             0.171 r    22.895
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.addrb[12] net  (fanout = 1)       1.946 r    24.841
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      24.841
 Arrival time                                                                       24.841                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/ramread0_syn_9.clkb (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.573       3.407      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.411      52.996
 clock uncertainty                                                                  -0.115      52.881
 clock recovergence pessimism                                                        0.093      52.974
 Required time                                                                      52.974            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              28.133ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37 (49 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     30.155 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.645ns  (logic 3.328ns, net 6.317ns, 34% logic)                
 Logic Levels:            14 ( LUT2=9 LUT6=2 ADDER=2 LUT5=1 )                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco cell (ADDER)            0.206 r    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco cell (ADDER)            0.047 r    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco cell (ADDER)            0.047 r    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco cell (ADDER)            0.047 r    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco cell (ADDER)            0.047 r    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fco cell (ADDER)            0.047 r    15.731
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f    15.731
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r    15.942
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ic net  (fanout = 1)       0.557 r    16.499
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.218 r    16.717
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.953
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.287
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.950
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.197
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.826
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    19.021
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.750
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.945
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.255
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.411
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.540
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.735
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    21.063
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.234
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.363
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.558
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.847
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    22.003
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.227
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.422
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb net  (fanout = 2)       0.435 r    22.857
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37 path2regb (LUT2)        0.247      23.104
 Arrival time                                                                       23.104                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.482       3.316      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.316
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      53.256
 clock uncertainty                                                                  -0.090      53.166
 clock recovergence pessimism                                                        0.093      53.259
 Required time                                                                      53.259            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              30.155ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     30.249 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.551ns  (logic 3.291ns, net 6.260ns, 34% logic)                
 Logic Levels:            15 ( LUT2=9 ADDER=3 LUT6=2 LUT5=1 )                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco_f cell (ADDER)            0.328 r    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_62.fci_f net  (fanout = 1)       0.079 r    15.697
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_62.fco cell (ADDER)            0.047 r    15.744
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_63.fci net  (fanout = 1)       0.000 f    15.744
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_63.ofb cell (ADDER)            0.211 r    15.955
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ia net  (fanout = 1)       0.421 r    16.376
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.247 r    16.623
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.859
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.193
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.856
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.103
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.732
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    18.927
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.656
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.851
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.161
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.317
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.446
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.641
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    20.969
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.140
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.269
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.464
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.753
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    21.909
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.133
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.328
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb net  (fanout = 2)       0.435 r    22.763
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37 path2regb (LUT2)        0.247      23.010
 Arrival time                                                                       23.010                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.482       3.316      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.316
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      53.256
 clock uncertainty                                                                  -0.090      53.166
 clock recovergence pessimism                                                        0.093      53.259
 Required time                                                                      53.259            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              30.249ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     30.288 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.512ns  (logic 3.231ns, net 6.281ns, 33% logic)                
 Logic Levels:            14 ( LUT2=9 LUT6=2 ADDER=2 LUT5=1 )                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco cell (ADDER)            0.206 r    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco cell (ADDER)            0.047 r    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco cell (ADDER)            0.047 r    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco cell (ADDER)            0.047 r    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco cell (ADDER)            0.047 r    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.ofb cell (ADDER)            0.211 r    15.895
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.id net  (fanout = 1)       0.521 r    16.416
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.168 r    16.584
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.820
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.154
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.817
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.064
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.693
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    18.888
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.617
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.812
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.122
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.278
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.407
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.602
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    20.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.101
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.230
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.425
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.714
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    21.870
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.094
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.289
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.imb net  (fanout = 2)       0.435 r    22.724
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37 path2regb (LUT2)        0.247      22.971
 Arrival time                                                                       22.971                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.482       3.316      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.316
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      53.256
 clock uncertainty                                                                  -0.090      53.166
 clock recovergence pessimism                                                        0.093      53.259
 Required time                                                                      53.259            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              30.288ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43 (45 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     30.451 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.ic (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.399ns  (logic 3.316ns, net 6.083ns, 35% logic)                
 Logic Levels:            14 ( LUT2=8 LUT6=2 ADDER=2 LUT3=1 LUT5=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco cell (ADDER)            0.206 r    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco cell (ADDER)            0.047 r    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco cell (ADDER)            0.047 r    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco cell (ADDER)            0.047 r    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco cell (ADDER)            0.047 r    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fco cell (ADDER)            0.047 r    15.731
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f    15.731
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r    15.942
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ic net  (fanout = 1)       0.557 r    16.499
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.218 r    16.717
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.953
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.287
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.950
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.197
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.826
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    19.021
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.750
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.945
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.255
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.411
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.540
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.735
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    21.063
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.234
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.363
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.558
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.847
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    22.003
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.227
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.422
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.ic net  (fanout = 2)       0.201 r    22.623
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43 path2regb (LUT3)        0.235      22.858
 Arrival time                                                                       22.858                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.485       3.319      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.319
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      53.259
 clock uncertainty                                                                  -0.090      53.169
 clock recovergence pessimism                                                        0.140      53.309
 Required time                                                                      53.309            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              30.451ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     30.545 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.ic (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.305ns  (logic 3.279ns, net 6.026ns, 35% logic)                
 Logic Levels:            15 ( LUT2=8 ADDER=3 LUT6=2 LUT3=1 LUT5=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco_f cell (ADDER)            0.328 r    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fci_f net  (fanout = 1)       0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_61.fco_f cell (ADDER)            0.000 f    15.618
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_62.fci_f net  (fanout = 1)       0.079 r    15.697
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_62.fco cell (ADDER)            0.047 r    15.744
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_63.fci net  (fanout = 1)       0.000 f    15.744
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_63.ofb cell (ADDER)            0.211 r    15.955
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ia net  (fanout = 1)       0.421 r    16.376
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.247 r    16.623
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.859
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.193
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.856
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.103
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.732
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    18.927
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.656
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.851
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.161
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.317
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.446
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.641
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    20.969
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.140
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.269
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.464
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.753
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    21.909
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.133
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.328
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.ic net  (fanout = 2)       0.201 r    22.529
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43 path2regb (LUT3)        0.235      22.764
 Arrival time                                                                       22.764                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.485       3.319      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.319
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      53.259
 clock uncertainty                                                                  -0.090      53.169
 clock recovergence pessimism                                                        0.140      53.309
 Required time                                                                      53.309            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              30.545ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     30.584 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.ic (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.266ns  (logic 3.219ns, net 6.047ns, 34% logic)                
 Logic Levels:            14 ( LUT2=8 LUT6=2 ADDER=2 LUT3=1 LUT5=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_49.oqa clk2q                   0.172 r    13.631
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.ic net  (fanout = 4)       1.659 r    15.290
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_55.fco cell (ADDER)            0.206 r    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f    15.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_56.fco cell (ADDER)            0.047 r    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f    15.543
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_57.fco cell (ADDER)            0.047 r    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f    15.590
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_58.fco cell (ADDER)            0.047 r    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f    15.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_59.fco cell (ADDER)            0.047 r    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f    15.684
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/sub1_syn_60.ofb cell (ADDER)            0.211 r    15.895
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.id net  (fanout = 1)       0.521 r    16.416
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg1_syn_37.ofb cell (LUT6)             0.168 r    16.584
 ulogic/Gomh07_reg_syn_9.ia                                  net  (fanout = 1)       0.236 r    16.820
 ulogic/Gomh07_reg_syn_9.ofa                                 cell (LUT5)             0.334 r    17.154
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ia net  (fanout = 1)       0.663 r    17.817
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/addrb[9]_syn_26.ofb cell (LUT6)             0.247 r    18.064
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.id net  (fanout = 2)       0.629 r    18.693
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ofa cell (LUT2)             0.195 r    18.888
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.id net  (fanout = 2)       0.729 r    19.617
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_43.ofa cell (LUT2)             0.195 r    19.812
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ic net  (fanout = 2)       0.310 r    20.122
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofb cell (LUT2)             0.156 r    20.278
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.id net  (fanout = 2)       0.129 r    20.407
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_46.ofa cell (LUT2)             0.195 r    20.602
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.imb net  (fanout = 2)       0.328 r    20.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofb cell (LUT2)             0.171 r    21.101
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.id net  (fanout = 2)       0.129 r    21.230
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/asy_w_rst0_reg_syn_3.ofa cell (LUT2)             0.195 r    21.425
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ic net  (fanout = 2)       0.289 r    21.714
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofb cell (LUT2)             0.156 r    21.870
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.id net  (fanout = 2)       0.224 r    22.094
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.ofa cell (LUT2)             0.195 r    22.289
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.ic net  (fanout = 2)       0.201 r    22.490
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43 path2regb (LUT3)        0.235      22.725
 Arrival time                                                                       22.725                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.485       3.319      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.319
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      53.259
 clock uncertainty                                                                  -0.090      53.169
 clock recovergence pessimism                                                        0.140      53.309
 Required time                                                                      53.309            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              30.584ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_58 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.187 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg3_syn_40.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_58.ima (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.209ns  (logic 0.164ns, net 0.045ns, 78% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg3_syn_40.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.761       1.500      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.500
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg3_syn_40.oqa clk2q                   0.091 r    11.591
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_58.ima net  (fanout = 1)       0.045 r    11.636
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_58 path2rega               0.073      11.709
 Arrival time                                                                       11.709                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.776      -0.132                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.737       0.605      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_58.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.796       1.554      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      11.554
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      11.576
 clock uncertainty                                                                   0.000      11.576
 clock recovergence pessimism                                                       -0.054      11.522
 Required time                                                                      11.522            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.187ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_reg_reg_syn_7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.189 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_reg_reg_syn_7.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_reg_reg_syn_7.imb (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.211ns  (logic 0.166ns, net 0.045ns, 78% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_reg_reg_syn_7.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.763       1.502      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.502
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_reg_reg_syn_7.oqa clk2q                   0.091 r    11.593
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_reg_reg_syn_7.imb net  (fanout = 1)       0.045 r    11.638
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_reg_reg_syn_7 path2regb               0.075      11.713
 Arrival time                                                                       11.713                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.776      -0.132                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.737       0.605      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_reg_reg_syn_7.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.798       1.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      11.556
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      11.578
 clock uncertainty                                                                   0.000      11.578
 clock recovergence pessimism                                                       -0.054      11.524
 Required time                                                                      11.524            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.189ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_34 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.192 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg1_syn_34.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_34.imb (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.214ns  (logic 0.171ns, net 0.043ns, 79% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg1_syn_34.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.759       1.498      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.498
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg1_syn_34.oqb clk2q                   0.096 r    11.594
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_34.imb net  (fanout = 1)       0.043 r    11.637
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_34 path2regb               0.075      11.712
 Arrival time                                                                       11.712                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.776      -0.132                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.737       0.605      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg2_syn_34.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.794       1.552      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      11.552
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      11.574
 clock uncertainty                                                                   0.000      11.574
 clock recovergence pessimism                                                       -0.054      11.520
 Required time                                                                      11.520            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.192ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_73 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  37.718 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_73.asr (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         2.203ns  (logic 0.178ns, net 2.025ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.564       3.457      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.457
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.oqb clk2q                   0.178 r    13.635
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_73.asr net  (fanout = 42)      2.025 r    15.660
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_73 path2reg                0.000      15.660
 Arrival time                                                                       15.660                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_73.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.490       3.324      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.324
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      53.375
 clock uncertainty                                                                  -0.090      53.285
 clock recovergence pessimism                                                        0.093      53.378
 Required time                                                                      53.378            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              37.718ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_75 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  37.718 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_75.asr (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         2.203ns  (logic 0.178ns, net 2.025ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.564       3.457      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.457
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.oqb clk2q                   0.178 r    13.635
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_75.asr net  (fanout = 42)      2.025 r    15.660
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_75 path2reg                0.000      15.660
 Arrival time                                                                       15.660                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_75.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.490       3.324      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.324
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      53.375
 clock uncertainty                                                                  -0.090      53.285
 clock recovergence pessimism                                                        0.093      53.378
 Required time                                                                      53.378            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              37.718ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_61 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  37.863 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_61.asr (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         2.055ns  (logic 0.178ns, net 1.877ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.564       3.457      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.457
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_r_rst0_reg_syn_4.oqb clk2q                   0.178 r    13.635
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_61.asr net  (fanout = 42)      1.877 r    15.512
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_61 path2reg                0.000      15.512
 Arrival time                                                                       15.512                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.606      -0.129                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.657       1.528      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.306       1.834                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/ram_inst/reg2_syn_61.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.487       3.321      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      53.321
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      53.372
 clock uncertainty                                                                  -0.090      53.282
 clock recovergence pessimism                                                        0.093      53.375
 Required time                                                                      53.375            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              37.863ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.161 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_49.asr (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.254ns  (logic 0.091ns, net 0.163ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.761       1.500      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.500
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.091 r    11.591
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_49.asr net  (fanout = 32)      0.163 r    11.754
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_49 path2reg                0.000      11.754
 Arrival time                                                                       11.754                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.776      -0.132                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.737       0.605      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.797       1.555      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      11.555
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      11.636
 clock uncertainty                                                                   0.000      11.636
 clock recovergence pessimism                                                       -0.043      11.593
 Required time                                                                      11.593            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.161ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.161 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_47.asr (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.254ns  (logic 0.091ns, net 0.163ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.761       1.500      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.500
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.091 r    11.591
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_47.asr net  (fanout = 32)      0.163 r    11.754
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_47 path2reg                0.000      11.754
 Arrival time                                                                       11.754                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.776      -0.132                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.737       0.605      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_47.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.797       1.555      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      11.555
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      11.636
 clock uncertainty                                                                   0.000      11.636
 clock recovergence pessimism                                                       -0.043      11.593
 Required time                                                                      11.593            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.161ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.161 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_47.asr (rising edge triggered by clock hdmi_clk)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.254ns  (logic 0.091ns, net 0.163ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.761       1.500      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.500
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.091 r    11.591
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_47.asr net  (fanout = 32)      0.163 r    11.754
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_47 path2reg                0.000      11.754
 Arrival time                                                                       11.754                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.776      -0.132                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.737       0.605      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_47.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.797       1.555      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      11.555
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      11.636
 clock uncertainty                                                                   0.000      11.636
 clock recovergence pessimism                                                       -0.043      11.593
 Required time                                                                      11.593            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.161ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: hdmi_clk_5                                               
Clock = hdmi_clk_5, period 8ns, rising at 2ns, falling at 6ns

130 endpoints analyzed totally, and 392 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 5.84ns
---------------------------------------------------------------------------------------------------------

Paths for end point cnn_tmds_data_p[0]_syn_2 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.912 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_22.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               cnn_tmds_data_p[0]_syn_2.doq[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.656ns  (logic 0.178ns, net 4.478ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.792      -0.177                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.747       1.570      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_22.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.570       3.463      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       5.463
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_22.oqb clk2q                   0.178 r     5.641
 cnn_tmds_data_p[0]_syn_2.doq[0]                             net  (fanout = 2)       4.478 r    10.119
 cnn_tmds_data_p[0]_syn_2                                    path2reg                0.000      10.119
 Arrival time                                                                       10.119                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_data_p[0]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.263       3.097      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      13.097
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      13.087
 clock uncertainty                                                                  -0.115      12.972
 clock recovergence pessimism                                                        0.059      13.031
 Required time                                                                      13.031            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.912ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.319 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_22.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               cnn_tmds_data_p[0]_syn_2.doq[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.249ns  (logic 0.172ns, net 4.077ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.792      -0.177                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.747       1.570      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_22.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.570       3.463      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       5.463
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_22.oqa clk2q                   0.172 r     5.635
 cnn_tmds_data_p[0]_syn_2.doq[1]                             net  (fanout = 2)       4.077 r     9.712
 cnn_tmds_data_p[0]_syn_2                                    path2reg                0.000       9.712
 Arrival time                                                                        9.712                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_data_p[0]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.263       3.097      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      13.097
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      13.087
 clock uncertainty                                                                  -0.115      12.972
 clock recovergence pessimism                                                        0.059      13.031
 Required time                                                                      13.031            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.319ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cnn_tmds_data_p[2]_syn_2 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.250 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_22.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               cnn_tmds_data_p[2]_syn_2.doq[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.322ns  (logic 0.178ns, net 4.144ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.792      -0.177                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.747       1.570      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_22.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.571       3.464      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       5.464
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_22.oqb clk2q                   0.178 r     5.642
 cnn_tmds_data_p[2]_syn_2.doq[0]                             net  (fanout = 2)       4.144 r     9.786
 cnn_tmds_data_p[2]_syn_2                                    path2reg                0.000       9.786
 Arrival time                                                                        9.786                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_data_p[2]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.268       3.102      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      13.102
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      13.092
 clock uncertainty                                                                  -0.115      12.977
 clock recovergence pessimism                                                        0.059      13.036
 Required time                                                                      13.036            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.250ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.360 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               cnn_tmds_data_p[2]_syn_2.doq[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.214ns  (logic 0.178ns, net 4.036ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.792      -0.177                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.747       1.570      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.569       3.462      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       5.462
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.oqb clk2q                   0.178 r     5.640
 cnn_tmds_data_p[2]_syn_2.doq[1]                             net  (fanout = 2)       4.036 r     9.676
 cnn_tmds_data_p[2]_syn_2                                    path2reg                0.000       9.676
 Arrival time                                                                        9.676                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_data_p[2]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.268       3.102      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      13.102
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      13.092
 clock uncertainty                                                                  -0.115      12.977
 clock recovergence pessimism                                                        0.059      13.036
 Required time                                                                      13.036            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.360ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cnn_tmds_clk_n_syn_2 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.382 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_15.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               cnn_tmds_clk_n_syn_2.doq[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.289ns  (logic 0.172ns, net 4.117ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.792      -0.177                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.747       1.570      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_15.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       5.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_15.oqa clk2q                   0.172 r     5.631
 cnn_tmds_clk_n_syn_2.doq[0]                                 net  (fanout = 2)       4.117 r     9.748
 cnn_tmds_clk_n_syn_2                                        path2reg                0.000       9.748
 Arrival time                                                                        9.748                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_clk_n_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.362       3.196      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      13.196
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      13.186
 clock uncertainty                                                                  -0.115      13.071
 clock recovergence pessimism                                                        0.059      13.130
 Required time                                                                      13.130            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.382ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.254 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_15.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               cnn_tmds_clk_n_syn_2.doq[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.417ns  (logic 0.178ns, net 3.239ns, 5% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.792      -0.177                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.747       1.570      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_15.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.566       3.459      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       5.459
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_15.oqb clk2q                   0.178 r     5.637
 cnn_tmds_clk_n_syn_2.doq[1]                                 net  (fanout = 2)       3.239 r     8.876
 cnn_tmds_clk_n_syn_2                                        path2reg                0.000       8.876
 Arrival time                                                                        8.876                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_clk_n_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.362       3.196      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      13.196
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      13.186
 clock uncertainty                                                                  -0.115      13.071
 clock recovergence pessimism                                                        0.059      13.130
 Required time                                                                      13.130            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.254ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg2_syn_19 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.206 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_25.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg2_syn_19.ie (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.228ns  (logic 0.183ns, net 0.045ns, 80% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.702      -0.112                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.705       0.593      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_25.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.762       1.501      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       3.501
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_25.oqa clk2q                   0.091 r     3.592
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg2_syn_19.ie net  (fanout = 1)       0.045 r     3.637
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg2_syn_19 path2regb (LUT3)        0.092       3.729
 Arrival time                                                                        3.729                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.776      -0.132                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.737       0.605      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg2_syn_19.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.797       1.555      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                  2.000       3.555
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       3.577
 clock uncertainty                                                                   0.000       3.577
 clock recovergence pessimism                                                       -0.054       3.523
 Required time                                                                       3.523            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.206ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.206 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.ie (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.228ns  (logic 0.183ns, net 0.045ns, 80% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.702      -0.112                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.705       0.593      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.762       1.501      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       3.501
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.oqa clk2q                   0.091 r     3.592
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.ie net  (fanout = 1)       0.045 r     3.637
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21 path2regb (LUT3)        0.092       3.729
 Arrival time                                                                        3.729                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.776      -0.132                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.737       0.605      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_21.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.797       1.555      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                  2.000       3.555
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       3.577
 clock uncertainty                                                                   0.000       3.577
 clock recovergence pessimism                                                       -0.054       3.523
 Required time                                                                       3.523            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.206ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_31 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.209 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_28.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_31.ie (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.231ns  (logic 0.188ns, net 0.043ns, 81% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.702      -0.112                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.705       0.593      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_28.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.765       1.504      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 launch clock edge                                                                   2.000       3.504
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_28.oqb clk2q                   0.096 r     3.600
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_31.ie net  (fanout = 1)       0.043 r     3.643
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_31 path2regb (LUT3)        0.092       3.735
 Arrival time                                                                        3.735                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.776      -0.132                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.737       0.605      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153       0.758                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_31.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.800       1.558      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                  2.000       3.558
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       3.580
 clock uncertainty                                                                   0.000       3.580
 clock recovergence pessimism                                                       -0.054       3.526
 Required time                                                                       3.526            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.209ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cnn_tmds_data_p[0]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.160 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               cnn_tmds_data_p[0]_syn_2.rst (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         5.516ns  (logic 0.172ns, net 5.344ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.568       3.461      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.461
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.172 r    13.633
 cnn_tmds_data_p[0]_syn_2.rst                                net  (fanout = 32)      5.344 r    18.977
 cnn_tmds_data_p[0]_syn_2                                    path2reg                0.000      18.977
 Arrival time                                                                       18.977                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_data_p[0]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.263       3.097      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 18.000      21.097
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.017      21.114
 clock uncertainty                                                                  -0.115      20.999
 clock recovergence pessimism                                                        0.138      21.137
 Required time                                                                      21.137            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.160ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cnn_tmds_data_p[2]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.767 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               cnn_tmds_data_p[2]_syn_2.rst (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.914ns  (logic 0.172ns, net 4.742ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.568       3.461      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.461
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.172 r    13.633
 cnn_tmds_data_p[2]_syn_2.rst                                net  (fanout = 32)      4.742 r    18.375
 cnn_tmds_data_p[2]_syn_2                                    path2reg                0.000      18.375
 Arrival time                                                                       18.375                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_data_p[2]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.268       3.102      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 18.000      21.102
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.017      21.119
 clock uncertainty                                                                  -0.115      21.004
 clock recovergence pessimism                                                        0.138      21.142
 Required time                                                                      21.142            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.767ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cnn_tmds_clk_p_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  3.143 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               cnn_tmds_clk_p_syn_2.rst (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.535ns  (logic 0.172ns, net 4.363ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.654       3.615      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -3.792      -0.177                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     1.747       1.570      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.323       1.893                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     1.568       3.461      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      13.461
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.172 r    13.633
 cnn_tmds_clk_p_syn_2.rst                                    net  (fanout = 32)      4.363 r    17.996
 cnn_tmds_clk_p_syn_2                                        path2reg                0.000      17.996
 Arrival time                                                                       17.996                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     2.518       3.477      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -3.606      -0.129                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     1.657       1.528      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306       1.834                    
 cnn_tmds_clk_p_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     1.265       3.099      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 18.000      21.099
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.017      21.116
 clock uncertainty                                                                  -0.115      21.001
 clock recovergence pessimism                                                        0.138      21.139
 Required time                                                                      21.139            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.143ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cnn_tmds_data_n[0]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.438 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               cnn_tmds_data_n[0]_syn_2.rst (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.451ns  (logic 0.091ns, net 0.360ns, 20% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.761       1.500      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.500
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.091 r    11.591
 cnn_tmds_data_n[0]_syn_2.rst                                net  (fanout = 32)      0.360 r    11.951
 cnn_tmds_data_n[0]_syn_2                                    path2reg                0.000      11.951
 Arrival time                                                                       11.951                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.776      -0.132                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.737       0.605      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153       0.758                    
 cnn_tmds_data_n[0]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.729       1.487      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      11.487
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.080      11.567
 clock uncertainty                                                                   0.000      11.567
 clock recovergence pessimism                                                       -0.054      11.513
 Required time                                                                      11.513            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.438ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cnn_tmds_data_n[1]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.880 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               cnn_tmds_data_n[1]_syn_2.rst (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.893ns  (logic 0.091ns, net 0.802ns, 10% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.761       1.500      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.500
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.091 r    11.591
 cnn_tmds_data_n[1]_syn_2.rst                                net  (fanout = 32)      0.802 r    12.393
 cnn_tmds_data_n[1]_syn_2                                    path2reg                0.000      12.393
 Arrival time                                                                       12.393                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.776      -0.132                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.737       0.605      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153       0.758                    
 cnn_tmds_data_n[1]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.729       1.487      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      11.487
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.080      11.567
 clock uncertainty                                                                   0.000      11.567
 clock recovergence pessimism                                                       -0.054      11.513
 Required time                                                                      11.513            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.880ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cnn_tmds_data_n[2]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.340 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (rising edge triggered by clock hdmi_clk)
 End Point:               cnn_tmds_data_n[2]_syn_2.rst (rising edge triggered by clock hdmi_clk_5)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         1.312ns  (logic 0.091ns, net 1.221ns, 6% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.185       1.590      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[0]                              cell (PLL)             -1.702      -0.112                    
 pll_hdmi_inst/bufg_feedback.clkin[0] (pll_hdmi_inst/clk0_buf) net                     0.705       0.593      ../../al_ip/pll_hdmi.v(37)
 pll_hdmi_inst/bufg_feedback.clkout                          cell (GCLK)             0.146       0.739                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.clk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.761       1.500      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      11.500
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_3.oqa clk2q                   0.091 r    11.591
 cnn_tmds_data_n[2]_syn_2.rst                                net  (fanout = 32)      1.221 r    12.812
 cnn_tmds_data_n[2]_syn_2                                    path2reg                0.000      12.812
 Arrival time                                                                       12.812                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 pll_hdmi_inst/pll_inst.refclk (CLK50m_dup_1)                net                     1.239       1.644      ../../../RTL/src/CortexM3.v(6)
 pll_hdmi_inst/pll_inst.clkc[1]                              cell (PLL)             -1.776      -0.132                    
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     0.737       0.605      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153       0.758                    
 cnn_tmds_data_n[2]_syn_2.osclk (u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1) net                     0.663       1.421      ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v(3)
 capture clock edge                                                                 10.000      11.421
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.080      11.501
 clock uncertainty                                                                   0.025      11.526
 clock recovergence pessimism                                                       -0.054      11.472
 Required time                                                                      11.472            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.340ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_100MHz                                               
Clock = clk_100MHz, period 10ns, rising at 0ns, falling at 5ns

2000 endpoints analyzed totally, and 61322 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 8.855ns
---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114 (28 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.145 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.dia_extra[0] (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.393ns  (logic 0.754ns, net 7.639ns, 8% logic)                 
 Logic Levels:            4 ( LUT4=2 ERAM=1 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ic net  (fanout = 25)      0.951 r     1.906
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ofb cell (LUT4)             0.156 r     2.062
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_9.ia net  (fanout = 46)      2.320 r     4.382
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_9.ofb cell (LUT4)             0.249 r     4.631
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_10.imb net  (fanout = 1)       2.438 r     7.069
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_10.ofb cell (LUT5)             0.171 r     7.240
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.dia_extra[0] net  (fanout = 2)       1.930 r     9.170
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114     path2reg (ERAM)         0.000       9.170
 Arrival time                                                                        9.170                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.481       0.869      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.869
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      10.494
 clock uncertainty                                                                  -0.115      10.379
 clock recovergence pessimism                                                       -0.064      10.315
 Required time                                                                      10.315            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.145ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.258 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.dia_extra[0] (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.280ns  (logic 0.849ns, net 7.431ns, 10% logic)                
 Logic Levels:            4 ( LUT4=2 ERAM=1 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ib net  (fanout = 41)      0.743 r     1.698
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ofb cell (LUT4)             0.251 r     1.949
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_9.ia net  (fanout = 46)      2.320 r     4.269
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_9.ofb cell (LUT4)             0.249 r     4.518
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_10.imb net  (fanout = 1)       2.438 r     6.956
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_10.ofb cell (LUT5)             0.171 r     7.127
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.dia_extra[0] net  (fanout = 2)       1.930 r     9.057
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114     path2reg (ERAM)         0.000       9.057
 Arrival time                                                                        9.057                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.481       0.869      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.869
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      10.494
 clock uncertainty                                                                  -0.115      10.379
 clock recovergence pessimism                                                       -0.064      10.315
 Required time                                                                      10.315            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.258ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.329 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_23.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.dia_extra[0] (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.209ns  (logic 0.699ns, net 7.510ns, 8% logic)                 
 Logic Levels:            4 ( LUT4=2 ERAM=1 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_23.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_23.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ie net  (fanout = 25)      0.822 r     1.777
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ofb cell (LUT4)             0.101 r     1.878
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_9.ia net  (fanout = 46)      2.320 r     4.198
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_9.ofb cell (LUT4)             0.249 r     4.447
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_10.imb net  (fanout = 1)       2.438 r     6.885
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[4]_syn_10.ofb cell (LUT5)             0.171 r     7.056
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.dia_extra[0] net  (fanout = 2)       1.930 r     8.986
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114     path2reg (ERAM)         0.000       8.986
 Arrival time                                                                        8.986                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.481       0.869      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.869
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      10.494
 clock uncertainty                                                                  -0.115      10.379
 clock recovergence pessimism                                                       -0.064      10.315
 Required time                                                                      10.315            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.329ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96 (28 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.243 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.dia_extra[0] (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.292ns  (logic 0.741ns, net 7.551ns, 8% logic)                 
 Logic Levels:            4 ( LUT4=2 ERAM=1 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_9.ic net  (fanout = 25)      0.853 r     1.808
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_9.ofb cell (LUT4)             0.156 r     1.964
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[12]_syn_8.ib net  (fanout = 48)      2.924 r     4.888
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[12]_syn_8.ofb cell (LUT4)             0.251 r     5.139
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[20]_syn_8.ic net  (fanout = 1)       1.978 r     7.117
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[20]_syn_8.ofb cell (LUT5)             0.156 r     7.273
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.dia_extra[0] net  (fanout = 2)       1.796 r     9.069
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96      path2reg (ERAM)         0.000       9.069
 Arrival time                                                                        9.069                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.478       0.866      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.866
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      10.491
 clock uncertainty                                                                  -0.115      10.376
 clock recovergence pessimism                                                       -0.064      10.312
 Required time                                                                      10.312            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.243ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.459 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_23.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.dia_extra[0] (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.076ns  (logic 0.686ns, net 7.390ns, 8% logic)                 
 Logic Levels:            4 ( LUT4=2 ERAM=1 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_23.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_23.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_9.ie net  (fanout = 25)      0.692 r     1.647
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_9.ofb cell (LUT4)             0.101 r     1.748
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[12]_syn_8.ib net  (fanout = 48)      2.924 r     4.672
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[12]_syn_8.ofb cell (LUT4)             0.251 r     4.923
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[20]_syn_8.ic net  (fanout = 1)       1.978 r     6.901
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[20]_syn_8.ofb cell (LUT5)             0.156 r     7.057
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.dia_extra[0] net  (fanout = 2)       1.796 r     8.853
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96      path2reg (ERAM)         0.000       8.853
 Arrival time                                                                        8.853                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.478       0.866      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.866
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      10.491
 clock uncertainty                                                                  -0.115      10.376
 clock recovergence pessimism                                                       -0.064      10.312
 Required time                                                                      10.312            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.459ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.613 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.dia_extra[0] (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         7.922ns  (logic 0.836ns, net 7.086ns, 10% logic)                
 Logic Levels:            4 ( LUT4=2 ERAM=1 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_9.ib net  (fanout = 41)      0.388 r     1.343
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_9.ofb cell (LUT4)             0.251 r     1.594
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[12]_syn_8.ib net  (fanout = 48)      2.924 r     4.518
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[12]_syn_8.ofb cell (LUT4)             0.251 r     4.769
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[20]_syn_8.ic net  (fanout = 1)       1.978 r     6.747
 PPU/u_topBackGroundDraw/u_nameTableRam/dataIn_sel[20]_syn_8.ofb cell (LUT5)             0.156 r     6.903
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.dia_extra[0] net  (fanout = 2)       1.796 r     8.699
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96      path2reg (ERAM)         0.000       8.699
 Arrival time                                                                        8.699                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_96.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.478       0.866      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.866
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      10.491
 clock uncertainty                                                                  -0.115      10.376
 clock recovergence pessimism                                                       -0.064      10.312
 Required time                                                                      10.312            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.613ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114 (26 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.337 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.wea (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.210ns  (logic 1.209ns, net 7.001ns, 14% logic)                
 Logic Levels:            5 ( LUT3=2 LUT5=1 LUT2=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ic net  (fanout = 25)      0.951 r     1.906
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ofb cell (LUT4)             0.156 r     2.062
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_19.imb net  (fanout = 46)      0.654 r     2.716
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_19.ofb cell (LUT2)             0.171 r     2.887
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg3_syn_48.ic net  (fanout = 12)      0.477 r     3.364
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg3_syn_48.ofb cell (LUT3)             0.156 r     3.520
 PPU/u_topBackGroundDraw/u_nameTableRam/writeEn_sel[3]_syn_4.ib net  (fanout = 4)       1.091 r     4.611
 PPU/u_topBackGroundDraw/u_nameTableRam/writeEn_sel[3]_syn_4.ofb cell (LUT5)             0.251 r     4.862
 u_ahb_cnn/u_ov5640_hdmi/u_i2c_cfg/init_done_reg_syn_6.ima   net  (fanout = 1)       0.917 r     5.779
 u_ahb_cnn/u_ov5640_hdmi/u_i2c_cfg/init_done_reg_syn_6.ofa   cell (LUT3)             0.297 r     6.076
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.wea net  (fanout = 2)       2.911 r     8.987
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114     path2reg                0.000       8.987
 Arrival time                                                                        8.987                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.481       0.869      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.869
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.366      10.503
 clock uncertainty                                                                  -0.115      10.388
 clock recovergence pessimism                                                       -0.064      10.324
 Required time                                                                      10.324            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.337ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.450 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.wea (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.097ns  (logic 1.304ns, net 6.793ns, 16% logic)                
 Logic Levels:            5 ( LUT3=2 LUT5=1 LUT2=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_19.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ib net  (fanout = 41)      0.743 r     1.698
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_18.ofb cell (LUT4)             0.251 r     1.949
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_19.imb net  (fanout = 46)      0.654 r     2.603
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_19.ofb cell (LUT2)             0.171 r     2.774
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg3_syn_48.ic net  (fanout = 12)      0.477 r     3.251
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg3_syn_48.ofb cell (LUT3)             0.156 r     3.407
 PPU/u_topBackGroundDraw/u_nameTableRam/writeEn_sel[3]_syn_4.ib net  (fanout = 4)       1.091 r     4.498
 PPU/u_topBackGroundDraw/u_nameTableRam/writeEn_sel[3]_syn_4.ofb cell (LUT5)             0.251 r     4.749
 u_ahb_cnn/u_ov5640_hdmi/u_i2c_cfg/init_done_reg_syn_6.ima   net  (fanout = 1)       0.917 r     5.666
 u_ahb_cnn/u_ov5640_hdmi/u_i2c_cfg/init_done_reg_syn_6.ofa   cell (LUT3)             0.297 r     5.963
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.wea net  (fanout = 2)       2.911 r     8.874
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114     path2reg                0.000       8.874
 Arrival time                                                                        8.874                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.481       0.869      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.869
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.366      10.503
 clock uncertainty                                                                  -0.115      10.388
 clock recovergence pessimism                                                       -0.064      10.324
 Required time                                                                      10.324            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.450ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.490 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.wea (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.057ns  (logic 1.634ns, net 6.423ns, 20% logic)                
 Logic Levels:            6 ( LUT5=3 LUT3=1 LUT2=1 LUT4=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.461       0.777      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.777
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg0_syn_25.oqb clk2q                   0.178 r     0.955
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_9.ic net  (fanout = 25)      0.853 r     1.808
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_9.ofb cell (LUT4)             0.156 r     1.964
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_11.imb net  (fanout = 48)      0.408 r     2.372
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_11.ofb cell (LUT2)             0.171 r     2.543
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_reg_syn_6.ia net  (fanout = 10)      0.377 r     2.920
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_reg_syn_6.ofb cell (LUT5)             0.249 r     3.169
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_11.ia net  (fanout = 1)       0.444 r     3.613
 PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_11.ofa cell (LUT5)             0.334 r     3.947
 PPU/u_topBackGroundDraw/u_nameTableRam/writeEn_sel[3]_syn_4.ia net  (fanout = 25)      0.513 r     4.460
 PPU/u_topBackGroundDraw/u_nameTableRam/writeEn_sel[3]_syn_4.ofb cell (LUT5)             0.249 r     4.709
 u_ahb_cnn/u_ov5640_hdmi/u_i2c_cfg/init_done_reg_syn_6.ima   net  (fanout = 1)       0.917 r     5.626
 u_ahb_cnn/u_ov5640_hdmi/u_i2c_cfg/init_done_reg_syn_6.ofa   cell (LUT3)             0.297 r     5.923
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.wea net  (fanout = 2)       2.911 r     8.834
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114     path2reg                0.000       8.834
 Arrival time                                                                        8.834                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.608      -2.575                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.657      -0.918      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.306      -0.612                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_114.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.481       0.869      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                 10.000      10.869
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.366      10.503
 clock uncertainty                                                                  -0.115      10.388
 clock recovergence pessimism                                                       -0.064      10.324
 Required time                                                                      10.324            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.490ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PPU/u_topBackGroundDraw/u_backTileDraw/reg2_syn_51 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.183 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_backTileDraw/reg2_syn_54.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_backTileDraw/reg2_syn_51.ima (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.320ns  (logic 0.169ns, net 0.151ns, 52% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -1.703      -1.261                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     0.705      -0.556      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.146      -0.410                    
 PPU/u_topBackGroundDraw/u_backTileDraw/reg2_syn_54.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     0.701       0.291      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.291
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_backTileDraw/reg2_syn_54.oqb      clk2q                   0.096 r     0.387
 PPU/u_topBackGroundDraw/u_backTileDraw/reg2_syn_51.ima      net  (fanout = 2)       0.151 r     0.538
 PPU/u_topBackGroundDraw/u_backTileDraw/reg2_syn_51          path2rega               0.073       0.611
 Arrival time                                                                        0.611                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -1.777      -1.334                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     0.737      -0.597      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.153      -0.444                    
 PPU/u_topBackGroundDraw/u_backTileDraw/reg2_syn_51.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     0.791       0.347      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                  0.000       0.347
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       0.369
 clock uncertainty                                                                   0.025       0.394
 clock recovergence pessimism                                                        0.034       0.428
 Required time                                                                       0.428            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.183ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_89 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.189 ns                                                        
 Start Point:             PPU/u_topSpriteDraw/eightRam_inst/reg1_syn_1232.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_89.addrb[8] (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.301ns  (logic 0.091ns, net 0.210ns, 30% logic)                
 Logic Levels:            1 ( ERAM=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -1.703      -1.261                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     0.705      -0.556      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.146      -0.410                    
 PPU/u_topSpriteDraw/eightRam_inst/reg1_syn_1232.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     0.752       0.342      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.342
---------------------------------------------------------------------------------------------------------
 PPU/u_topSpriteDraw/eightRam_inst/reg1_syn_1232.oqa         clk2q                   0.091 r     0.433
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_89.addrb[8] net  (fanout = 4)       0.210 r     0.643
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_89      path2reg (ERAM)         0.000       0.643
 Arrival time                                                                        0.643                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -1.777      -1.334                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     0.737      -0.597      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.153      -0.444                    
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread1_syn_89.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     0.843       0.399      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                  0.000       0.399
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.045       0.444
 clock uncertainty                                                                   0.000       0.444
 clock recovergence pessimism                                                        0.010       0.454
 Required time                                                                       0.454            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.189ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_46 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.194 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_46.clk (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_46.imb (rising edge triggered by clock clk_100MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.216ns  (logic 0.166ns, net 0.050ns, 76% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -1.703      -1.261                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     0.705      -0.556      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.146      -0.410                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_46.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     0.701       0.291      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.291
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_46.oqa        clk2q                   0.091 r     0.382
 PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_46.imb        net  (fanout = 8)       0.050 r     0.432
 PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_46            path2regb               0.075       0.507
 Arrival time                                                                        0.507                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -1.777      -1.334                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     0.737      -0.597      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.153      -0.444                    
 PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_46.clk (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     0.733       0.289      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 capture clock edge                                                                  0.000       0.289
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       0.311
 clock uncertainty                                                                   0.000       0.311
 clock recovergence pessimism                                                        0.002       0.313
 Required time                                                                       0.313            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.194ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_25p2MHz                                              
Clock = clk_25p2MHz, period 40ns, rising at 10ns, falling at 30ns

362 endpoints analyzed totally, and 13607232 paths analyzed
7 errors detected : 7 setup errors (TNS = -0.607), 0 hold errors (TNS = 0.000)
Minimum period is 40.41ns
---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12 (1468840 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.410 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_60.clkb (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.imf (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         10.226ns  (logic 3.654ns, net 6.572ns, 35% logic)               
 Logic Levels:            11 ( LUT6=6 LUT4=1 LUT2=1 F7MUX=1 F78MUX=1 LUT5=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_60.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.559       0.875      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.875
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_60.dob[4] clk2q                   1.887 r     2.762
 PPU/u_topBackGroundDraw/u_backGroundTileRom/backTileIndex[5]_syn_48.imf net  (fanout = 19)      1.333 r     4.095
 PPU/u_topBackGroundDraw/u_backGroundTileRom/backTileIndex[5]_syn_48.ofb cell (LUT6)             0.092 r     4.187
 PPU/u_topBackGroundDraw/u_backGroundTileRom/ramread0_syn_3217.ic net  (fanout = 28)      1.811 r     5.998
 PPU/u_topBackGroundDraw/u_backGroundTileRom/ramread0_syn_3217.ofb cell (LUT6)             0.218 r     6.216
 PPU/u_topBackGroundDraw/u_backTileDraw/backTileDataI[117]_syn_2.ie net  (fanout = 1)       0.377 r     6.593
 PPU/u_topBackGroundDraw/u_backTileDraw/backTileDataI[117]_syn_2.ofb cell (LUT6)             0.146 r     6.739
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_147.ib      net  (fanout = 1)       0.408 r     7.147
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_147.relut6  cell (LUT6)             0.250 r     7.397
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_150.muxi[1] net  (fanout = 1)       0.000 f     7.397
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_150.f8muxo  cell (F78MUX)           0.123 r     7.520
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_148.f78i    net  (fanout = 1)       0.000 f     7.520
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_148.ofa     cell                    0.065 r     7.585
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_157.id      net  (fanout = 1)       0.326 r     7.911
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_157.relut6  cell (LUT6)             0.168 r     8.079
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_158.muxi[1] net  (fanout = 1)       0.000 f     8.079
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_158.muxo    cell (F7MUX)            0.058 r     8.137
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_156.f78i    net  (fanout = 1)       0.000 f     8.137
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_156.ofa     cell                    0.065 r     8.202
 u_u_syn_1.ie                                                net  (fanout = 11)      1.108 r     9.310
 u_u_syn_1.ofb                                               cell (LUT5)             0.101 r     9.411
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_131.ic net  (fanout = 2)       0.459 r     9.870
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_131.ofb cell (LUT2)             0.156 r    10.026
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_132.ic net  (fanout = 1)       0.417 r    10.443
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_132.ofb cell (LUT4)             0.156 r    10.599
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.imf   net  (fanout = 1)       0.333 r    10.932
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12       path2regb (LUT6)        0.169      11.101
 Arrival time                                                                       11.101                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.471       0.859      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.859
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.799
 clock uncertainty                                                                  -0.115      10.684
 clock recovergence pessimism                                                        0.007      10.691
 Required time                                                                      10.691            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.410ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.403 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.clkb (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.imf (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         10.221ns  (logic 3.708ns, net 6.513ns, 36% logic)               
 Logic Levels:            11 ( LUT6=6 LUT4=1 LUT2=1 F7MUX=1 F78MUX=1 LUT5=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.557       0.873      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.873
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.dob[4] clk2q                   1.887 r     2.760
 PPU/u_topBackGroundDraw/u_backGroundTileRom/backTileIndex[5]_syn_48.ie net  (fanout = 19)      1.274 r     4.034
 PPU/u_topBackGroundDraw/u_backGroundTileRom/backTileIndex[5]_syn_48.ofb cell (LUT6)             0.146 r     4.180
 PPU/u_topBackGroundDraw/u_backGroundTileRom/ramread0_syn_3217.ic net  (fanout = 28)      1.811 r     5.991
 PPU/u_topBackGroundDraw/u_backGroundTileRom/ramread0_syn_3217.ofb cell (LUT6)             0.218 r     6.209
 PPU/u_topBackGroundDraw/u_backTileDraw/backTileDataI[117]_syn_2.ie net  (fanout = 1)       0.377 r     6.586
 PPU/u_topBackGroundDraw/u_backTileDraw/backTileDataI[117]_syn_2.ofb cell (LUT6)             0.146 r     6.732
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_147.ib      net  (fanout = 1)       0.408 r     7.140
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_147.relut6  cell (LUT6)             0.250 r     7.390
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_150.muxi[1] net  (fanout = 1)       0.000 f     7.390
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_150.f8muxo  cell (F78MUX)           0.123 r     7.513
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_148.f78i    net  (fanout = 1)       0.000 f     7.513
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_148.ofa     cell                    0.065 r     7.578
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_157.id      net  (fanout = 1)       0.326 r     7.904
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_157.relut6  cell (LUT6)             0.168 r     8.072
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_158.muxi[1] net  (fanout = 1)       0.000 f     8.072
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_158.muxo    cell (F7MUX)            0.058 r     8.130
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_156.f78i    net  (fanout = 1)       0.000 f     8.130
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_156.ofa     cell                    0.065 r     8.195
 u_u_syn_1.ie                                                net  (fanout = 11)      1.108 r     9.303
 u_u_syn_1.ofb                                               cell (LUT5)             0.101 r     9.404
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_131.ic net  (fanout = 2)       0.459 r     9.863
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_131.ofb cell (LUT2)             0.156 r    10.019
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_132.ic net  (fanout = 1)       0.417 r    10.436
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_132.ofb cell (LUT4)             0.156 r    10.592
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.imf   net  (fanout = 1)       0.333 r    10.925
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12       path2regb (LUT6)        0.169      11.094
 Arrival time                                                                       11.094                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.471       0.859      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.859
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.799
 clock uncertainty                                                                  -0.115      10.684
 clock recovergence pessimism                                                        0.007      10.691
 Required time                                                                      10.691            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.403ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.376 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.clkb (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.imf (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         10.194ns  (logic 3.866ns, net 6.328ns, 37% logic)               
 Logic Levels:            11 ( LUT6=6 LUT4=1 LUT2=1 F7MUX=1 F78MUX=1 LUT5=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.557       0.873      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.873
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.dob[1] clk2q                   1.887 r     2.760
 PPU/u_topBackGroundDraw/u_backGroundTileRom/backTileIndex[1]_syn_44.id net  (fanout = 19)      1.443 r     4.203
 PPU/u_topBackGroundDraw/u_backGroundTileRom/backTileIndex[1]_syn_44.ofb cell (LUT6)             0.168 r     4.371
 PPU/u_topBackGroundDraw/u_backGroundTileRom/ramread0_syn_3081.ia net  (fanout = 30)      1.121 r     5.492
 PPU/u_topBackGroundDraw/u_backGroundTileRom/ramread0_syn_3081.ofb cell (LUT6)             0.247 r     5.739
 PPU/u_topBackGroundDraw/u_backTileDraw/backTileDataI[4]_syn_2.id net  (fanout = 1)       0.338 r     6.077
 PPU/u_topBackGroundDraw/u_backTileDraw/backTileDataI[4]_syn_2.ofb cell (LUT6)             0.168 r     6.245
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_60.ia       net  (fanout = 1)       0.467 r     6.712
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_60.relut6   cell (LUT6)             0.247 r     6.959
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_63.muxi[1]  net  (fanout = 1)       0.000 f     6.959
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_63.f8muxo   cell (F78MUX)           0.123 r     7.082
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_61.f78i     net  (fanout = 1)       0.000 f     7.082
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_61.ofa      cell                    0.065 r     7.147
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_156.ia      net  (fanout = 2)       0.642 r     7.789
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_156.relut6  cell (LUT6)             0.247 r     8.036
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_158.muxi[0] net  (fanout = 1)       0.000 f     8.036
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_158.muxo    cell (F7MUX)            0.067 r     8.103
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_156.f78i    net  (fanout = 1)       0.000 f     8.103
 PPU/u_topBackGroundDraw/u_backTileDraw/mux1_syn_156.ofa     cell                    0.065 r     8.168
 u_u_syn_1.ie                                                net  (fanout = 11)      1.108 r     9.276
 u_u_syn_1.ofb                                               cell (LUT5)             0.101 r     9.377
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_131.ic net  (fanout = 2)       0.459 r     9.836
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_131.ofb cell (LUT2)             0.156 r     9.992
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_132.ic net  (fanout = 1)       0.417 r    10.409
 PPU/u_topBackGroundDraw/u_backTileDraw/paletteBackground_inst/ramread0_syn_132.ofb cell (LUT4)             0.156 r    10.565
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.imf   net  (fanout = 1)       0.333 r    10.898
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12       path2regb (LUT6)        0.169      11.067
 Arrival time                                                                       11.067                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.471       0.859      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.859
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.799
 clock uncertainty                                                                  -0.115      10.684
 clock recovergence pessimism                                                        0.007      10.691
 Required time                                                                      10.691            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.376ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12 (915354 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.176 ns                                                        
 Start Point:             PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.clkb (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.imf (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.920ns  (logic 3.573ns, net 6.347ns, 36% logic)                
 Logic Levels:            11 ( LUT6=7 LUT4=1 F7MUX=1 LUT3=1 F78MUX=1 )                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.654       0.970      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.970
---------------------------------------------------------------------------------------------------------
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.doa[4] clk2q                   1.887 r     2.857
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_139.ia net  (fanout = 1)       1.987 r     4.844
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_139.relut6 cell (LUT6)             0.247 r     5.091
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_140.muxi[3] net  (fanout = 1)       0.000 f     5.091
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_140.f8muxo cell (F78MUX)           0.107 r     5.198
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_138.f78i net  (fanout = 1)       0.000 f     5.198
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_138.ofa cell                    0.065 r     5.263
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.ic net  (fanout = 2)       1.110 r     6.373
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.relut6 cell (LUT6)             0.218 r     6.591
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_118.muxi[0] net  (fanout = 1)       0.000 f     6.591
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_118.muxo cell (F7MUX)            0.067 r     6.658
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.f78i net  (fanout = 1)       0.000 f     6.658
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.ofa cell                    0.065 r     6.723
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_462.ie net  (fanout = 14)      0.393 r     7.116
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_462.ofb cell (LUT6)             0.146 r     7.262
 PPU/u_topSpriteDraw/tiltDraw_inst[6]$u_tileDraw/paletteSprite_inst/ramread0_syn_218.ie net  (fanout = 23)      0.418 r     7.680
 PPU/u_topSpriteDraw/tiltDraw_inst[6]$u_tileDraw/paletteSprite_inst/ramread0_syn_218.ofb cell (LUT4)             0.101 r     7.781
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_518.imf net  (fanout = 3)       0.239 r     8.020
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_518.ofb cell (LUT6)             0.092 r     8.112
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_527.imf net  (fanout = 1)       0.574 r     8.686
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_527.ofb cell (LUT6)             0.092 r     8.778
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/din[6]_syn_53.imb net  (fanout = 11)      0.680 r     9.458
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/din[6]_syn_53.ofb cell (LUT3)             0.171 r     9.629
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/din[6]_syn_71.ie  net  (fanout = 2)       0.502 r    10.131
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/din[6]_syn_71.ofb cell (LUT6)             0.146 r    10.277
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.imf   net  (fanout = 2)       0.444 r    10.721
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12       path2regb (LUT6)        0.169      10.890
 Arrival time                                                                       10.890                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.469       0.857      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.797
 clock uncertainty                                                                  -0.090      10.707
 clock recovergence pessimism                                                        0.007      10.714
 Required time                                                                      10.714            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.176ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.114 ns                                                        
 Start Point:             PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.clkb (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.imf (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.858ns  (logic 3.523ns, net 6.335ns, 35% logic)                
 Logic Levels:            11 ( LUT6=5 LUT4=2 LUT5=2 F7MUX=1 F78MUX=1 )                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.654       0.970      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.970
---------------------------------------------------------------------------------------------------------
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.doa[4] clk2q                   1.887 r     2.857
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_139.ia net  (fanout = 1)       1.987 r     4.844
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_139.relut6 cell (LUT6)             0.247 r     5.091
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_140.muxi[3] net  (fanout = 1)       0.000 f     5.091
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_140.f8muxo cell (F78MUX)           0.107 r     5.198
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_138.f78i net  (fanout = 1)       0.000 f     5.198
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_138.ofa cell                    0.065 r     5.263
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.ic net  (fanout = 2)       1.110 r     6.373
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.relut6 cell (LUT6)             0.218 r     6.591
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_118.muxi[0] net  (fanout = 1)       0.000 f     6.591
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_118.muxo cell (F7MUX)            0.067 r     6.658
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.f78i net  (fanout = 1)       0.000 f     6.658
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.ofa cell                    0.065 r     6.723
 PPU/u_topSpriteDraw/tiltDraw_inst[2]$u_tileDraw/paletteSprite_inst/ramread0_syn_217.ic net  (fanout = 14)      1.063 r     7.786
 PPU/u_topSpriteDraw/tiltDraw_inst[2]$u_tileDraw/paletteSprite_inst/ramread0_syn_217.ofb cell (LUT5)             0.156 r     7.942
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/paletteSprite_inst/ramread0_syn_230.ie net  (fanout = 1)       0.121 r     8.063
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/paletteSprite_inst/ramread0_syn_230.ofb cell (LUT4)             0.101 r     8.164
 PPU/u_topSpriteDraw/tiltDraw_inst[2]$u_tileDraw/paletteSprite_inst/ramread0_syn_225.ie net  (fanout = 1)       0.443 r     8.607
 PPU/u_topSpriteDraw/tiltDraw_inst[2]$u_tileDraw/paletteSprite_inst/ramread0_syn_225.ofb cell (LUT5)             0.101 r     8.708
 u_u17_syn_1.imf                                             net  (fanout = 1)       0.425 r     9.133
 u_u17_syn_1.ofb                                             cell (LUT6)             0.092 r     9.225
 PPU/u_topSpriteDraw/eightRam_inst/IsGameWindowDealy0_reg_syn_6.ic net  (fanout = 6)       0.239 r     9.464
 PPU/u_topSpriteDraw/eightRam_inst/IsGameWindowDealy0_reg_syn_6.ofb cell (LUT4)             0.156 r     9.620
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/din[6]_syn_71.imf net  (fanout = 9)       0.503 r    10.123
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/din[6]_syn_71.ofb cell (LUT6)             0.092 r    10.215
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.imf   net  (fanout = 2)       0.444 r    10.659
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12       path2regb (LUT6)        0.169      10.828
 Arrival time                                                                       10.828                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.469       0.857      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.797
 clock uncertainty                                                                  -0.090      10.707
 clock recovergence pessimism                                                        0.007      10.714
 Required time                                                                      10.714            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.114ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.087 ns                                                        
 Start Point:             PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.clkb (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.imf (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.831ns  (logic 3.519ns, net 6.312ns, 35% logic)                
 Logic Levels:            11 ( LUT6=7 LUT4=1 F7MUX=1 LUT3=1 F78MUX=1 )                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.654       0.970      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.970
---------------------------------------------------------------------------------------------------------
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.doa[4] clk2q                   1.887 r     2.857
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_139.ia net  (fanout = 1)       1.987 r     4.844
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_139.relut6 cell (LUT6)             0.247 r     5.091
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_140.muxi[3] net  (fanout = 1)       0.000 f     5.091
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_140.f8muxo cell (F78MUX)           0.107 r     5.198
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_138.f78i net  (fanout = 1)       0.000 f     5.198
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_138.ofa cell                    0.065 r     5.263
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_196.ic net  (fanout = 2)       1.082 r     6.345
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_196.relut6 cell (LUT6)             0.218 r     6.563
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_198.muxi[0] net  (fanout = 1)       0.000 f     6.563
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_198.muxo cell (F7MUX)            0.067 r     6.630
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_196.f78i net  (fanout = 1)       0.000 f     6.630
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_196.ofa cell                    0.065 r     6.695
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_462.imf net  (fanout = 14)      0.386 r     7.081
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_462.ofb cell (LUT6)             0.092 r     7.173
 PPU/u_topSpriteDraw/tiltDraw_inst[6]$u_tileDraw/paletteSprite_inst/ramread0_syn_218.ie net  (fanout = 23)      0.418 r     7.591
 PPU/u_topSpriteDraw/tiltDraw_inst[6]$u_tileDraw/paletteSprite_inst/ramread0_syn_218.ofb cell (LUT4)             0.101 r     7.692
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_518.imf net  (fanout = 3)       0.239 r     7.931
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_518.ofb cell (LUT6)             0.092 r     8.023
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_527.imf net  (fanout = 1)       0.574 r     8.597
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_527.ofb cell (LUT6)             0.092 r     8.689
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/din[6]_syn_53.imb net  (fanout = 11)      0.680 r     9.369
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/din[6]_syn_53.ofb cell (LUT3)             0.171 r     9.540
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/din[6]_syn_71.ie  net  (fanout = 2)       0.502 r    10.042
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/din[6]_syn_71.ofb cell (LUT6)             0.146 r    10.188
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.imf   net  (fanout = 2)       0.444 r    10.632
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12       path2regb (LUT6)        0.169      10.801
 Arrival time                                                                       10.801                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.469       0.857      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.797
 clock uncertainty                                                                  -0.090      10.707
 clock recovergence pessimism                                                        0.007      10.714
 Required time                                                                      10.714            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.087ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12 (797338 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.021 ns                                                        
 Start Point:             PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.clkb (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.ie (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.765ns  (logic 3.479ns, net 6.286ns, 35% logic)                
 Logic Levels:            11 ( LUT5=4 LUT6=4 LUT4=1 F7MUX=1 F78MUX=1 )                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.654       0.970      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.970
---------------------------------------------------------------------------------------------------------
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread6_syn_48.doa[4] clk2q                   1.887 r     2.857
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_139.ia net  (fanout = 1)       1.987 r     4.844
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_139.relut6 cell (LUT6)             0.247 r     5.091
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_140.muxi[3] net  (fanout = 1)       0.000 f     5.091
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_140.f8muxo cell (F78MUX)           0.107 r     5.198
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_138.f78i net  (fanout = 1)       0.000 f     5.198
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux0_syn_138.ofa cell                    0.065 r     5.263
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.ic net  (fanout = 2)       1.110 r     6.373
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.relut6 cell (LUT6)             0.218 r     6.591
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_118.muxi[0] net  (fanout = 1)       0.000 f     6.591
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_118.muxo cell (F7MUX)            0.067 r     6.658
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.f78i net  (fanout = 1)       0.000 f     6.658
 PPU/u_topSpriteDraw/tiltDraw_inst[4]$u_tileDraw/mux1_syn_116.ofa cell                    0.065 r     6.723
 PPU/u_topSpriteDraw/tiltDraw_inst[2]$u_tileDraw/paletteSprite_inst/ramread0_syn_217.ic net  (fanout = 14)      1.063 r     7.786
 PPU/u_topSpriteDraw/tiltDraw_inst[2]$u_tileDraw/paletteSprite_inst/ramread0_syn_217.ofb cell (LUT5)             0.156 r     7.942
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/paletteSprite_inst/ramread0_syn_230.ie net  (fanout = 1)       0.121 r     8.063
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/paletteSprite_inst/ramread0_syn_230.ofb cell (LUT4)             0.101 r     8.164
 PPU/u_topSpriteDraw/tiltDraw_inst[2]$u_tileDraw/paletteSprite_inst/ramread0_syn_225.ie net  (fanout = 1)       0.443 r     8.607
 PPU/u_topSpriteDraw/tiltDraw_inst[2]$u_tileDraw/paletteSprite_inst/ramread0_syn_225.ofb cell (LUT5)             0.101 r     8.708
 u_u17_syn_1.imf                                             net  (fanout = 1)       0.425 r     9.133
 u_u17_syn_1.ofb                                             cell (LUT6)             0.092 r     9.225
 PPU/u_topBackGroundDraw/u_backTileDraw/reg3_syn_26.ie       net  (fanout = 6)       0.353 r     9.578
 PPU/u_topBackGroundDraw/u_backTileDraw/reg3_syn_26.ofb      cell (LUT5)             0.101 r     9.679
 u_u23_syn_1.imf                                             net  (fanout = 1)       0.433 r    10.112
 u_u23_syn_1.ofb                                             cell (LUT6)             0.092 r    10.204
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.ie    net  (fanout = 1)       0.351 r    10.555
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12       path2regb (LUT5)        0.180      10.735
 Arrival time                                                                       10.735                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.469       0.857      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.797
 clock uncertainty                                                                  -0.090      10.707
 clock recovergence pessimism                                                        0.007      10.714
 Required time                                                                      10.714            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.021ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.029 ns                                                        
 Start Point:             PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.clkb (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.ie (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.812ns  (logic 3.498ns, net 6.314ns, 35% logic)                
 Logic Levels:            9 ( LUT6=6 LUT5=2 F78MUX=1 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.clkb (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.557       0.873      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.873
---------------------------------------------------------------------------------------------------------
 PPU/u_topBackGroundDraw/u_nameTableRam/ramread0_syn_78.dob[2] clk2q                   1.887 r     2.760
 PPU/u_topBackGroundDraw/u_backGroundTileRom/backTileIndex[2]_syn_54.ic net  (fanout = 19)      1.094 r     3.854
 PPU/u_topBackGroundDraw/u_backGroundTileRom/backTileIndex[2]_syn_54.ofb cell (LUT6)             0.218 r     4.072
 PPU/u_topBackGroundDraw/u_backGroundTileRom/ramread0_syn_3314.imf net  (fanout = 14)      1.859 r     5.931
 PPU/u_topBackGroundDraw/u_backGroundTileRom/ramread0_syn_3314.ofb cell (LUT6)             0.092 r     6.023
 PPU/u_topBackGroundDraw/u_backTileDraw/backTileDataI[48]_syn_2.imf net  (fanout = 1)       0.349 r     6.372
 PPU/u_topBackGroundDraw/u_backTileDraw/backTileDataI[48]_syn_2.ofb cell (LUT6)             0.092 r     6.464
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_89.ia       net  (fanout = 1)       0.511 r     6.975
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_89.relut6   cell (LUT6)             0.247 r     7.222
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_93.muxi[0]  net  (fanout = 1)       0.000 f     7.222
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_93.f8muxo   cell (F78MUX)           0.132 r     7.354
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_91.f78i     net  (fanout = 1)       0.000 f     7.354
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_91.ofa      cell                    0.065 r     7.419
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_99.id       net  (fanout = 2)       1.034 r     8.453
 PPU/u_topBackGroundDraw/u_backTileDraw/mux0_syn_99.ofb      cell (LUT6)             0.168 r     8.621
 PPU/u_topBackGroundDraw/u_backTileDraw/reg3_syn_24.ia       net  (fanout = 12)      0.658 r     9.279
 PPU/u_topBackGroundDraw/u_backTileDraw/reg3_syn_24.ofb      cell (LUT5)             0.249 r     9.528
 u_u23_syn_1.id                                              net  (fanout = 2)       0.458 r     9.986
 u_u23_syn_1.ofb                                             cell (LUT6)             0.168 r    10.154
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.ie    net  (fanout = 1)       0.351 r    10.505
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12       path2regb (LUT5)        0.180      10.685
 Arrival time                                                                       10.685                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.469       0.857      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.797
 clock uncertainty                                                                  -0.090      10.707
 clock recovergence pessimism                                                        0.007      10.714
 Required time                                                                      10.714            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.029ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.063 ns                                                        
 Start Point:             PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_130.clka (rising edge triggered by clock clk_100MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.imb (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.777ns  (logic 3.537ns, net 6.240ns, 36% logic)                
 Logic Levels:            10 ( LUT6=5 LUT5=2 LUT2=1 F7MUX=1 F78MUX=1 )                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[0]                                  cell (PLL)             -3.794      -2.754                    
 u_clk_pll/bufg_feedback.clkin[0] (u_clk_pll/clk0_buf)       net                     1.747      -1.007      ../../al_ip/clk_pll.v(39)
 u_clk_pll/bufg_feedback.clkout                              cell (GCLK)             0.323      -0.684                    
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_130.clka (PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw) net                     1.558       0.874      ../../../RTL/src/game/PPU/backGround/nameTableRam.v(25)
 launch clock edge                                                                   0.000       0.874
---------------------------------------------------------------------------------------------------------
 PPU/u_topSpriteDraw/spriteTileRom_inst/ramread7_syn_130.doa[6] clk2q                   1.887 r     2.761
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_189.id net  (fanout = 1)       2.476 r     5.237
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_189.relut6 cell (LUT6)             0.168 r     5.405
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_190.muxi[3] net  (fanout = 1)       0.000 f     5.405
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_190.f8muxo cell (F78MUX)           0.107 r     5.512
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_188.f78i net  (fanout = 1)       0.000 f     5.512
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_188.ofa cell                    0.065 r     5.577
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_197.id net  (fanout = 2)       0.582 r     6.159
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_197.relut6 cell (LUT6)             0.168 r     6.327
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_198.muxi[1] net  (fanout = 1)       0.000 f     6.327
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_198.muxo cell (F7MUX)            0.058 r     6.385
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_196.f78i net  (fanout = 1)       0.000 f     6.385
 PPU/u_topSpriteDraw/tiltDraw_inst[5]$u_tileDraw/mux0_syn_196.ofa cell                    0.065 r     6.450
 PPU/u_topSpriteDraw/spriteRam_inst/reg0_syn_155.ic          net  (fanout = 18)      0.696 r     7.146
 PPU/u_topSpriteDraw/spriteRam_inst/reg0_syn_155.ofb         cell (LUT5)             0.156 r     7.302
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_492.ie net  (fanout = 4)       0.655 r     7.957
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_492.ofb cell (LUT6)             0.146 r     8.103
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_536.id net  (fanout = 1)       0.549 r     8.652
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/din[6]_syn_536.ofb cell (LUT6)             0.168 r     8.820
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg1_syn_30.ic    net  (fanout = 4)       0.354 r     9.174
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg1_syn_30.ofb   cell (LUT2)             0.156 r     9.330
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg1_syn_25.ie    net  (fanout = 8)       0.807 r    10.137
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg1_syn_25.ofb   cell (LUT6)             0.146 r    10.283
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.imb   net  (fanout = 1)       0.121 r    10.404
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12       path2regb (LUT5)        0.247      10.651
 Arrival time                                                                       10.651                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg4_syn_12.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.469       0.857      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.797
 clock uncertainty                                                                  -0.090      10.707
 clock recovergence pessimism                                                        0.007      10.714
 Required time                                                                      10.714            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.063ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.189 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.imb (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.211ns  (logic 0.166ns, net 0.045ns, 78% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.756       0.346      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.346
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqa clk2q                   0.091 r    10.437
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.imb net  (fanout = 1)       0.045 r    10.482
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4 path2regb               0.075      10.557
 Arrival time                                                                       10.557                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.791       0.347      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.347
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      10.369
 clock uncertainty                                                                   0.000      10.369
 clock recovergence pessimism                                                       -0.001      10.368
 Required time                                                                      10.368            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.189ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/de_reg_reg_syn_7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.190 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/de_reg_reg_syn_7.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/de_reg_reg_syn_7.ima (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.212ns  (logic 0.169ns, net 0.043ns, 79% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/de_reg_reg_syn_7.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.700       0.290      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.290
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/de_reg_reg_syn_7.oqb clk2q                   0.096 r    10.386
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/de_reg_reg_syn_7.ima net  (fanout = 1)       0.043 r    10.429
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/de_reg_reg_syn_7  path2rega               0.073      10.502
 Arrival time                                                                       10.502                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/de_reg_reg_syn_7.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.732       0.288      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.288
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      10.310
 clock uncertainty                                                                   0.000      10.310
 clock recovergence pessimism                                                        0.002      10.312
 Required time                                                                      10.312            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.190ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.214 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.ie (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.236ns  (logic 0.188ns, net 0.048ns, 79% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.700       0.290      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.290
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.oqb    clk2q                   0.096 r    10.386
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.ie     net  (fanout = 9)       0.048 r    10.434
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51        path2regb (LUT3)        0.092      10.526
 Arrival time                                                                       10.526                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.732       0.288      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.288
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      10.310
 clock uncertainty                                                                   0.000      10.310
 clock recovergence pessimism                                                        0.002      10.312
 Required time                                                                      10.312            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.214ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.550 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.imb (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.572ns  (logic 0.273ns, net 0.299ns, 47% logic)                
 Logic Levels:            2 ( LUT3=1 LUT6=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.700       0.290      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.290
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.oqa    clk2q                   0.091 r    10.381
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/cnt_v_b2[9]_syn_4.imf net  (fanout = 6)       0.150 r    10.531
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/cnt_v_b2[9]_syn_4.ofb cell (LUT6)             0.048 r    10.579
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.imb    net  (fanout = 3)       0.149 r    10.728
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51        path2regb (LUT3)        0.134      10.862
 Arrival time                                                                       10.862                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.732       0.288      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.288
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      10.310
 clock uncertainty                                                                   0.000      10.310
 clock recovergence pessimism                                                        0.002      10.312
 Required time                                                                      10.312            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.550ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.747 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_53.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.imb (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.769ns  (logic 0.315ns, net 0.454ns, 40% logic)                
 Logic Levels:            2 ( LUT3=1 LUT6=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_53.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.700       0.290      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.290
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_53.oqb    clk2q                   0.096 r    10.386
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/cnt_v_b2[9]_syn_4.id net  (fanout = 9)       0.305 r    10.691
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/cnt_v_b2[9]_syn_4.ofb cell (LUT6)             0.085 r    10.776
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.imb    net  (fanout = 3)       0.149 r    10.925
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51        path2regb (LUT3)        0.134      11.059
 Arrival time                                                                       11.059                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_ppu_video_driver/reg1_syn_51.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.732       0.288      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.288
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      10.310
 clock uncertainty                                                                   0.000      10.310
 clock recovergence pessimism                                                        0.002      10.312
 Required time                                                                      10.312            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.747ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  35.892 ns                                                       
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_47.asr (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.954ns  (logic 0.178ns, net 3.776ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.560       0.876      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.876
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.178 r    11.054
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_47.asr   net  (fanout = 33)      3.776 r    14.830
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_47       path2reg                0.000      14.830
 Arrival time                                                                       14.830                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_47.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.470       0.858      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      50.858
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      50.909
 clock uncertainty                                                                  -0.115      50.794
 clock recovergence pessimism                                                       -0.072      50.722
 Required time                                                                      50.722            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.892ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  36.185 ns                                                       
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_44.asr (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.667ns  (logic 0.178ns, net 3.489ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.560       0.876      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.876
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.178 r    11.054
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_44.asr   net  (fanout = 33)      3.489 r    14.543
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_44       path2reg                0.000      14.543
 Arrival time                                                                       14.543                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/reg2_syn_44.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.476       0.864      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      50.864
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      50.915
 clock uncertainty                                                                  -0.115      50.800
 clock recovergence pessimism                                                       -0.072      50.728
 Required time                                                                      50.728            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.185ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg0_syn_20 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  36.185 ns                                                       
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg0_syn_20.asr (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.667ns  (logic 0.178ns, net 3.489ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.560       0.876      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.876
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.178 r    11.054
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg0_syn_20.asr   net  (fanout = 33)      3.489 r    14.543
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg0_syn_20       path2reg                0.000      14.543
 Arrival time                                                                       14.543                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/reg0_syn_20.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.476       0.864      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 50.000      50.864
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      50.915
 clock uncertainty                                                                  -0.115      50.800
 clock recovergence pessimism                                                       -0.072      50.728
 Required time                                                                      50.728            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.185ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.892 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_57.asr (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.976ns  (logic 0.096ns, net 0.880ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.756       0.346      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.346
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.096 r    10.442
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_57.asr   net  (fanout = 33)      0.880 r    11.322
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_57       path2reg                0.000      11.322
 Arrival time                                                                       11.322                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_57.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.734       0.290      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.290
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      10.371
 clock uncertainty                                                                   0.025      10.396
 clock recovergence pessimism                                                        0.034      10.430
 Required time                                                                      10.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.892ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_55 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.892 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_55.asr (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.976ns  (logic 0.096ns, net 0.880ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.756       0.346      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.346
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.096 r    10.442
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_55.asr   net  (fanout = 33)      0.880 r    11.322
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_55       path2reg                0.000      11.322
 Arrival time                                                                       11.322                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_55.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.734       0.290      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.290
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      10.371
 clock uncertainty                                                                   0.025      10.396
 clock recovergence pessimism                                                        0.034      10.430
 Required time                                                                      10.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.892ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_52 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.892 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_52.asr (rising edge triggered by clock clk_25p2MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.976ns  (logic 0.096ns, net 0.880ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.756       0.346      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.346
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.096 r    10.442
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_52.asr   net  (fanout = 33)      0.880 r    11.322
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_52       path2reg                0.000      11.322
 Arrival time                                                                       11.322                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/reg2_syn_52.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.734       0.290      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 capture clock edge                                                                 10.000      10.290
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      10.371
 clock uncertainty                                                                   0.025      10.396
 clock recovergence pessimism                                                        0.034      10.430
 Required time                                                                      10.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.892ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_125MHz                                               
Clock = clk_125MHz, period 8ns, rising at 2ns, falling at 6ns

128 endpoints analyzed totally, and 386 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 4.948ns
---------------------------------------------------------------------------------------------------------

Paths for end point tmds_data_n[1]_syn_2 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.370 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.clk (rising edge triggered by clock clk_125MHz)
 End Point:               tmds_data_n[1]_syn_2.doq[1] (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.415ns  (logic 0.178ns, net 4.237ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.747      -1.007      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.463       0.779      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.779
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.oqb clk2q                   0.178 r     2.957
 tmds_data_n[1]_syn_2.doq[1]                                 net  (fanout = 2)       4.237 r     7.194
 tmds_data_n[1]_syn_2                                        path2reg                0.000       7.194
 Arrival time                                                                        7.194                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_data_n[1]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.373       0.761      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.761
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      10.751
 clock uncertainty                                                                  -0.115      10.636
 clock recovergence pessimism                                                       -0.072      10.564
 Required time                                                                      10.564            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.370ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.501 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg2_syn_22.clk (rising edge triggered by clock clk_125MHz)
 End Point:               tmds_data_n[1]_syn_2.doq[0] (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.285ns  (logic 0.178ns, net 4.107ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.747      -1.007      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg2_syn_22.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.462       0.778      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.778
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg2_syn_22.oqb clk2q                   0.178 r     2.956
 tmds_data_n[1]_syn_2.doq[0]                                 net  (fanout = 2)       4.107 r     7.063
 tmds_data_n[1]_syn_2                                        path2reg                0.000       7.063
 Arrival time                                                                        7.063                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_data_n[1]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.373       0.761      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.761
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      10.751
 clock uncertainty                                                                  -0.115      10.636
 clock recovergence pessimism                                                       -0.072      10.564
 Required time                                                                      10.564            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.501ns          

---------------------------------------------------------------------------------------------------------

Paths for end point tmds_data_n[2]_syn_2 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     4.004 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_22.clk (rising edge triggered by clock clk_125MHz)
 End Point:               tmds_data_n[2]_syn_2.doq[1] (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.683ns  (logic 0.172ns, net 3.511ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.747      -1.007      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_22.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.463       0.779      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.779
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_22.oqa clk2q                   0.172 r     2.951
 tmds_data_n[2]_syn_2.doq[1]                                 net  (fanout = 2)       3.511 r     6.462
 tmds_data_n[2]_syn_2                                        path2reg                0.000       6.462
 Arrival time                                                                        6.462                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_data_n[2]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.267       0.655      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.655
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      10.645
 clock uncertainty                                                                  -0.115      10.530
 clock recovergence pessimism                                                       -0.064      10.466
 Required time                                                                      10.466            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.004ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.232 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_22.clk (rising edge triggered by clock clk_125MHz)
 End Point:               tmds_data_n[2]_syn_2.doq[0] (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.455ns  (logic 0.178ns, net 3.277ns, 5% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.747      -1.007      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_22.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.463       0.779      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.779
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_22.oqb clk2q                   0.178 r     2.957
 tmds_data_n[2]_syn_2.doq[0]                                 net  (fanout = 2)       3.277 r     6.234
 tmds_data_n[2]_syn_2                                        path2reg                0.000       6.234
 Arrival time                                                                        6.234                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_data_n[2]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.267       0.655      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.655
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      10.645
 clock uncertainty                                                                  -0.115      10.530
 clock recovergence pessimism                                                       -0.064      10.466
 Required time                                                                      10.466            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.232ns          

---------------------------------------------------------------------------------------------------------

Paths for end point tmds_data_p[0]_syn_2 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     4.364 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_22.clk (rising edge triggered by clock clk_125MHz)
 End Point:               tmds_data_p[0]_syn_2.doq[0] (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.327ns  (logic 0.178ns, net 3.149ns, 5% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.747      -1.007      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_22.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.460       0.776      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.776
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_22.oqb clk2q                   0.178 r     2.954
 tmds_data_p[0]_syn_2.doq[0]                                 net  (fanout = 2)       3.149 r     6.103
 tmds_data_p[0]_syn_2                                        path2reg                0.000       6.103
 Arrival time                                                                        6.103                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_data_p[0]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.268       0.656      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.656
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      10.646
 clock uncertainty                                                                  -0.115      10.531
 clock recovergence pessimism                                                       -0.064      10.467
 Required time                                                                      10.467            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.364ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.856 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_22.clk (rising edge triggered by clock clk_125MHz)
 End Point:               tmds_data_p[0]_syn_2.doq[1] (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         2.835ns  (logic 0.172ns, net 2.663ns, 6% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.747      -1.007      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_22.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.460       0.776      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.776
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_22.oqa clk2q                   0.172 r     2.948
 tmds_data_p[0]_syn_2.doq[1]                                 net  (fanout = 2)       2.663 r     5.611
 tmds_data_p[0]_syn_2                                        path2reg                0.000       5.611
 Arrival time                                                                        5.611                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_data_p[0]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.268       0.656      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.656
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.010      10.646
 clock uncertainty                                                                  -0.115      10.531
 clock recovergence pessimism                                                       -0.064      10.467
 Required time                                                                      10.467            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.856ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.206 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg2_syn_25.clk (rising edge triggered by clock clk_125MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.ie (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.228ns  (logic 0.183ns, net 0.045ns, 80% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.705      -0.556      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg2_syn_25.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.702       0.292      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.292
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg2_syn_25.oqa clk2q                   0.091 r     2.383
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.ie net  (fanout = 1)       0.045 r     2.428
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19    path2regb (LUT3)        0.092       2.520
 Arrival time                                                                        2.520                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.737      -0.597      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.734       0.290      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                  2.000       2.290
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       2.312
 clock uncertainty                                                                   0.000       2.312
 clock recovergence pessimism                                                        0.002       2.314
 Required time                                                                       2.314            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.206ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.513 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_clk/reg1_syn_19.clk (rising edge triggered by clock clk_125MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.ia (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.535ns  (logic 0.384ns, net 0.151ns, 71% logic)                
 Logic Levels:            2 ( LUT3=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.705      -0.556      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_clk/reg1_syn_19.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.702       0.292      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.292
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_clk/reg1_syn_19.oqa clk2q                   0.091 r     2.383
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_clk/reg1_syn_19.ia net  (fanout = 2)       0.089 r     2.472
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_clk/reg1_syn_19.ofb cell (LUT3)             0.125 r     2.597
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.ia net  (fanout = 20)      0.062 r     2.659
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19    path2regb (LUT3)        0.168       2.827
 Arrival time                                                                        2.827                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.737      -0.597      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_g/reg1_syn_19.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.734       0.290      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                  2.000       2.290
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       2.312
 clock uncertainty                                                                   0.000       2.312
 clock recovergence pessimism                                                        0.002       2.314
 Required time                                                                       2.314            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.513ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_28 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.209 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_25.clk (rising edge triggered by clock clk_125MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_28.ie (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.231ns  (logic 0.188ns, net 0.043ns, 81% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.705      -0.556      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_25.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.752       0.342      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.342
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_25.oqb clk2q                   0.096 r     2.438
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_28.ie net  (fanout = 1)       0.043 r     2.481
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_28    path2regb (LUT3)        0.092       2.573
 Arrival time                                                                        2.573                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.737      -0.597      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_r/reg2_syn_28.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.787       0.343      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                  2.000       2.343
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       2.365
 clock uncertainty                                                                   0.000       2.365
 clock recovergence pessimism                                                       -0.001       2.364
 Required time                                                                       2.364            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.209ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_28 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.209 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_25.clk (rising edge triggered by clock clk_125MHz)
 End Point:               PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_28.ie (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.231ns  (logic 0.188ns, net 0.043ns, 81% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.705      -0.556      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_25.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.702       0.292      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 launch clock edge                                                                   2.000       2.292
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_25.oqb clk2q                   0.096 r     2.388
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_28.ie net  (fanout = 1)       0.043 r     2.431
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_28    path2regb (LUT3)        0.092       2.523
 Arrival time                                                                        2.523                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.737      -0.597      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/serializer_b/reg2_syn_28.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.734       0.290      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                  2.000       2.290
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       2.312
 clock uncertainty                                                                   0.000       2.312
 clock recovergence pessimism                                                        0.002       2.314
 Required time                                                                       2.314            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.209ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point tmds_data_n[0]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  3.052 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               tmds_data_n[0]_syn_2.rst (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.734ns  (logic 0.178ns, net 4.556ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.560       0.876      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.876
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.178 r    11.054
 tmds_data_n[0]_syn_2.rst                                    net  (fanout = 33)      4.556 r    15.610
 tmds_data_n[0]_syn_2                                        path2reg                0.000      15.610
 Arrival time                                                                       15.610                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_data_n[0]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.365       0.753      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 18.000      18.753
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.017      18.770
 clock uncertainty                                                                  -0.115      18.655
 clock recovergence pessimism                                                        0.007      18.662
 Required time                                                                      18.662            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.052ns          

---------------------------------------------------------------------------------------------------------

Paths for end point tmds_clk_n_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.326 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               tmds_clk_n_syn_2.rst (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.361ns  (logic 0.178ns, net 3.183ns, 5% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.560       0.876      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.876
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.178 r    11.054
 tmds_clk_n_syn_2.rst                                        net  (fanout = 33)      3.183 r    14.237
 tmds_clk_n_syn_2                                            path2reg                0.000      14.237
 Arrival time                                                                       14.237                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_clk_n_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.266       0.654      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 18.000      18.654
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.017      18.671
 clock uncertainty                                                                  -0.115      18.556
 clock recovergence pessimism                                                        0.007      18.563
 Required time                                                                      18.563            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.326ns          

---------------------------------------------------------------------------------------------------------

Paths for end point tmds_clk_p_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.797 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               tmds_clk_p_syn_2.rst (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         2.892ns  (logic 0.178ns, net 2.714ns, 6% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -3.794      -2.754                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     1.560       0.876      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.876
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.178 r    11.054
 tmds_clk_p_syn_2.rst                                        net  (fanout = 33)      2.714 r    13.768
 tmds_clk_p_syn_2                                            path2reg                0.000      13.768
 Arrival time                                                                       13.768                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -3.608      -2.575                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     1.657      -0.918      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 tmds_clk_p_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     1.268       0.656      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 18.000      18.656
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.017      18.673
 clock uncertainty                                                                  -0.115      18.558
 clock recovergence pessimism                                                        0.007      18.565
 Required time                                                                      18.565            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.797ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point tmds_data_n[2]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.128 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               tmds_data_n[2]_syn_2.rst (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         1.105ns  (logic 0.096ns, net 1.009ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.756       0.346      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.346
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.096 r    10.442
 tmds_data_n[2]_syn_2.rst                                    net  (fanout = 33)      1.009 r    11.451
 tmds_data_n[2]_syn_2                                        path2reg                0.000      11.451
 Arrival time                                                                       11.451                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.737      -0.597      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 tmds_data_n[2]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.663       0.219      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.219
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.080      10.299
 clock uncertainty                                                                   0.025      10.324
 clock recovergence pessimism                                                       -0.001      10.323
 Required time                                                                      10.323            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.128ns          

---------------------------------------------------------------------------------------------------------

Paths for end point tmds_data_p[1]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.203 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               tmds_data_p[1]_syn_2.rst (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         1.179ns  (logic 0.096ns, net 1.083ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.756       0.346      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.346
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.096 r    10.442
 tmds_data_p[1]_syn_2.rst                                    net  (fanout = 33)      1.083 r    11.525
 tmds_data_p[1]_syn_2                                        path2reg                0.000      11.525
 Arrival time                                                                       11.525                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.737      -0.597      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 tmds_data_p[1]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.662       0.218      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.218
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.080      10.298
 clock uncertainty                                                                   0.025      10.323
 clock recovergence pessimism                                                       -0.001      10.322
 Required time                                                                      10.322            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.203ns          

---------------------------------------------------------------------------------------------------------

Paths for end point tmds_data_n[1]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.235 ns                                                        
 Start Point:             PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (rising edge triggered by clock clk_25p2MHz)
 End Point:               tmds_data_n[1]_syn_2.rst (rising edge triggered by clock clk_125MHz)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         1.279ns  (logic 0.096ns, net 1.183ns, 7% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[1]                                  cell (PLL)             -1.703      -1.261                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.clk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1) net                     0.756       0.346      ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(5)
 launch clock edge                                                                  10.000      10.346
---------------------------------------------------------------------------------------------------------
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/reset_syn/reset_1_reg_syn_4.oqb clk2q                   0.096 r    10.442
 tmds_data_n[1]_syn_2.rst                                    net  (fanout = 33)      1.183 r    11.625
 tmds_data_n[1]_syn_2                                        path2reg                0.000      11.625
 Arrival time                                                                       11.625                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_clk_pll/pll_inst.refclk (CLK50m_dup_1)                    net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_clk_pll/pll_inst.clkc[2]                                  cell (PLL)             -1.777      -1.334                    
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkin[0] (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5) net                     0.737      -0.597      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 tmds_data_n[1]_syn_2.osclk (PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1) net                     0.730       0.286      ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v(3)
 capture clock edge                                                                 10.000      10.286
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.080      10.366
 clock uncertainty                                                                   0.025      10.391
 clock recovergence pessimism                                                       -0.001      10.390
 Required time                                                                      10.390            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.235ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_100m                                                 
Clock = clk_100m, period 10ns, rising at 0ns, falling at 5ns

702 endpoints analyzed totally, and 12346 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 8.062ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9 (1155 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.938 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         7.610ns  (logic 1.738ns, net 5.872ns, 22% logic)                
 Logic Levels:            7 ( LUT6=3 ADDER=2 ERAM=1 LUT5=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.ic net  (fanout = 6)       1.530 r     2.583
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco cell (ADDER)            0.206 r     2.789
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f     2.789
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco cell (ADDER)            0.047 r     2.836
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f     2.836
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco cell (ADDER)            0.047 r     2.883
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f     2.883
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco cell (ADDER)            0.047 r     2.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f     2.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco cell (ADDER)            0.047 r     2.977
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f     2.977
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r     3.188
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ic net  (fanout = 1)       0.559 r     3.747
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.218 r     3.965
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.721
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.968
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.424
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.673
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia net  (fanout = 6)       1.589 r     7.262
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ofb cell (LUT6)             0.247 r     7.509
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.addrb[12] net  (fanout = 1)       0.982 r     8.491
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000       8.491
 Arrival time                                                                        8.491                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.clkb (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.580       0.968      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.968
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.411      10.557
 clock uncertainty                                                                  -0.090      10.467
 clock recovergence pessimism                                                       -0.038      10.429
 Required time                                                                      10.429            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.938ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.036 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         7.512ns  (logic 1.832ns, net 5.680ns, 24% logic)                
 Logic Levels:            7 ( LUT6=3 ADDER=2 ERAM=1 LUT5=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_54.ic net  (fanout = 5)       1.338 r     2.391
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_54.fco cell (ADDER)            0.206 r     2.597
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_55.fci net  (fanout = 1)       0.000 f     2.597
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_55.fco cell (ADDER)            0.047 r     2.644
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f     2.644
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco cell (ADDER)            0.047 r     2.691
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f     2.691
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco cell (ADDER)            0.047 r     2.738
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f     2.738
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco cell (ADDER)            0.047 r     2.785
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f     2.785
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco cell (ADDER)            0.047 r     2.832
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f     2.832
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco cell (ADDER)            0.047 r     2.879
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f     2.879
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r     3.090
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ic net  (fanout = 1)       0.559 r     3.649
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.218 r     3.867
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.623
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.870
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.326
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.575
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia net  (fanout = 6)       1.589 r     7.164
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ofb cell (LUT6)             0.247 r     7.411
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.addrb[12] net  (fanout = 1)       0.982 r     8.393
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000       8.393
 Arrival time                                                                        8.393                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.clkb (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.580       0.968      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.968
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.411      10.557
 clock uncertainty                                                                  -0.090      10.467
 clock recovergence pessimism                                                       -0.038      10.429
 Required time                                                                      10.429            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.036ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.163 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         7.385ns  (logic 1.748ns, net 5.637ns, 23% logic)                
 Logic Levels:            8 ( LUT6=3 ADDER=3 ERAM=1 LUT5=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.ic net  (fanout = 6)       1.530 r     2.583
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco_f cell (ADDER)            0.328 r     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_62.fci_f net  (fanout = 1)       0.079 r     2.990
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_62.fco cell (ADDER)            0.047 r     3.037
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_63.fci net  (fanout = 1)       0.000 f     3.037
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_63.ofb cell (ADDER)            0.211 r     3.248
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ia net  (fanout = 3)       0.245 r     3.493
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.247 r     3.740
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.743
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.199
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.448
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia net  (fanout = 6)       1.589 r     7.037
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ofb cell (LUT6)             0.247 r     7.284
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.addrb[12] net  (fanout = 1)       0.982 r     8.266
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000       8.266
 Arrival time                                                                        8.266                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/ramread0_syn_9.clkb (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.580       0.968      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.968
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.411      10.557
 clock uncertainty                                                                  -0.090      10.467
 clock recovergence pessimism                                                       -0.038      10.429
 Required time                                                                      10.429            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.163ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49 (51 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.102 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.705ns  (logic 1.815ns, net 4.890ns, 27% logic)                
 Logic Levels:            6 ( LUT6=3 ADDER=2 LUT5=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.ic net  (fanout = 6)       1.530 r     2.583
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco cell (ADDER)            0.206 r     2.789
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f     2.789
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco cell (ADDER)            0.047 r     2.836
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f     2.836
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco cell (ADDER)            0.047 r     2.883
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f     2.883
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco cell (ADDER)            0.047 r     2.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f     2.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco cell (ADDER)            0.047 r     2.977
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f     2.977
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r     3.188
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ic net  (fanout = 1)       0.559 r     3.747
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.218 r     3.965
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.721
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.968
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.424
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.673
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia net  (fanout = 6)       1.589 r     7.262
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49 path2regb (LUT6)        0.324       7.586
 Arrival time                                                                        7.586                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.488       0.876      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.876
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.816
 clock uncertainty                                                                  -0.090      10.726
 clock recovergence pessimism                                                       -0.038      10.688
 Required time                                                                      10.688            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.102ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.200 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.607ns  (logic 1.909ns, net 4.698ns, 28% logic)                
 Logic Levels:            6 ( LUT6=3 ADDER=2 LUT5=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_54.ic net  (fanout = 5)       1.338 r     2.391
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_54.fco cell (ADDER)            0.206 r     2.597
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_55.fci net  (fanout = 1)       0.000 f     2.597
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_55.fco cell (ADDER)            0.047 r     2.644
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f     2.644
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco cell (ADDER)            0.047 r     2.691
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f     2.691
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco cell (ADDER)            0.047 r     2.738
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f     2.738
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco cell (ADDER)            0.047 r     2.785
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f     2.785
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco cell (ADDER)            0.047 r     2.832
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f     2.832
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco cell (ADDER)            0.047 r     2.879
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f     2.879
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r     3.090
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ic net  (fanout = 1)       0.559 r     3.649
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.218 r     3.867
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.623
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.870
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.326
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.575
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia net  (fanout = 6)       1.589 r     7.164
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49 path2regb (LUT6)        0.324       7.488
 Arrival time                                                                        7.488                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.488       0.876      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.876
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.816
 clock uncertainty                                                                  -0.090      10.726
 clock recovergence pessimism                                                       -0.038      10.688
 Required time                                                                      10.688            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.200ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.327 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.480ns  (logic 1.825ns, net 4.655ns, 28% logic)                
 Logic Levels:            7 ( LUT6=3 ADDER=3 LUT5=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.ic net  (fanout = 6)       1.530 r     2.583
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco_f cell (ADDER)            0.328 r     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_62.fci_f net  (fanout = 1)       0.079 r     2.990
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_62.fco cell (ADDER)            0.047 r     3.037
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_63.fci net  (fanout = 1)       0.000 f     3.037
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_63.ofb cell (ADDER)            0.211 r     3.248
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ia net  (fanout = 3)       0.245 r     3.493
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.247 r     3.740
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.743
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.199
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.448
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.ia net  (fanout = 6)       1.589 r     7.037
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49 path2regb (LUT6)        0.324       7.361
 Arrival time                                                                        7.361                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_49.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.488       0.876      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.876
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.816
 clock uncertainty                                                                  -0.090      10.726
 clock recovergence pessimism                                                       -0.038      10.688
 Required time                                                                      10.688            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.327ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43 (32 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.566 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.ib (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.284ns  (logic 1.818ns, net 4.466ns, 28% logic)                
 Logic Levels:            6 ( LUT6=2 ADDER=2 LUT4=1 LUT5=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.ic net  (fanout = 6)       1.530 r     2.583
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco cell (ADDER)            0.206 r     2.789
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f     2.789
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco cell (ADDER)            0.047 r     2.836
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f     2.836
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco cell (ADDER)            0.047 r     2.883
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f     2.883
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco cell (ADDER)            0.047 r     2.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f     2.930
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco cell (ADDER)            0.047 r     2.977
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f     2.977
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r     3.188
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ic net  (fanout = 1)       0.559 r     3.747
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.218 r     3.965
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.721
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.968
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.424
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.673
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.ib net  (fanout = 6)       1.165 r     6.838
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43 path2regb (LUT4)        0.327       7.165
 Arrival time                                                                        7.165                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.484       0.872      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.872
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.812
 clock uncertainty                                                                  -0.090      10.722
 clock recovergence pessimism                                                        0.009      10.731
 Required time                                                                      10.731            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.566ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.664 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.ib (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.186ns  (logic 1.912ns, net 4.274ns, 30% logic)                
 Logic Levels:            6 ( LUT6=2 ADDER=2 LUT4=1 LUT5=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_37.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_54.ic net  (fanout = 5)       1.338 r     2.391
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_54.fco cell (ADDER)            0.206 r     2.597
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_55.fci net  (fanout = 1)       0.000 f     2.597
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_55.fco cell (ADDER)            0.047 r     2.644
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fci net  (fanout = 1)       0.000 f     2.644
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco cell (ADDER)            0.047 r     2.691
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci net  (fanout = 1)       0.000 f     2.691
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco cell (ADDER)            0.047 r     2.738
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci net  (fanout = 1)       0.000 f     2.738
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco cell (ADDER)            0.047 r     2.785
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci net  (fanout = 1)       0.000 f     2.785
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco cell (ADDER)            0.047 r     2.832
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci net  (fanout = 1)       0.000 f     2.832
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco cell (ADDER)            0.047 r     2.879
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci net  (fanout = 1)       0.000 f     2.879
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.ofb cell (ADDER)            0.211 r     3.090
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ic net  (fanout = 1)       0.559 r     3.649
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.218 r     3.867
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.623
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.870
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.326
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.575
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.ib net  (fanout = 6)       1.165 r     6.740
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43 path2regb (LUT4)        0.327       7.067
 Arrival time                                                                        7.067                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.484       0.872      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.872
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.812
 clock uncertainty                                                                  -0.090      10.722
 clock recovergence pessimism                                                        0.009      10.731
 Required time                                                                      10.731            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.664ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.791 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.ib (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.059ns  (logic 1.828ns, net 4.231ns, 30% logic)                
 Logic Levels:            7 ( ADDER=3 LUT6=2 LUT4=1 LUT5=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.oqa clk2q                   0.172 r     1.053
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.ic net  (fanout = 6)       1.530 r     2.583
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_56.fco_f cell (ADDER)            0.328 r     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_57.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_58.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_59.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_60.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fci_f net  (fanout = 1)       0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_61.fco_f cell (ADDER)            0.000 f     2.911
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_62.fci_f net  (fanout = 1)       0.079 r     2.990
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_62.fco cell (ADDER)            0.047 r     3.037
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_63.fci net  (fanout = 1)       0.000 f     3.037
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/sub1_syn_63.ofb cell (ADDER)            0.211 r     3.248
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ia net  (fanout = 3)       0.245 r     3.493
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_40.ofb cell (LUT6)             0.247 r     3.740
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ia net  (fanout = 1)       0.756 r     4.496
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_37.ofb cell (LUT6)             0.247 r     4.743
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ia net  (fanout = 3)       0.456 r     5.199
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/reg2_syn_51.ofb cell (LUT5)             0.249 r     5.448
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.ib net  (fanout = 6)       1.165 r     6.613
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43 path2regb (LUT4)        0.327       6.940
 Arrival time                                                                        6.940                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.484       0.872      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.872
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.060      10.812
 clock uncertainty                                                                  -0.090      10.722
 clock recovergence pessimism                                                        0.009      10.731
 Required time                                                                      10.731            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.791ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg0_syn_45 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.187 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_43.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg0_syn_45.ima (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.209ns  (logic 0.164ns, net 0.045ns, 78% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.703      -1.261                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.556      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_43.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.760       0.350      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.350
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_43.oqa clk2q                   0.091 r     0.441
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg0_syn_45.ima net  (fanout = 1)       0.045 r     0.486
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg0_syn_45 path2rega               0.073       0.559
 Arrival time                                                                        0.559                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.777      -1.334                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.597      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg0_syn_45.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.795       0.351      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                  0.000       0.351
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       0.373
 clock uncertainty                                                                   0.000       0.373
 clock recovergence pessimism                                                       -0.001       0.372
 Required time                                                                       0.372            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.187ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.187 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_40.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ima (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.209ns  (logic 0.164ns, net 0.045ns, 78% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.703      -1.261                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.556      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_40.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.759       0.349      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.349
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg3_syn_40.oqa clk2q                   0.091 r     0.440
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.ima net  (fanout = 1)       0.045 r     0.485
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37 path2rega               0.073       0.558
 Arrival time                                                                        0.558                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.777      -1.334                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.597      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/reg2_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.794       0.350      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                  0.000       0.350
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       0.372
 clock uncertainty                                                                   0.000       0.372
 clock recovergence pessimism                                                       -0.001       0.371
 Required time                                                                       0.371            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.187ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.189 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.imb (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.211ns  (logic 0.166ns, net 0.045ns, 78% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.703      -1.261                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.556      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.759       0.349      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.349
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.oqa clk2q                   0.091 r     0.440
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.imb net  (fanout = 1)       0.045 r     0.485
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4 path2regb               0.075       0.560
 Arrival time                                                                        0.560                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.777      -1.334                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.597      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.794       0.350      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                  0.000       0.350
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022       0.372
 clock uncertainty                                                                   0.000       0.372
 clock recovergence pessimism                                                       -0.001       0.371
 Required time                                                                       0.371            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.189ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  7.702 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/sw_bank_en_reg_syn_7.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.asr (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         2.204ns  (logic 0.474ns, net 1.730ns, 21% logic)                
 Logic Levels:            2 ( LUT2=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/sw_bank_en_reg_syn_7.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.573       0.889      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.889
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/sw_bank_en_reg_syn_7.oqb clk2q                   0.178 r     1.067
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_controller/u_sdram_cmd/sel2_syn_243.id net  (fanout = 2)       0.424 r     1.491
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_controller/u_sdram_cmd/sel2_syn_243.ofa cell (LUT2)             0.195 r     1.686
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rst_syn_3.ie net  (fanout = 15)      0.985 r     2.671
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rst_syn_3.ofb cell (LUT2)             0.101 r     2.772
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.asr net  (fanout = 4)       0.321 r     3.093
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4 path2reg                0.000       3.093
 Arrival time                                                                        3.093                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.484       0.872      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.872
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      10.923
 clock uncertainty                                                                  -0.090      10.833
 clock recovergence pessimism                                                       -0.038      10.795
 Required time                                                                      10.795            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.702ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  8.009 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/reg1_syn_65.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.asr (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         1.901ns  (logic 0.493ns, net 1.408ns, 25% logic)                
 Logic Levels:            2 ( LUT2=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/reg1_syn_65.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.569       0.885      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.885
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/reg1_syn_65.oqa clk2q                   0.172 r     1.057
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_controller/u_sdram_cmd/sel2_syn_243.imf net  (fanout = 1)       0.102 r     1.159
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_controller/u_sdram_cmd/sel2_syn_243.ofa cell (LUT2)             0.220 r     1.379
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rst_syn_3.ie net  (fanout = 15)      0.985 r     2.364
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rst_syn_3.ofb cell (LUT2)             0.101 r     2.465
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.asr net  (fanout = 4)       0.321 r     2.786
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4 path2reg                0.000       2.786
 Arrival time                                                                        2.786                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.484       0.872      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.872
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      10.923
 clock uncertainty                                                                  -0.090      10.833
 clock recovergence pessimism                                                       -0.038      10.795
 Required time                                                                      10.795            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.009ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_67 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  8.032 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_67.asr (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         1.877ns  (logic 0.178ns, net 1.699ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.oqb clk2q                   0.178 r     1.059
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_67.asr net  (fanout = 63)      1.699 r     2.758
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_67 path2reg                0.000       2.758
 Arrival time                                                                        2.758                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_67.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.479       0.867      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.867
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      10.918
 clock uncertainty                                                                  -0.090      10.828
 clock recovergence pessimism                                                       -0.038      10.790
 Required time                                                                      10.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.032ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_73 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  8.439 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_73.asr (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         1.493ns  (logic 0.178ns, net 1.315ns, 11% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.794      -2.754                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.747      -1.007      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.565       0.881      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.881
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.oqb clk2q                   0.178 r     1.059
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_73.asr net  (fanout = 63)      1.315 r     2.374
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_73 path2reg                0.000       2.374
 Arrival time                                                                        2.374                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -3.608      -2.575                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     1.657      -0.918      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/ram_inst/reg2_syn_73.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     1.482       0.870      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                 10.000      10.870
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      10.921
 clock uncertainty                                                                  -0.090      10.831
 clock recovergence pessimism                                                       -0.018      10.813
 Required time                                                                      10.813            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.439ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg0_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.123 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg0_syn_37.asr (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.216ns  (logic 0.096ns, net 0.120ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.703      -1.261                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.556      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.759       0.349      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.349
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.oqb clk2q                   0.096 r     0.445
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg0_syn_37.asr net  (fanout = 63)      0.120 r     0.565
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg0_syn_37 path2reg                0.000       0.565
 Arrival time                                                                        0.565                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.777      -1.334                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.597      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/reg0_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.795       0.351      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                  0.000       0.351
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081       0.432
 clock uncertainty                                                                   0.000       0.432
 clock recovergence pessimism                                                        0.010       0.442
 Required time                                                                       0.442            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.123ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_52 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.123 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_52.asr (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.216ns  (logic 0.096ns, net 0.120ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.703      -1.261                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.556      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.759       0.349      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.349
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.oqb clk2q                   0.096 r     0.445
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_52.asr net  (fanout = 63)      0.120 r     0.565
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_52 path2reg                0.000       0.565
 Arrival time                                                                        0.565                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.777      -1.334                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.597      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_52.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.795       0.351      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                  0.000       0.351
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081       0.432
 clock uncertainty                                                                   0.000       0.432
 clock recovergence pessimism                                                        0.010       0.442
 Required time                                                                       0.442            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.123ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_46 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.123 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_46.asr (rising edge triggered by clock clk_100m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.216ns  (logic 0.096ns, net 0.120ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.703      -1.261                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.705      -0.556      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.759       0.349      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 launch clock edge                                                                   0.000       0.349
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/asy_w_rst0_reg_syn_4.oqb clk2q                   0.096 r     0.445
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_46.asr net  (fanout = 63)      0.120 r     0.565
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_46 path2reg                0.000       0.565
 Arrival time                                                                        0.565                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)             -1.777      -1.334                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.737      -0.597      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/reg0_syn_46.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.795       0.351      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
 capture clock edge                                                                  0.000       0.351
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081       0.432
 clock uncertainty                                                                   0.000       0.432
 clock recovergence pessimism                                                        0.010       0.442
 Required time                                                                       0.442            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.123ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_100m_shift                                           
Clock = clk_100m_shift, period 10ns, rising at 7.5ns, falling at 2.5ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_50m                                                  
Clock = clk_50m, period 40ns, rising at 10ns, falling at 30ns

34618 endpoints analyzed totally, and 36090092 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 14.267ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9 (182800 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     25.733 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add17_syn_90.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dib[7] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         13.898ns  (logic 3.298ns, net 10.600ns, 23% logic)              
 Logic Levels:            15 ( LUT5=5 LUT3=4 ADDER=3 ERAM=1 LUT6=1 LUT4=1 )               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add17_syn_90.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.457       0.773      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.773
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add17_syn_90.oqb clk2q                   0.178 r    10.951
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_90.ic net  (fanout = 1)       1.622 r    12.573
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_90.fco_f cell (ADDER)            0.328 r    12.901
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_91.fci_f net  (fanout = 1)       0.000 f    12.901
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_91.fco_f cell (ADDER)            0.000 f    12.901
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_92.fci_f net  (fanout = 1)       0.079 r    12.980
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_92.fco cell (ADDER)            0.047 r    13.027
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_93.fci net  (fanout = 1)       0.000 f    13.027
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_93.fco cell (ADDER)            0.047 r    13.074
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_94.fci net  (fanout = 1)       0.000 f    13.074
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_94.fco cell (ADDER)            0.047 r    13.121
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_95.fci net  (fanout = 1)       0.000 f    13.121
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_95.ofb cell (ADDER)            0.211 r    13.332
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_68.ib net  (fanout = 3)       1.541 r    14.873
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_68.ofb cell (LUT4)             0.251 r    15.124
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_74.ie net  (fanout = 1)       0.450 r    15.574
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_74.ofb cell (LUT5)             0.101 r    15.675
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_75.ia net  (fanout = 1)       0.245 r    15.920
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_75.ofb cell (LUT5)             0.249 r    16.169
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_79.ic net  (fanout = 1)       0.121 r    16.290
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_79.ofb cell (LUT3)             0.156 r    16.446
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_65.ia net  (fanout = 1)       0.121 r    16.567
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_65.ofb cell (LUT6)             0.247 r    16.814
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_78.ima net  (fanout = 13)      2.456 r    19.270
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_78.ofa cell (LUT3)             0.297 r    19.567
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_82.ib net  (fanout = 4)       1.805 r    21.372
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_82.ofa cell (LUT5)             0.336 r    21.708
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ima net  (fanout = 1)       0.191 r    21.899
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ofa cell (LUT3)             0.297 r    22.196
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[24]_syn_2.ia net  (fanout = 1)       0.191 r    22.387
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[24]_syn_2.ofb cell (LUT5)             0.249 r    22.636
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ie net  (fanout = 1)       0.121 r    22.757
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ofb cell (LUT5)             0.101 r    22.858
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[23]_syn_2.ic net  (fanout = 13)      0.875 r    23.733
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[23]_syn_2.ofb cell (LUT3)             0.156 r    23.889
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dib[7] net  (fanout = 1)       0.782 r    24.671
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      24.671
 Arrival time                                                                       24.671                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.clka (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.578       0.966      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.966
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      50.591
 clock uncertainty                                                                  -0.115      50.476
 clock recovergence pessimism                                                       -0.072      50.404
 Required time                                                                      50.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              25.733ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     25.757 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add17_syn_90.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dib[11] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         13.874ns  (logic 3.298ns, net 10.576ns, 23% logic)              
 Logic Levels:            15 ( LUT5=5 LUT3=4 ADDER=3 ERAM=1 LUT6=1 LUT4=1 )               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add17_syn_90.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.457       0.773      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.773
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add17_syn_90.oqb clk2q                   0.178 r    10.951
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_90.ic net  (fanout = 1)       1.622 r    12.573
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_90.fco_f cell (ADDER)            0.328 r    12.901
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_91.fci_f net  (fanout = 1)       0.000 f    12.901
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_91.fco_f cell (ADDER)            0.000 f    12.901
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_92.fci_f net  (fanout = 1)       0.079 r    12.980
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_92.fco cell (ADDER)            0.047 r    13.027
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_93.fci net  (fanout = 1)       0.000 f    13.027
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_93.fco cell (ADDER)            0.047 r    13.074
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_94.fci net  (fanout = 1)       0.000 f    13.074
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_94.fco cell (ADDER)            0.047 r    13.121
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_95.fci net  (fanout = 1)       0.000 f    13.121
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_95.ofb cell (ADDER)            0.211 r    13.332
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_68.ib net  (fanout = 3)       1.541 r    14.873
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_68.ofb cell (LUT4)             0.251 r    15.124
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_74.ie net  (fanout = 1)       0.450 r    15.574
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_74.ofb cell (LUT5)             0.101 r    15.675
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_75.ia net  (fanout = 1)       0.245 r    15.920
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_75.ofb cell (LUT5)             0.249 r    16.169
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_79.ic net  (fanout = 1)       0.121 r    16.290
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_79.ofb cell (LUT3)             0.156 r    16.446
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_65.ia net  (fanout = 1)       0.121 r    16.567
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_65.ofb cell (LUT6)             0.247 r    16.814
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_78.ima net  (fanout = 13)      2.456 r    19.270
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_78.ofa cell (LUT3)             0.297 r    19.567
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_82.ib net  (fanout = 4)       1.805 r    21.372
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_82.ofa cell (LUT5)             0.336 r    21.708
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ima net  (fanout = 1)       0.191 r    21.899
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ofa cell (LUT3)             0.297 r    22.196
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[24]_syn_2.ia net  (fanout = 1)       0.191 r    22.387
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[24]_syn_2.ofb cell (LUT5)             0.249 r    22.636
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ie net  (fanout = 1)       0.121 r    22.757
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ofb cell (LUT5)             0.101 r    22.858
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[27]_syn_2.ic net  (fanout = 13)      0.875 r    23.733
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[27]_syn_2.ofb cell (LUT3)             0.156 r    23.889
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dib[11] net  (fanout = 1)       0.758 r    24.647
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      24.647
 Arrival time                                                                       24.647                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.clka (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.578       0.966      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.966
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      50.591
 clock uncertainty                                                                  -0.115      50.476
 clock recovergence pessimism                                                       -0.072      50.404
 Required time                                                                      50.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              25.757ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     25.856 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add16_syn_85.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dib[7] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         13.779ns  (logic 3.090ns, net 10.689ns, 22% logic)              
 Logic Levels:            14 ( LUT3=5 LUT5=4 LUT6=2 ADDER=2 ERAM=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add16_syn_85.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.453       0.769      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.769
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add16_syn_85.oqb clk2q                   0.178 r    10.947
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_85.id net  (fanout = 1)       1.273 r    12.220
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_85.fco cell (ADDER)            0.265 r    12.485
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_86.fci net  (fanout = 1)       0.000 f    12.485
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u2/add18_syn_86.ofb cell (ADDER)            0.211 r    12.696
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_77.ia net  (fanout = 2)       1.475 r    14.171
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_77.ofb cell (LUT5)             0.249 r    14.420
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_78.ic net  (fanout = 1)       0.217 r    14.637
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_78.ofb cell (LUT3)             0.156 r    14.793
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_67.ia net  (fanout = 1)       0.568 r    15.361
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_67.ofb cell (LUT6)             0.247 r    15.608
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_79.ie net  (fanout = 1)       0.614 r    16.222
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_79.ofb cell (LUT3)             0.101 r    16.323
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_65.ia net  (fanout = 1)       0.121 r    16.444
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_65.ofb cell (LUT6)             0.247 r    16.691
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_78.ima net  (fanout = 13)      2.456 r    19.147
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_78.ofa cell (LUT3)             0.297 r    19.444
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_82.ib net  (fanout = 4)       1.805 r    21.249
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_82.ofa cell (LUT5)             0.336 r    21.585
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ima net  (fanout = 1)       0.191 r    21.776
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ofa cell (LUT3)             0.297 r    22.073
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[24]_syn_2.ia net  (fanout = 1)       0.191 r    22.264
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[24]_syn_2.ofb cell (LUT5)             0.249 r    22.513
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ie net  (fanout = 1)       0.121 r    22.634
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[30]_syn_69.ofb cell (LUT5)             0.101 r    22.735
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[23]_syn_2.ic net  (fanout = 13)      0.875 r    23.610
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[23]_syn_2.ofb cell (LUT3)             0.156 r    23.766
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dib[7] net  (fanout = 1)       0.782 r    24.548
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      24.548
 Arrival time                                                                       24.548                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.clka (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.578       0.966      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.966
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      50.591
 clock uncertainty                                                                  -0.115      50.476
 clock recovergence pessimism                                                       -0.072      50.404
 Required time                                                                      50.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              25.856ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg (10161 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     26.414 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.d[39] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         13.474ns  (logic 2.000ns, net 11.474ns, 14% logic)              
 Logic Levels:            4 ( LUT6=2 DSPREG=1 DSPMULT=1 )                                 

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.549       0.865      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.865
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.oqb  clk2q                   0.178 r    11.043
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_5.ia net  (fanout = 807)     9.185 r    20.228
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_5.ofb cell (LUT6)             0.247 r    20.475
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_4.ia net  (fanout = 1)       0.769 r    21.244
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_4.ofb cell (LUT6)             0.247 r    21.491
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/_mult.x[12] net  (fanout = 1)       1.520 r    23.011
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/_mult.p[39] cell (DSPMULT)          1.328 r    24.339
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.d[39] net  (fanout = 1)       0.000 f    24.339
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg path2reg (DSPREG)       0.000      24.339
 Arrival time                                                                       24.339                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.483       0.871      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.clk hier                    0.136       1.007                    
 capture clock edge                                                                 50.000      51.007
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.092      50.915
 clock uncertainty                                                                  -0.090      50.825
 clock recovergence pessimism                                                       -0.072      50.753
 Required time                                                                      50.753            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              26.414ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     26.421 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.d[38] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         13.467ns  (logic 1.993ns, net 11.474ns, 14% logic)              
 Logic Levels:            4 ( LUT6=2 DSPREG=1 DSPMULT=1 )                                 

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.549       0.865      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.865
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.oqb  clk2q                   0.178 r    11.043
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_5.ia net  (fanout = 807)     9.185 r    20.228
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_5.ofb cell (LUT6)             0.247 r    20.475
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_4.ia net  (fanout = 1)       0.769 r    21.244
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_4.ofb cell (LUT6)             0.247 r    21.491
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/_mult.x[12] net  (fanout = 1)       1.520 r    23.011
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/_mult.p[38] cell (DSPMULT)          1.321 r    24.332
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.d[38] net  (fanout = 1)       0.000 f    24.332
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg path2reg (DSPREG)       0.000      24.332
 Arrival time                                                                       24.332                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.483       0.871      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.clk hier                    0.136       1.007                    
 capture clock edge                                                                 50.000      51.007
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.092      50.915
 clock uncertainty                                                                  -0.090      50.825
 clock recovergence pessimism                                                       -0.072      50.753
 Required time                                                                      50.753            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              26.421ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     26.422 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.d[44] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         13.466ns  (logic 1.992ns, net 11.474ns, 14% logic)              
 Logic Levels:            4 ( LUT6=2 DSPREG=1 DSPMULT=1 )                                 

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.549       0.865      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.865
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/reg1_syn_24.oqb  clk2q                   0.178 r    11.043
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_5.ia net  (fanout = 807)     9.185 r    20.228
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_5.ofb cell (LUT6)             0.247 r    20.475
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_4.ia net  (fanout = 1)       0.769 r    21.244
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/window_2d_single[348]_syn_4.ofb cell (LUT6)             0.247 r    21.491
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/_mult.x[12] net  (fanout = 1)       1.520 r    23.011
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/_mult.p[44] cell (DSPMULT)          1.320 r    24.331
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.d[44] net  (fanout = 1)       0.000 f    24.331
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg path2reg (DSPREG)       0.000      24.331
 Arrival time                                                                       24.331                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.483       0.871      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/mult15_syn_48/M_reg.clk hier                    0.136       1.007                    
 capture clock edge                                                                 50.000      51.007
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.092      50.915
 clock uncertainty                                                                  -0.090      50.825
 clock recovergence pessimism                                                       -0.072      50.753
 Required time                                                                      50.753            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              26.422ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9 (25486 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     26.983 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dia_extra[3] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         12.532ns  (logic 3.500ns, net 9.032ns, 27% logic)               
 Logic Levels:            14 ( LUT3=4 LUT5=3 LUT6=3 ADDER=2 LUT4=1 ERAM=1 )               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.573       0.889      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.889
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.oqb clk2q                   0.178 r    11.067
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_87.id net  (fanout = 1)       2.960 r    14.027
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_87.fco_f cell (ADDER)            0.367 r    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_88.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_88.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_89.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_89.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_90.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_90.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_91.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_91.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_92.fci_f net  (fanout = 1)       0.079 r    14.473
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_92.ofb cell (ADDER)            0.211 r    14.684
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_85.ia net  (fanout = 3)       1.142 r    15.826
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_85.ofb cell (LUT6)             0.247 r    16.073
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_78.ic net  (fanout = 1)       0.217 r    16.290
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_78.ofb cell (LUT3)             0.156 r    16.446
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_69.id net  (fanout = 1)       0.121 r    16.567
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_69.ofb cell (LUT6)             0.168 r    16.735
 u_u15_syn_1.id                                              net  (fanout = 1)       0.345 r    17.080
 u_u15_syn_1.ofb                                             cell (LUT6)             0.168 r    17.248
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_83.ia net  (fanout = 13)      0.892 r    18.140
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_83.ofa cell (LUT3)             0.334 r    18.474
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[40]_syn_2.ib net  (fanout = 4)       0.893 r    19.367
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[40]_syn_2.ofa cell (LUT4)             0.336 r    19.703
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[37]_syn_2.ia net  (fanout = 1)       0.371 r    20.074
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[37]_syn_2.ofa cell (LUT5)             0.334 r    20.408
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[36]_syn_2.ima net  (fanout = 1)       0.191 r    20.599
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[36]_syn_2.ofa cell (LUT3)             0.297 r    20.896
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ib net  (fanout = 1)       0.096 r    20.992
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ofb cell (LUT5)             0.251 r    21.243
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_72.ic net  (fanout = 1)       0.121 r    21.364
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_72.ofb cell (LUT5)             0.156 r    21.520
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ima net  (fanout = 15)      0.585 r    22.105
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ofa cell (LUT3)             0.297 r    22.402
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dia_extra[3] net  (fanout = 1)       1.019 r    23.421
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      23.421
 Arrival time                                                                       23.421                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.clka (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.578       0.966      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.966
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      50.591
 clock uncertainty                                                                  -0.115      50.476
 clock recovergence pessimism                                                       -0.072      50.404
 Required time                                                                      50.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              26.983ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     27.119 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dia_extra[3] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         12.396ns  (logic 3.424ns, net 8.972ns, 27% logic)               
 Logic Levels:            14 ( LUT3=4 LUT5=3 LUT6=3 ADDER=2 LUT4=1 ERAM=1 )               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.573       0.889      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.889
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.oqb clk2q                   0.178 r    11.067
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_87.id net  (fanout = 1)       2.960 r    14.027
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_87.fco_f cell (ADDER)            0.367 r    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_88.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_88.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_89.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_89.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_90.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_90.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_91.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_91.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_92.fci_f net  (fanout = 1)       0.079 r    14.473
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_92.ofb cell (ADDER)            0.211 r    14.684
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_85.ia net  (fanout = 3)       1.142 r    15.826
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_85.ofb cell (LUT6)             0.247 r    16.073
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_78.ic net  (fanout = 1)       0.217 r    16.290
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_78.ofb cell (LUT3)             0.156 r    16.446
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_69.id net  (fanout = 1)       0.121 r    16.567
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_69.ofb cell (LUT6)             0.168 r    16.735
 u_u15_syn_1.id                                              net  (fanout = 1)       0.345 r    17.080
 u_u15_syn_1.ofb                                             cell (LUT6)             0.168 r    17.248
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_82.ima net  (fanout = 13)      0.358 r    17.606
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_82.ofa cell (LUT3)             0.297 r    17.903
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[40]_syn_2.ima net  (fanout = 4)       1.367 r    19.270
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[40]_syn_2.ofa cell (LUT4)             0.297 r    19.567
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[37]_syn_2.ia net  (fanout = 1)       0.371 r    19.938
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[37]_syn_2.ofa cell (LUT5)             0.334 r    20.272
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[36]_syn_2.ima net  (fanout = 1)       0.191 r    20.463
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[36]_syn_2.ofa cell (LUT3)             0.297 r    20.760
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ib net  (fanout = 1)       0.096 r    20.856
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ofb cell (LUT5)             0.251 r    21.107
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_72.ic net  (fanout = 1)       0.121 r    21.228
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_72.ofb cell (LUT5)             0.156 r    21.384
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ima net  (fanout = 15)      0.585 r    21.969
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ofa cell (LUT3)             0.297 r    22.266
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dia_extra[3] net  (fanout = 1)       1.019 r    23.285
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      23.285
 Arrival time                                                                       23.285                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.clka (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.578       0.966      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.966
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      50.591
 clock uncertainty                                                                  -0.115      50.476
 clock recovergence pessimism                                                       -0.072      50.404
 Required time                                                                      50.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              27.119ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     27.226 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dia_extra[3] (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         12.289ns  (logic 3.399ns, net 8.890ns, 27% logic)               
 Logic Levels:            15 ( LUT3=4 LUT5=4 LUT6=3 ADDER=2 LUT4=1 ERAM=1 )               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.573       0.889      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.889
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add16_syn_87.oqb clk2q                   0.178 r    11.067
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_87.id net  (fanout = 1)       2.960 r    14.027
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_87.fco_f cell (ADDER)            0.367 r    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_88.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_88.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_89.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_89.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_90.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_90.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_91.fci_f net  (fanout = 1)       0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_91.fco_f cell (ADDER)            0.000 f    14.394
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_92.fci_f net  (fanout = 1)       0.079 r    14.473
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/add18_syn_92.ofb cell (ADDER)            0.211 r    14.684
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_85.ia net  (fanout = 3)       1.142 r    15.826
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_85.ofb cell (LUT6)             0.247 r    16.073
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_78.ic net  (fanout = 1)       0.217 r    16.290
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_78.ofb cell (LUT3)             0.156 r    16.446
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_69.id net  (fanout = 1)       0.121 r    16.567
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_69.ofb cell (LUT6)             0.168 r    16.735
 u_u15_syn_1.id                                              net  (fanout = 1)       0.345 r    17.080
 u_u15_syn_1.ofb                                             cell (LUT6)             0.168 r    17.248
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_83.ia net  (fanout = 13)      0.892 r    18.140
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_83.ofb cell (LUT3)             0.249 r    18.389
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[38]_syn_2.ib net  (fanout = 3)       0.759 r    19.148
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[38]_syn_2.ofb cell (LUT4)             0.251 r    19.399
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[43]_syn_2.ia net  (fanout = 1)       0.121 r    19.520
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[43]_syn_2.ofb cell (LUT5)             0.249 r    19.769
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_72.ima net  (fanout = 1)       0.217 r    19.986
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_72.ofa cell (LUT3)             0.297 r    20.283
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[41]_syn_2.ic net  (fanout = 1)       0.191 r    20.474
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[41]_syn_2.ofb cell (LUT5)             0.156 r    20.630
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ia net  (fanout = 1)       0.121 r    20.751
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ofb cell (LUT5)             0.249 r    21.000
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_72.ic net  (fanout = 1)       0.121 r    21.121
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[46]_syn_72.ofb cell (LUT5)             0.156 r    21.277
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ima net  (fanout = 15)      0.585 r    21.862
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/data_in[35]_syn_2.ofa cell (LUT3)             0.297 r    22.159
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.dia_extra[3] net  (fanout = 1)       1.019 r    23.178
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9 path2reg (ERAM)         0.000      23.178
 Arrival time                                                                       23.178                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/ram_inst/ramread0_syn_9.clka (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.578       0.966      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.966
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.375      50.591
 clock uncertainty                                                                  -0.115      50.476
 clock recovergence pessimism                                                       -0.072      50.404
 Required time                                                                      50.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              27.226ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_284 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.117 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_299.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_284.ima (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.254ns  (logic 0.169ns, net 0.085ns, 66% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.703      -1.261                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_299.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.699       0.289      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.289
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_299.oqb clk2q                   0.096 r    10.385
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_284.ima net  (fanout = 1)       0.085 r    10.470
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_284 path2rega               0.073      10.543
 Arrival time                                                                       10.543                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.777      -1.334                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_284.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.789       0.345      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 10.000      10.345
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      10.367
 clock uncertainty                                                                   0.025      10.392
 clock recovergence pessimism                                                        0.034      10.426
 Required time                                                                      10.426            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.117ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_287 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.126 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_296.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_287.ima (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.263ns  (logic 0.169ns, net 0.094ns, 64% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.703      -1.261                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_296.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.699       0.289      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.289
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_296.oqb clk2q                   0.096 r    10.385
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_287.ima net  (fanout = 1)       0.094 r    10.479
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_287 path2rega               0.073      10.552
 Arrival time                                                                       10.552                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.777      -1.334                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_287.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.789       0.345      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 10.000      10.345
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      10.367
 clock uncertainty                                                                   0.025      10.392
 clock recovergence pessimism                                                        0.034      10.426
 Required time                                                                      10.426            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.126ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_263 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.136 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_302.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_263.ima (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.273ns  (logic 0.169ns, net 0.104ns, 61% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.703      -1.261                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_302.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.699       0.289      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.289
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_302.oqb clk2q                   0.096 r    10.385
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_263.ima net  (fanout = 1)       0.104 r    10.489
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_263 path2rega               0.073      10.562
 Arrival time                                                                       10.562                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.777      -1.334                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv1_u/add_tree_conv1_u3/reg2_syn_263.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.789       0.345      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 10.000      10.345
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.022      10.367
 clock uncertainty                                                                   0.025      10.392
 clock recovergence pessimism                                                        0.034      10.426
 Required time                                                                      10.426            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.136ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg1_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  35.069 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg1_syn_37.asr (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.689ns  (logic 0.178ns, net 4.511ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.557       0.873      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.873
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.oqb clk2q                   0.178 r    11.051
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg1_syn_37.asr net  (fanout = 65)      4.511 r    15.562
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg1_syn_37 path2reg                0.000      15.562
 Arrival time                                                                       15.562                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg1_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.379       0.767      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.767
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      50.818
 clock uncertainty                                                                  -0.115      50.703
 clock recovergence pessimism                                                       -0.072      50.631
 Required time                                                                      50.631            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.069ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_40 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  35.524 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_40.asr (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.239ns  (logic 0.178ns, net 4.061ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.557       0.873      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.873
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.oqb clk2q                   0.178 r    11.051
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_40.asr net  (fanout = 65)      4.061 r    15.112
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_40 path2reg                0.000      15.112
 Arrival time                                                                       15.112                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_40.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.384       0.772      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.772
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      50.823
 clock uncertainty                                                                  -0.115      50.708
 clock recovergence pessimism                                                       -0.072      50.636
 Required time                                                                      50.636            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.524ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_45 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  35.524 ns                                                       
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_45.asr (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         4.239ns  (logic 0.178ns, net 4.061ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.961       0.961                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.079       1.040      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.794      -2.754                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.747      -1.007      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.323      -0.684                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.557       0.873      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.873
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.oqb clk2q                   0.178 r    11.051
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_45.asr net  (fanout = 65)      4.061 r    15.112
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_45 path2reg                0.000      15.112
 Arrival time                                                                       15.112                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.959       0.959                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.074       1.033      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -3.608      -2.575                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     1.657      -0.918      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.306      -0.612                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/reg0_syn_45.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     1.384       0.772      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 50.000      50.772
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.051      50.823
 clock uncertainty                                                                  -0.115      50.708
 clock recovergence pessimism                                                       -0.072      50.636
 Required time                                                                      50.636            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.524ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_38 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.115 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_38.asr (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.206ns  (logic 0.096ns, net 0.110ns, 46% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.703      -1.261                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.754       0.344      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.344
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.oqb clk2q                   0.096 r    10.440
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_38.asr net  (fanout = 65)      0.110 r    10.550
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_38 path2reg                0.000      10.550
 Arrival time                                                                       10.550                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.777      -1.334                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_38.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.788       0.344      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 10.000      10.344
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      10.425
 clock uncertainty                                                                   0.000      10.425
 clock recovergence pessimism                                                        0.010      10.435
 Required time                                                                      10.435            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.115ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg2_syn_28 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.165 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg2_syn_28.asr (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.268ns  (logic 0.096ns, net 0.172ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.703      -1.261                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.754       0.344      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.344
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.oqb clk2q                   0.096 r    10.440
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg2_syn_28.asr net  (fanout = 65)      0.172 r    10.612
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg2_syn_28 path2reg                0.000      10.612
 Arrival time                                                                       10.612                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.777      -1.334                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg2_syn_28.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.790       0.346      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 10.000      10.346
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      10.427
 clock uncertainty                                                                   0.000      10.427
 clock recovergence pessimism                                                        0.020      10.447
 Required time                                                                      10.447            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.165ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_34 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.165 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (rising edge triggered by clock clk_50m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_34.asr (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.268ns  (logic 0.096ns, net 0.172ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.037       0.442      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.703      -1.261                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.705      -0.556      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.146      -0.410                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.754       0.344      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 launch clock edge                                                                  10.000      10.344
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/asy_r_rst0_reg_syn_4.oqb clk2q                   0.096 r    10.440
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_34.asr net  (fanout = 65)      0.172 r    10.612
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_34 path2reg                0.000      10.612
 Arrival time                                                                       10.612                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.405       0.405                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.038       0.443      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)             -1.777      -1.334                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.737      -0.597      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.153      -0.444                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/U2_p1_data_fifo/cnnfifo1_u/reg0_syn_34.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.790       0.346      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 capture clock edge                                                                 10.000      10.346
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.081      10.427
 clock uncertainty                                                                   0.000      10.427
 clock recovergence pessimism                                                        0.020      10.447
 Required time                                                                      10.447            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.165ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 5ns max

40 endpoints analyzed totally, and 40 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.965ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_39 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        4.035 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg0_syn_36.clk (rising edge triggered by clock clk_100m)
 End Point:               u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_39.ima
 Process:                 Slow                                                            
 Data Path Delay:         0.965ns  (logic 0.318ns, net 0.647ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.000       0.000      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[0]                                      cell (PLL)              0.000       0.000                    
 u_pll/bufg_feedback.clkin[0] (u_pll/clk0_buf)               net                     0.000       0.000      ../../al_ip/pll.v(40)
 u_pll/bufg_feedback.clkout                                  cell (GCLK)             0.000       0.000                    
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg0_syn_36.clk (u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref) net                     0.000       0.000      ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v(2)
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg0_syn_36.oqb clk2q                   0.178 r     0.178
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_39.ima net  (fanout = 1)       0.647 r     0.825
 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_39 path2rega               0.140       0.965
 Arrival time                                                                        0.965                  (0 lvl)       

 u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/reg3_syn_39.clk                         0.000       0.000
 delay budget                                                                        5.000       5.000
 cell setup                                                                         -0.000       5.000
 clock uncertainty                                                                  -0.000       5.000
 Required time                                                                       5.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.035ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.982 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg0_syn_37.clk
 End Point:               u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_37.imb (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         0.958ns  (logic 0.312ns, net 0.646ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg0_syn_37.clk clock                   0.000       0.000
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg0_syn_37.oqa clk2q                   0.172 r     0.172
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_37.imb net  (fanout = 1)       0.646 r     0.818
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_37 path2regb               0.140       0.958
 Arrival time                                                                        0.958                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.000       0.000      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)              0.000       0.000                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.000       0.000      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.000       0.000                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_37.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.000       0.000      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        5.000       5.000
 cell setup                                                                         -0.060       4.940
 clock uncertainty                                                                  -0.000       4.940
 Required time                                                                       4.940            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.982ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_40 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        4.013 ns                                                        
 Start Point:             u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg0_syn_40.clk
 End Point:               u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_40.imb (rising edge triggered by clock clk_50m)
 Clock group:             CLK50m                                                          
 Process:                 Slow                                                            
 Data Path Delay:         0.927ns  (logic 0.312ns, net 0.615ns, 33% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg0_syn_40.clk clock                   0.000       0.000
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg0_syn_40.oqa clk2q                   0.172 r     0.172
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_40.imb net  (fanout = 1)       0.615 r     0.787
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_40 path2regb               0.140       0.927
 Arrival time                                                                        0.927                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK50m                                                                              0.000       0.000                    
 CLK50m_syn_2.ipad                                           hier                    0.000       0.000                    
 CLK50m_syn_2.di                                             cell (PAD)              0.000       0.000                    
 u_pll/pll_inst.refclk (CLK50m_dup_1)                        net                     0.000       0.000      ../../../RTL/src/CortexM3.v(6)
 u_pll/pll_inst.clkc[2]                                      cell (PLL)              0.000       0.000                    
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkin[0] (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw) net                     0.000       0.000      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
 u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst.clkout cell (GCLK)             0.000       0.000                    
 u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/reg3_syn_40.clk (u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1) net                     0.000       0.000      ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v(19)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        5.000       5.000
 cell setup                                                                         -0.060       4.940
 clock uncertainty                                                                  -0.000       4.940
 Required time                                                                       4.940            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.013ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 90.76%)
Timing violations: 7 setup errors, and 0 hold errors.
Minimal setup slack: -0.410, minimal hold slack: 0.115

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk_50m (25.0MHz)                             14.267ns      70.092MHz        0.440ns      9199        0.000ns
	  CLK50m (50.0MHz)                              19.969ns      50.078MHz        0.309ns      4662        0.000ns
	  clk_100MHz (100.0MHz)                          8.855ns     112.931MHz        0.285ns       414        0.000ns
	  clk_100m (100.0MHz)                            8.062ns     124.000MHz        0.279ns       158        0.000ns
	  hdmi_clk (25.0MHz)                            12.000ns      83.333MHz        0.145ns       117        0.000ns
	  clk_25p2MHz (25.0MHz)                         40.410ns      24.746MHz        0.192ns        85       -0.607ns
	  hdmi_clk_5 (125.0MHz)                          5.840ns     171.233MHz        0.322ns        30        0.000ns
	  clk_125MHz (125.0MHz)                          4.948ns     202.000MHz        0.302ns        29        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 24 clock net(s): 
	PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n
	PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n_syn_51
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_3
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_4
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_3
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_4
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_3
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_4
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_3
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_4
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1_syn_33
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3_syn_33
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5_syn_33
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7
	PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7_syn_33
	SWCLK_dup_1
	SWCLK_syn_3
	cam_pclk_dup_4
	cam_pclk_syn_6
	u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk
	u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3

	Exceptions:

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		             40     set_false_path -hold -from [ get_regs {*/primary_addr_gray_reg[*]} ] -to [ get_regs {*/sync_r1[*]} ]

---------------------------------------------------------------------------------------------------------
