#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdf8760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdf9a80 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xdf7bf0 .functor NOT 1, L_0xe2f310, C4<0>, C4<0>, C4<0>;
L_0xe2f040 .functor XOR 1, L_0xe2ee50, L_0xe2efa0, C4<0>, C4<0>;
L_0xe2f200 .functor XOR 1, L_0xe2f040, L_0xe2f130, C4<0>, C4<0>;
v0xe2dbd0_0 .net *"_ivl_10", 0 0, L_0xe2f130;  1 drivers
v0xe2dcd0_0 .net *"_ivl_12", 0 0, L_0xe2f200;  1 drivers
v0xe2ddb0_0 .net *"_ivl_2", 0 0, L_0xe2ed90;  1 drivers
v0xe2de70_0 .net *"_ivl_4", 0 0, L_0xe2ee50;  1 drivers
v0xe2df50_0 .net *"_ivl_6", 0 0, L_0xe2efa0;  1 drivers
v0xe2e080_0 .net *"_ivl_8", 0 0, L_0xe2f040;  1 drivers
v0xe2e160_0 .net "a", 0 0, v0xe2caf0_0;  1 drivers
v0xe2e200_0 .net "b", 0 0, v0xe2cb90_0;  1 drivers
v0xe2e2a0_0 .net "c", 0 0, v0xe2cc30_0;  1 drivers
v0xe2e340_0 .var "clk", 0 0;
v0xe2e3e0_0 .net "d", 0 0, v0xe2cd70_0;  1 drivers
v0xe2e480_0 .net "q_dut", 0 0, v0xe2d870_0;  1 drivers
v0xe2e520_0 .net "q_ref", 0 0, L_0xe2ebf0;  1 drivers
v0xe2e5c0_0 .var/2u "stats1", 159 0;
v0xe2e660_0 .var/2u "strobe", 0 0;
v0xe2e700_0 .net "tb_match", 0 0, L_0xe2f310;  1 drivers
v0xe2e7c0_0 .net "tb_mismatch", 0 0, L_0xdf7bf0;  1 drivers
v0xe2e880_0 .net "wavedrom_enable", 0 0, v0xe2ce60_0;  1 drivers
v0xe2e920_0 .net "wavedrom_title", 511 0, v0xe2cf00_0;  1 drivers
L_0xe2ed90 .concat [ 1 0 0 0], L_0xe2ebf0;
L_0xe2ee50 .concat [ 1 0 0 0], L_0xe2ebf0;
L_0xe2efa0 .concat [ 1 0 0 0], v0xe2d870_0;
L_0xe2f130 .concat [ 1 0 0 0], L_0xe2ebf0;
L_0xe2f310 .cmp/eeq 1, L_0xe2ed90, L_0xe2f200;
S_0xdf9c10 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xdf9a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xdf1060 .functor NOT 1, v0xe2caf0_0, C4<0>, C4<0>, C4<0>;
L_0xe05d50 .functor XOR 1, L_0xdf1060, v0xe2cb90_0, C4<0>, C4<0>;
L_0xdf7c60 .functor XOR 1, L_0xe05d50, v0xe2cc30_0, C4<0>, C4<0>;
L_0xe2ebf0 .functor XOR 1, L_0xdf7c60, v0xe2cd70_0, C4<0>, C4<0>;
v0xdf7e60_0 .net *"_ivl_0", 0 0, L_0xdf1060;  1 drivers
v0xdf7f00_0 .net *"_ivl_2", 0 0, L_0xe05d50;  1 drivers
v0xdf11b0_0 .net *"_ivl_4", 0 0, L_0xdf7c60;  1 drivers
v0xdf1250_0 .net "a", 0 0, v0xe2caf0_0;  alias, 1 drivers
v0xe2beb0_0 .net "b", 0 0, v0xe2cb90_0;  alias, 1 drivers
v0xe2bfc0_0 .net "c", 0 0, v0xe2cc30_0;  alias, 1 drivers
v0xe2c080_0 .net "d", 0 0, v0xe2cd70_0;  alias, 1 drivers
v0xe2c140_0 .net "q", 0 0, L_0xe2ebf0;  alias, 1 drivers
S_0xe2c2a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xdf9a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xe2caf0_0 .var "a", 0 0;
v0xe2cb90_0 .var "b", 0 0;
v0xe2cc30_0 .var "c", 0 0;
v0xe2ccd0_0 .net "clk", 0 0, v0xe2e340_0;  1 drivers
v0xe2cd70_0 .var "d", 0 0;
v0xe2ce60_0 .var "wavedrom_enable", 0 0;
v0xe2cf00_0 .var "wavedrom_title", 511 0;
E_0xdfffc0/0 .event negedge, v0xe2ccd0_0;
E_0xdfffc0/1 .event posedge, v0xe2ccd0_0;
E_0xdfffc0 .event/or E_0xdfffc0/0, E_0xdfffc0/1;
E_0xe00210 .event posedge, v0xe2ccd0_0;
E_0xde99f0 .event negedge, v0xe2ccd0_0;
S_0xe2c5f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xe2c2a0;
 .timescale -12 -12;
v0xe2c7f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe2c8f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xe2c2a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe2d060 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xdf9a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0xe2d380_0 .net "a", 0 0, v0xe2caf0_0;  alias, 1 drivers
v0xe2d490_0 .net "b", 0 0, v0xe2cb90_0;  alias, 1 drivers
v0xe2d5a0_0 .net "c", 0 0, v0xe2cc30_0;  alias, 1 drivers
v0xe2d690_0 .net "d", 0 0, v0xe2cd70_0;  alias, 1 drivers
v0xe2d780_0 .net "q", 0 0, v0xe2d870_0;  alias, 1 drivers
v0xe2d870_0 .var "q_reg", 0 0;
E_0xdffd60 .event anyedge, v0xdf1250_0, v0xe2beb0_0, v0xe2bfc0_0, v0xe2c080_0;
S_0xe2d9b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xdf9a80;
 .timescale -12 -12;
E_0xdfc810 .event anyedge, v0xe2e660_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe2e660_0;
    %nor/r;
    %assign/vec4 v0xe2e660_0, 0;
    %wait E_0xdfc810;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe2c2a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe2cd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2cc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2cb90_0, 0;
    %assign/vec4 v0xe2caf0_0, 0;
    %wait E_0xde99f0;
    %wait E_0xe00210;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe2cd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2cc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2cb90_0, 0;
    %assign/vec4 v0xe2caf0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdfffc0;
    %load/vec4 v0xe2caf0_0;
    %load/vec4 v0xe2cb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe2cc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe2cd70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe2cd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2cc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2cb90_0, 0;
    %assign/vec4 v0xe2caf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe2c8f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdfffc0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xe2cd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2cc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2cb90_0, 0;
    %assign/vec4 v0xe2caf0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe2d060;
T_4 ;
    %wait E_0xdffd60;
    %load/vec4 v0xe2d380_0;
    %load/vec4 v0xe2d490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe2d5a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe2d690_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe2d870_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xdf9a80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2e660_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xdf9a80;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xe2e340_0;
    %inv;
    %store/vec4 v0xe2e340_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xdf9a80;
T_7 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe2ccd0_0, v0xe2e7c0_0, v0xe2e160_0, v0xe2e200_0, v0xe2e2a0_0, v0xe2e3e0_0, v0xe2e520_0, v0xe2e480_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xdf9a80;
T_8 ;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_8.1 ;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xdf9a80;
T_9 ;
    %wait E_0xdfffc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe2e5c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e5c0_0, 4, 32;
    %load/vec4 v0xe2e700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e5c0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe2e5c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e5c0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xe2e520_0;
    %load/vec4 v0xe2e520_0;
    %load/vec4 v0xe2e480_0;
    %xor;
    %load/vec4 v0xe2e520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e5c0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xe2e5c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e5c0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/circuit2/iter5/response0/top_module.sv";
