
SN_Keyboard_assistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000975c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c8  080098ec  080098ec  0000a8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0b4  0800a0b4  0000c0d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0b4  0800a0b4  0000b0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0bc  0800a0bc  0000c0d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0bc  0800a0bc  0000b0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0c0  0800a0c0  0000b0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d8  20000000  0800a0c4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000948  200000d8  0800a19c  0000c0d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a20  0800a19c  0000ca20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c0d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a33  00000000  00000000  0000c108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040ce  00000000  00000000  00022b3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00026c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d65  00000000  00000000  00027df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c1e  00000000  00000000  00028b55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d75  00000000  00000000  00052773  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef821  00000000  00000000  0006a4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00159d09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005134  00000000  00000000  00159d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0015ee80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080098d4 	.word	0x080098d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	080098d4 	.word	0x080098d4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <Button_Update>:
    lastReading = stableState;
    lastChangeTime = HAL_GetTick();
    pressedEventFlag = 0;
}

void Button_Update(void) {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
    // Read current raw state of the button pin
    GPIO_PinState rawState = HAL_GPIO_ReadPin(RESET_BTN_GPIO_Port, RESET_BTN_Pin);
 80002a6:	2101      	movs	r1, #1
 80002a8:	4819      	ldr	r0, [pc, #100]	@ (8000310 <Button_Update+0x70>)
 80002aa:	f001 fbcf 	bl	8001a4c <HAL_GPIO_ReadPin>
 80002ae:	4603      	mov	r3, r0
 80002b0:	71fb      	strb	r3, [r7, #7]
    uint8_t rawPressed = (rawState == (RESET_BTN_ACTIVE_LEVEL ? GPIO_PIN_SET : GPIO_PIN_RESET)) ? 1 : 0;
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	bf0c      	ite	eq
 80002b8:	2301      	moveq	r3, #1
 80002ba:	2300      	movne	r3, #0
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	71bb      	strb	r3, [r7, #6]

    if (rawPressed != lastReading) {
 80002c0:	4b14      	ldr	r3, [pc, #80]	@ (8000314 <Button_Update+0x74>)
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	79ba      	ldrb	r2, [r7, #6]
 80002c6:	429a      	cmp	r2, r3
 80002c8:	d007      	beq.n	80002da <Button_Update+0x3a>
        // Button state has changed (could be bounce), reset the debounce timer
        lastChangeTime = HAL_GetTick();
 80002ca:	f001 f8d3 	bl	8001474 <HAL_GetTick>
 80002ce:	4603      	mov	r3, r0
 80002d0:	4a11      	ldr	r2, [pc, #68]	@ (8000318 <Button_Update+0x78>)
 80002d2:	6013      	str	r3, [r2, #0]
        lastReading = rawPressed;
 80002d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000314 <Button_Update+0x74>)
 80002d6:	79bb      	ldrb	r3, [r7, #6]
 80002d8:	7013      	strb	r3, [r2, #0]
    }
    // If the state remains changed for longer than the debounce delay, accept the new state
    if (rawPressed != stableState && (HAL_GetTick() - lastChangeTime) >= DEBOUNCE_DELAY_MS) {
 80002da:	4b10      	ldr	r3, [pc, #64]	@ (800031c <Button_Update+0x7c>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	79ba      	ldrb	r2, [r7, #6]
 80002e0:	429a      	cmp	r2, r3
 80002e2:	d011      	beq.n	8000308 <Button_Update+0x68>
 80002e4:	f001 f8c6 	bl	8001474 <HAL_GetTick>
 80002e8:	4602      	mov	r2, r0
 80002ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000318 <Button_Update+0x78>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	1ad3      	subs	r3, r2, r3
 80002f0:	2b13      	cmp	r3, #19
 80002f2:	d909      	bls.n	8000308 <Button_Update+0x68>
        // Update the debounced stable state
        stableState = rawPressed;
 80002f4:	4a09      	ldr	r2, [pc, #36]	@ (800031c <Button_Update+0x7c>)
 80002f6:	79bb      	ldrb	r3, [r7, #6]
 80002f8:	7013      	strb	r3, [r2, #0]
        if (stableState == 1) {
 80002fa:	4b08      	ldr	r3, [pc, #32]	@ (800031c <Button_Update+0x7c>)
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d102      	bne.n	8000308 <Button_Update+0x68>
            // Button has transitioned from released to pressed
            pressedEventFlag = 1;
 8000302:	4b07      	ldr	r3, [pc, #28]	@ (8000320 <Button_Update+0x80>)
 8000304:	2201      	movs	r2, #1
 8000306:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000308:	bf00      	nop
 800030a:	3708      	adds	r7, #8
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	48000400 	.word	0x48000400
 8000314:	200000f5 	.word	0x200000f5
 8000318:	200000f8 	.word	0x200000f8
 800031c:	200000f4 	.word	0x200000f4
 8000320:	200000fc 	.word	0x200000fc

08000324 <Button_WasPressedEvent>:

uint8_t Button_WasPressedEvent(void) {
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
    if (pressedEventFlag) {
 8000328:	4b07      	ldr	r3, [pc, #28]	@ (8000348 <Button_WasPressedEvent+0x24>)
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d004      	beq.n	800033a <Button_WasPressedEvent+0x16>
        // A press event was detected since last check
        pressedEventFlag = 0;
 8000330:	4b05      	ldr	r3, [pc, #20]	@ (8000348 <Button_WasPressedEvent+0x24>)
 8000332:	2200      	movs	r2, #0
 8000334:	701a      	strb	r2, [r3, #0]
        return 1;
 8000336:	2301      	movs	r3, #1
 8000338:	e000      	b.n	800033c <Button_WasPressedEvent+0x18>
    }
    return 0;
 800033a:	2300      	movs	r3, #0
}
 800033c:	4618      	mov	r0, r3
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	200000fc 	.word	0x200000fc

0800034c <lcd_hal_addr>:
#define LCD_2LINE               (0x08)
#define LCD_5x8DOTS             (0x00)

/* Convert 7-bit address to HAL (8-bit address field) */
static inline uint16_t lcd_hal_addr(const GroveLCD_t *lcd)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
    return (uint16_t)(lcd->addr_7bit << 1);
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	791b      	ldrb	r3, [r3, #4]
 8000358:	005b      	lsls	r3, r3, #1
 800035a:	b29b      	uxth	r3, r3
}
 800035c:	4618      	mov	r0, r3
 800035e:	370c      	adds	r7, #12
 8000360:	46bd      	mov	sp, r7
 8000362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000366:	4770      	bx	lr

08000368 <lcd_write_cmd>:

/* Low-level: write one command byte */
static HAL_StatusTypeDef lcd_write_cmd(GroveLCD_t *lcd, uint8_t cmd)
{
 8000368:	b590      	push	{r4, r7, lr}
 800036a:	b087      	sub	sp, #28
 800036c:	af04      	add	r7, sp, #16
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	460b      	mov	r3, r1
 8000372:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	681c      	ldr	r4, [r3, #0]
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f7ff ffe7 	bl	800034c <lcd_hal_addr>
 800037e:	4603      	mov	r3, r0
 8000380:	4619      	mov	r1, r3
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	689b      	ldr	r3, [r3, #8]
 8000386:	9302      	str	r3, [sp, #8]
 8000388:	2301      	movs	r3, #1
 800038a:	9301      	str	r3, [sp, #4]
 800038c:	1cfb      	adds	r3, r7, #3
 800038e:	9300      	str	r3, [sp, #0]
 8000390:	2301      	movs	r3, #1
 8000392:	2280      	movs	r2, #128	@ 0x80
 8000394:	4620      	mov	r0, r4
 8000396:	f003 f855 	bl	8003444 <HAL_I2C_Mem_Write>
 800039a:	4603      	mov	r3, r0
        I2C_MEMADD_SIZE_8BIT,
        &cmd,
        1,
        lcd->timeout_ms
    );
}
 800039c:	4618      	mov	r0, r3
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd90      	pop	{r4, r7, pc}

080003a4 <lcd_write_data>:

/* Low-level: write one data byte */
static HAL_StatusTypeDef lcd_write_data(GroveLCD_t *lcd, uint8_t data)
{
 80003a4:	b590      	push	{r4, r7, lr}
 80003a6:	b087      	sub	sp, #28
 80003a8:	af04      	add	r7, sp, #16
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	460b      	mov	r3, r1
 80003ae:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	681c      	ldr	r4, [r3, #0]
 80003b4:	6878      	ldr	r0, [r7, #4]
 80003b6:	f7ff ffc9 	bl	800034c <lcd_hal_addr>
 80003ba:	4603      	mov	r3, r0
 80003bc:	4619      	mov	r1, r3
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	9302      	str	r3, [sp, #8]
 80003c4:	2301      	movs	r3, #1
 80003c6:	9301      	str	r3, [sp, #4]
 80003c8:	1cfb      	adds	r3, r7, #3
 80003ca:	9300      	str	r3, [sp, #0]
 80003cc:	2301      	movs	r3, #1
 80003ce:	2240      	movs	r2, #64	@ 0x40
 80003d0:	4620      	mov	r0, r4
 80003d2:	f003 f837 	bl	8003444 <HAL_I2C_Mem_Write>
 80003d6:	4603      	mov	r3, r0
        I2C_MEMADD_SIZE_8BIT,
        &data,
        1,
        lcd->timeout_ms
    );
}
 80003d8:	4618      	mov	r0, r3
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd90      	pop	{r4, r7, pc}

080003e0 <GroveLCD_Init>:

HAL_StatusTypeDef GroveLCD_Init(GroveLCD_t *lcd, I2C_HandleTypeDef *hi2c, uint8_t addr_7bit)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b086      	sub	sp, #24
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	60f8      	str	r0, [r7, #12]
 80003e8:	60b9      	str	r1, [r7, #8]
 80003ea:	4613      	mov	r3, r2
 80003ec:	71fb      	strb	r3, [r7, #7]
    if (lcd == NULL || hi2c == NULL)
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d002      	beq.n	80003fa <GroveLCD_Init+0x1a>
 80003f4:	68bb      	ldr	r3, [r7, #8]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d101      	bne.n	80003fe <GroveLCD_Init+0x1e>
        return HAL_ERROR;
 80003fa:	2301      	movs	r3, #1
 80003fc:	e052      	b.n	80004a4 <GroveLCD_Init+0xc4>

    lcd->hi2c = hi2c;
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	68ba      	ldr	r2, [r7, #8]
 8000402:	601a      	str	r2, [r3, #0]
    lcd->addr_7bit = addr_7bit;
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	79fa      	ldrb	r2, [r7, #7]
 8000408:	711a      	strb	r2, [r3, #4]
    lcd->timeout_ms = 50;
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	2232      	movs	r2, #50	@ 0x32
 800040e:	609a      	str	r2, [r3, #8]

    /* Power-up delay */
    HAL_Delay(50);
 8000410:	2032      	movs	r0, #50	@ 0x32
 8000412:	f001 f83b 	bl	800148c <HAL_Delay>
     * Init sequence based on Seeed examples (HD44780-like).
     * Keep delays conservative for reliability.
     */
    HAL_StatusTypeDef st;

    st = lcd_write_cmd(lcd, LCD_CMD_HOME);
 8000416:	2102      	movs	r1, #2
 8000418:	68f8      	ldr	r0, [r7, #12]
 800041a:	f7ff ffa5 	bl	8000368 <lcd_write_cmd>
 800041e:	4603      	mov	r3, r0
 8000420:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000422:	7dfb      	ldrb	r3, [r7, #23]
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <GroveLCD_Init+0x4c>
 8000428:	7dfb      	ldrb	r3, [r7, #23]
 800042a:	e03b      	b.n	80004a4 <GroveLCD_Init+0xc4>
    HAL_Delay(5);
 800042c:	2005      	movs	r0, #5
 800042e:	f001 f82d 	bl	800148c <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS); // 0x28
 8000432:	2128      	movs	r1, #40	@ 0x28
 8000434:	68f8      	ldr	r0, [r7, #12]
 8000436:	f7ff ff97 	bl	8000368 <lcd_write_cmd>
 800043a:	4603      	mov	r3, r0
 800043c:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 800043e:	7dfb      	ldrb	r3, [r7, #23]
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <GroveLCD_Init+0x68>
 8000444:	7dfb      	ldrb	r3, [r7, #23]
 8000446:	e02d      	b.n	80004a4 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 8000448:	2001      	movs	r0, #1
 800044a:	f001 f81f 	bl	800148c <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_DISPLAYCTRL | LCD_DISPLAY_ON | LCD_CURSOR_OFF | LCD_BLINK_OFF); // 0x0C
 800044e:	210c      	movs	r1, #12
 8000450:	68f8      	ldr	r0, [r7, #12]
 8000452:	f7ff ff89 	bl	8000368 <lcd_write_cmd>
 8000456:	4603      	mov	r3, r0
 8000458:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 800045a:	7dfb      	ldrb	r3, [r7, #23]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <GroveLCD_Init+0x84>
 8000460:	7dfb      	ldrb	r3, [r7, #23]
 8000462:	e01f      	b.n	80004a4 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 8000464:	2001      	movs	r0, #1
 8000466:	f001 f811 	bl	800148c <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_CLEAR);
 800046a:	2101      	movs	r1, #1
 800046c:	68f8      	ldr	r0, [r7, #12]
 800046e:	f7ff ff7b 	bl	8000368 <lcd_write_cmd>
 8000472:	4603      	mov	r3, r0
 8000474:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000476:	7dfb      	ldrb	r3, [r7, #23]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <GroveLCD_Init+0xa0>
 800047c:	7dfb      	ldrb	r3, [r7, #23]
 800047e:	e011      	b.n	80004a4 <GroveLCD_Init+0xc4>
    HAL_Delay(3);
 8000480:	2003      	movs	r0, #3
 8000482:	f001 f803 	bl	800148c <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_ENTRYMODE | LCD_ENTRY_INC | LCD_ENTRY_SHIFT_OFF); // 0x06
 8000486:	2106      	movs	r1, #6
 8000488:	68f8      	ldr	r0, [r7, #12]
 800048a:	f7ff ff6d 	bl	8000368 <lcd_write_cmd>
 800048e:	4603      	mov	r3, r0
 8000490:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000492:	7dfb      	ldrb	r3, [r7, #23]
 8000494:	2b00      	cmp	r3, #0
 8000496:	d001      	beq.n	800049c <GroveLCD_Init+0xbc>
 8000498:	7dfb      	ldrb	r3, [r7, #23]
 800049a:	e003      	b.n	80004a4 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 800049c:	2001      	movs	r0, #1
 800049e:	f000 fff5 	bl	800148c <HAL_Delay>

    return HAL_OK;
 80004a2:	2300      	movs	r3, #0
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	3718      	adds	r7, #24
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}

080004ac <GroveLCD_Clear>:

HAL_StatusTypeDef GroveLCD_Clear(GroveLCD_t *lcd)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b084      	sub	sp, #16
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef st = lcd_write_cmd(lcd, LCD_CMD_CLEAR);
 80004b4:	2101      	movs	r1, #1
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f7ff ff56 	bl	8000368 <lcd_write_cmd>
 80004bc:	4603      	mov	r3, r0
 80004be:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(3); // clear needs longer time
 80004c0:	2003      	movs	r0, #3
 80004c2:	f000 ffe3 	bl	800148c <HAL_Delay>
    return st;
 80004c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80004c8:	4618      	mov	r0, r3
 80004ca:	3710      	adds	r7, #16
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}

080004d0 <GroveLCD_SetCursor>:
    HAL_Delay(3); // home needs longer time
    return st;
}

HAL_StatusTypeDef GroveLCD_SetCursor(GroveLCD_t *lcd, uint8_t row, uint8_t col)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	70fb      	strb	r3, [r7, #3]
 80004dc:	4613      	mov	r3, r2
 80004de:	70bb      	strb	r3, [r7, #2]
    /*
     * Standard 16x2 DDRAM layout:
     * row 0 -> 0x00..0x0F
     * row 1 -> 0x40..0x4F
     */
    uint8_t base = (row == 0) ? 0x00 : 0x40;
 80004e0:	78fb      	ldrb	r3, [r7, #3]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d101      	bne.n	80004ea <GroveLCD_SetCursor+0x1a>
 80004e6:	2300      	movs	r3, #0
 80004e8:	e000      	b.n	80004ec <GroveLCD_SetCursor+0x1c>
 80004ea:	2340      	movs	r3, #64	@ 0x40
 80004ec:	73fb      	strb	r3, [r7, #15]
    uint8_t addr = (uint8_t)(base + (col & 0x0F));
 80004ee:	78bb      	ldrb	r3, [r7, #2]
 80004f0:	f003 030f 	and.w	r3, r3, #15
 80004f4:	b2da      	uxtb	r2, r3
 80004f6:	7bfb      	ldrb	r3, [r7, #15]
 80004f8:	4413      	add	r3, r2
 80004fa:	73bb      	strb	r3, [r7, #14]
    return lcd_write_cmd(lcd, (uint8_t)(LCD_CMD_SET_DDRAM | addr));
 80004fc:	7bbb      	ldrb	r3, [r7, #14]
 80004fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000502:	b2db      	uxtb	r3, r3
 8000504:	4619      	mov	r1, r3
 8000506:	6878      	ldr	r0, [r7, #4]
 8000508:	f7ff ff2e 	bl	8000368 <lcd_write_cmd>
 800050c:	4603      	mov	r3, r0
}
 800050e:	4618      	mov	r0, r3
 8000510:	3710      	adds	r7, #16
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}

08000516 <GroveLCD_Print>:
{
    return lcd_write_data(lcd, (uint8_t)c);
}

HAL_StatusTypeDef GroveLCD_Print(GroveLCD_t *lcd, const char *s)
{
 8000516:	b580      	push	{r7, lr}
 8000518:	b084      	sub	sp, #16
 800051a:	af00      	add	r7, sp, #0
 800051c:	6078      	str	r0, [r7, #4]
 800051e:	6039      	str	r1, [r7, #0]
    if (lcd == NULL || s == NULL) return HAL_ERROR;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d002      	beq.n	800052c <GroveLCD_Print+0x16>
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d101      	bne.n	8000530 <GroveLCD_Print+0x1a>
 800052c:	2301      	movs	r3, #1
 800052e:	e016      	b.n	800055e <GroveLCD_Print+0x48>

    HAL_StatusTypeDef st = HAL_OK;
 8000530:	2300      	movs	r3, #0
 8000532:	73fb      	strb	r3, [r7, #15]
    while (*s)
 8000534:	e00e      	b.n	8000554 <GroveLCD_Print+0x3e>
    {
        st = lcd_write_data(lcd, (uint8_t)*s++);
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	1c5a      	adds	r2, r3, #1
 800053a:	603a      	str	r2, [r7, #0]
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	4619      	mov	r1, r3
 8000540:	6878      	ldr	r0, [r7, #4]
 8000542:	f7ff ff2f 	bl	80003a4 <lcd_write_data>
 8000546:	4603      	mov	r3, r0
 8000548:	73fb      	strb	r3, [r7, #15]
        if (st != HAL_OK) return st;
 800054a:	7bfb      	ldrb	r3, [r7, #15]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <GroveLCD_Print+0x3e>
 8000550:	7bfb      	ldrb	r3, [r7, #15]
 8000552:	e004      	b.n	800055e <GroveLCD_Print+0x48>
    while (*s)
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d1ec      	bne.n	8000536 <GroveLCD_Print+0x20>
    }
    return HAL_OK;
 800055c:	2300      	movs	r3, #0
}
 800055e:	4618      	mov	r0, r3
 8000560:	3710      	adds	r7, #16
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
	...

08000568 <Lesson_DisplayStep>:
static uint32_t redLedOffTime = 0;

/**
 * @brief Draw current lesson step (or its chord) on the Grove 16x2 LCD.
 */
static void Lesson_DisplayStep(void) {
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b087      	sub	sp, #28
 800056c:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 800056e:	482e      	ldr	r0, [pc, #184]	@ (8000628 <Lesson_DisplayStep+0xc0>)
 8000570:	f7ff ff9c 	bl	80004ac <GroveLCD_Clear>

    char line[17];
    snprintf(line, sizeof(line), "Step %d:", currentStep + 1);
 8000574:	4b2d      	ldr	r3, [pc, #180]	@ (800062c <Lesson_DisplayStep+0xc4>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	3301      	adds	r3, #1
 800057a:	1d38      	adds	r0, r7, #4
 800057c:	4a2c      	ldr	r2, [pc, #176]	@ (8000630 <Lesson_DisplayStep+0xc8>)
 800057e:	2111      	movs	r1, #17
 8000580:	f008 f9fc 	bl	800897c <sniprintf>
    GroveLCD_SetCursor(&lcd, 0, 0);
 8000584:	2200      	movs	r2, #0
 8000586:	2100      	movs	r1, #0
 8000588:	4827      	ldr	r0, [pc, #156]	@ (8000628 <Lesson_DisplayStep+0xc0>)
 800058a:	f7ff ffa1 	bl	80004d0 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, line);
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	4619      	mov	r1, r3
 8000592:	4825      	ldr	r0, [pc, #148]	@ (8000628 <Lesson_DisplayStep+0xc0>)
 8000594:	f7ff ffbf 	bl	8000516 <GroveLCD_Print>

    GroveLCD_SetCursor(&lcd, 1, 0);
 8000598:	2200      	movs	r2, #0
 800059a:	2101      	movs	r1, #1
 800059c:	4822      	ldr	r0, [pc, #136]	@ (8000628 <Lesson_DisplayStep+0xc0>)
 800059e:	f7ff ff97 	bl	80004d0 <GroveLCD_SetCursor>
    line[0] = '\0';
 80005a2:	2300      	movs	r3, #0
 80005a4:	713b      	strb	r3, [r7, #4]
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 80005a6:	2300      	movs	r3, #0
 80005a8:	75fb      	strb	r3, [r7, #23]
 80005aa:	e02c      	b.n	8000606 <Lesson_DisplayStep+0x9e>
        strncat(line, SONG_STEPS_NAMES[currentStep][i], sizeof(line) - strlen(line) - 1);
 80005ac:	4b1f      	ldr	r3, [pc, #124]	@ (800062c <Lesson_DisplayStep+0xc4>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	461a      	mov	r2, r3
 80005b2:	7dfb      	ldrb	r3, [r7, #23]
 80005b4:	491f      	ldr	r1, [pc, #124]	@ (8000634 <Lesson_DisplayStep+0xcc>)
 80005b6:	0092      	lsls	r2, r2, #2
 80005b8:	4413      	add	r3, r2
 80005ba:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	4618      	mov	r0, r3
 80005c2:	f7ff fe0f 	bl	80001e4 <strlen>
 80005c6:	4603      	mov	r3, r0
 80005c8:	f1c3 0210 	rsb	r2, r3, #16
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	4621      	mov	r1, r4
 80005d0:	4618      	mov	r0, r3
 80005d2:	f008 fae9 	bl	8008ba8 <strncat>
        if (i < stepNoteCount[currentStep] - 1) {
 80005d6:	7dfa      	ldrb	r2, [r7, #23]
 80005d8:	4b14      	ldr	r3, [pc, #80]	@ (800062c <Lesson_DisplayStep+0xc4>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	4619      	mov	r1, r3
 80005de:	4b16      	ldr	r3, [pc, #88]	@ (8000638 <Lesson_DisplayStep+0xd0>)
 80005e0:	5c5b      	ldrb	r3, [r3, r1]
 80005e2:	3b01      	subs	r3, #1
 80005e4:	429a      	cmp	r2, r3
 80005e6:	da0b      	bge.n	8000600 <Lesson_DisplayStep+0x98>
            strncat(line, " ", sizeof(line) - strlen(line) - 1);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	4618      	mov	r0, r3
 80005ec:	f7ff fdfa 	bl	80001e4 <strlen>
 80005f0:	4603      	mov	r3, r0
 80005f2:	f1c3 0210 	rsb	r2, r3, #16
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	4910      	ldr	r1, [pc, #64]	@ (800063c <Lesson_DisplayStep+0xd4>)
 80005fa:	4618      	mov	r0, r3
 80005fc:	f008 fad4 	bl	8008ba8 <strncat>
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 8000600:	7dfb      	ldrb	r3, [r7, #23]
 8000602:	3301      	adds	r3, #1
 8000604:	75fb      	strb	r3, [r7, #23]
 8000606:	4b09      	ldr	r3, [pc, #36]	@ (800062c <Lesson_DisplayStep+0xc4>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	461a      	mov	r2, r3
 800060c:	4b0a      	ldr	r3, [pc, #40]	@ (8000638 <Lesson_DisplayStep+0xd0>)
 800060e:	5c9b      	ldrb	r3, [r3, r2]
 8000610:	7dfa      	ldrb	r2, [r7, #23]
 8000612:	429a      	cmp	r2, r3
 8000614:	d3ca      	bcc.n	80005ac <Lesson_DisplayStep+0x44>
        }
    }
    GroveLCD_Print(&lcd, line);
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	4619      	mov	r1, r3
 800061a:	4803      	ldr	r0, [pc, #12]	@ (8000628 <Lesson_DisplayStep+0xc0>)
 800061c:	f7ff ff7b 	bl	8000516 <GroveLCD_Print>
}
 8000620:	bf00      	nop
 8000622:	371c      	adds	r7, #28
 8000624:	46bd      	mov	sp, r7
 8000626:	bd90      	pop	{r4, r7, pc}
 8000628:	20000184 	.word	0x20000184
 800062c:	20000115 	.word	0x20000115
 8000630:	0800990c 	.word	0x0800990c
 8000634:	20000000 	.word	0x20000000
 8000638:	20000110 	.word	0x20000110
 800063c:	08009918 	.word	0x08009918

08000640 <Lesson_DisplaySummary>:

/**
 * @brief Draw lesson summary on the Grove 16x2 LCD.
 */
static void Lesson_DisplaySummary(void) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b08e      	sub	sp, #56	@ 0x38
 8000644:	af02      	add	r7, sp, #8
    GroveLCD_Clear(&lcd);
 8000646:	481f      	ldr	r0, [pc, #124]	@ (80006c4 <Lesson_DisplaySummary+0x84>)
 8000648:	f7ff ff30 	bl	80004ac <GroveLCD_Clear>

    char line1[17];
    char line2[17];
    uint32_t accuracyPercent = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (totalNoteOnCount > 0) {
 8000650:	4b1d      	ldr	r3, [pc, #116]	@ (80006c8 <Lesson_DisplaySummary+0x88>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d009      	beq.n	800066c <Lesson_DisplaySummary+0x2c>
        accuracyPercent = (correctNoteOnCount * 100U) / totalNoteOnCount;
 8000658:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <Lesson_DisplaySummary+0x8c>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	2264      	movs	r2, #100	@ 0x64
 800065e:	fb03 f202 	mul.w	r2, r3, r2
 8000662:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <Lesson_DisplaySummary+0x88>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	fbb2 f3f3 	udiv	r3, r2, r3
 800066a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    // Shortened to fit 16 chars reliably
    snprintf(line1, sizeof(line1), "Acc %lu/%lu",
 800066c:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <Lesson_DisplaySummary+0x8c>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <Lesson_DisplaySummary+0x88>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f107 0018 	add.w	r0, r7, #24
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	4613      	mov	r3, r2
 800067c:	4a14      	ldr	r2, [pc, #80]	@ (80006d0 <Lesson_DisplaySummary+0x90>)
 800067e:	2111      	movs	r1, #17
 8000680:	f008 f97c 	bl	800897c <sniprintf>
             (unsigned long)correctNoteOnCount,
             (unsigned long)totalNoteOnCount);
    snprintf(line2, sizeof(line2), "%lu%% Reset",
 8000684:	1d38      	adds	r0, r7, #4
 8000686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000688:	4a12      	ldr	r2, [pc, #72]	@ (80006d4 <Lesson_DisplaySummary+0x94>)
 800068a:	2111      	movs	r1, #17
 800068c:	f008 f976 	bl	800897c <sniprintf>
             (unsigned long)accuracyPercent);

    GroveLCD_SetCursor(&lcd, 0, 0);
 8000690:	2200      	movs	r2, #0
 8000692:	2100      	movs	r1, #0
 8000694:	480b      	ldr	r0, [pc, #44]	@ (80006c4 <Lesson_DisplaySummary+0x84>)
 8000696:	f7ff ff1b 	bl	80004d0 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, line1);
 800069a:	f107 0318 	add.w	r3, r7, #24
 800069e:	4619      	mov	r1, r3
 80006a0:	4808      	ldr	r0, [pc, #32]	@ (80006c4 <Lesson_DisplaySummary+0x84>)
 80006a2:	f7ff ff38 	bl	8000516 <GroveLCD_Print>
    GroveLCD_SetCursor(&lcd, 1, 0);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2101      	movs	r1, #1
 80006aa:	4806      	ldr	r0, [pc, #24]	@ (80006c4 <Lesson_DisplaySummary+0x84>)
 80006ac:	f7ff ff10 	bl	80004d0 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, line2);
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	4619      	mov	r1, r3
 80006b4:	4803      	ldr	r0, [pc, #12]	@ (80006c4 <Lesson_DisplaySummary+0x84>)
 80006b6:	f7ff ff2e 	bl	8000516 <GroveLCD_Print>
}
 80006ba:	bf00      	nop
 80006bc:	3730      	adds	r7, #48	@ 0x30
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000184 	.word	0x20000184
 80006c8:	20000118 	.word	0x20000118
 80006cc:	2000011c 	.word	0x2000011c
 80006d0:	0800991c 	.word	0x0800991c
 80006d4:	08009928 	.word	0x08009928

080006d8 <Lesson_Init>:

void Lesson_Init(void) {
 80006d8:	b590      	push	{r4, r7, lr}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0
    // Convert note name strings to MIDI note numbers for each step
    for (uint8_t step = 0; step < LESSON_STEPS_COUNT; ++step) {
 80006de:	2300      	movs	r3, #0
 80006e0:	71fb      	strb	r3, [r7, #7]
 80006e2:	e037      	b.n	8000754 <Lesson_Init+0x7c>
        uint8_t count = 0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	71bb      	strb	r3, [r7, #6]
        for (uint8_t i = 0; i < MAX_CHORD_NOTES && SONG_STEPS_NAMES[step][i] != NULL; ++i) {
 80006e8:	2300      	movs	r3, #0
 80006ea:	717b      	strb	r3, [r7, #5]
 80006ec:	e01f      	b.n	800072e <Lesson_Init+0x56>
            uint8_t midiVal;
            if (NoteName_ToMidi(SONG_STEPS_NAMES[step][i], &midiVal) == NOTE_OK) {
 80006ee:	79fa      	ldrb	r2, [r7, #7]
 80006f0:	797b      	ldrb	r3, [r7, #5]
 80006f2:	492a      	ldr	r1, [pc, #168]	@ (800079c <Lesson_Init+0xc4>)
 80006f4:	0092      	lsls	r2, r2, #2
 80006f6:	4413      	add	r3, r2
 80006f8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006fc:	1d3a      	adds	r2, r7, #4
 80006fe:	4611      	mov	r1, r2
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fc19 	bl	8000f38 <NoteName_ToMidi>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d10d      	bne.n	8000728 <Lesson_Init+0x50>
                songStepsMidi[step][count++] = midiVal;
 800070c:	79fa      	ldrb	r2, [r7, #7]
 800070e:	79bb      	ldrb	r3, [r7, #6]
 8000710:	1c59      	adds	r1, r3, #1
 8000712:	71b9      	strb	r1, [r7, #6]
 8000714:	461c      	mov	r4, r3
 8000716:	7938      	ldrb	r0, [r7, #4]
 8000718:	4921      	ldr	r1, [pc, #132]	@ (80007a0 <Lesson_Init+0xc8>)
 800071a:	4613      	mov	r3, r2
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	4413      	add	r3, r2
 8000720:	440b      	add	r3, r1
 8000722:	4423      	add	r3, r4
 8000724:	4602      	mov	r2, r0
 8000726:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < MAX_CHORD_NOTES && SONG_STEPS_NAMES[step][i] != NULL; ++i) {
 8000728:	797b      	ldrb	r3, [r7, #5]
 800072a:	3301      	adds	r3, #1
 800072c:	717b      	strb	r3, [r7, #5]
 800072e:	797b      	ldrb	r3, [r7, #5]
 8000730:	2b02      	cmp	r3, #2
 8000732:	d808      	bhi.n	8000746 <Lesson_Init+0x6e>
 8000734:	79fa      	ldrb	r2, [r7, #7]
 8000736:	797b      	ldrb	r3, [r7, #5]
 8000738:	4918      	ldr	r1, [pc, #96]	@ (800079c <Lesson_Init+0xc4>)
 800073a:	0092      	lsls	r2, r2, #2
 800073c:	4413      	add	r3, r2
 800073e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d1d3      	bne.n	80006ee <Lesson_Init+0x16>
            }
        }
        stepNoteCount[step] = count;
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	4916      	ldr	r1, [pc, #88]	@ (80007a4 <Lesson_Init+0xcc>)
 800074a:	79ba      	ldrb	r2, [r7, #6]
 800074c:	54ca      	strb	r2, [r1, r3]
    for (uint8_t step = 0; step < LESSON_STEPS_COUNT; ++step) {
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	3301      	adds	r3, #1
 8000752:	71fb      	strb	r3, [r7, #7]
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	2b04      	cmp	r3, #4
 8000758:	d9c4      	bls.n	80006e4 <Lesson_Init+0xc>
    }

    // Initialize LED states
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2101      	movs	r1, #1
 800075e:	4812      	ldr	r0, [pc, #72]	@ (80007a8 <Lesson_Init+0xd0>)
 8000760:	f001 f98c 	bl	8001a7c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port,   RED_LED_Pin,   GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2102      	movs	r1, #2
 8000768:	480f      	ldr	r0, [pc, #60]	@ (80007a8 <Lesson_Init+0xd0>)
 800076a:	f001 f987 	bl	8001a7c <HAL_GPIO_WritePin>

    // Initialize lesson state variables
    currentStep = 0;
 800076e:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <Lesson_Init+0xd4>)
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
    lessonCompleted = 0;
 8000774:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <Lesson_Init+0xd8>)
 8000776:	2200      	movs	r2, #0
 8000778:	701a      	strb	r2, [r3, #0]
    totalNoteOnCount = 0;
 800077a:	4b0e      	ldr	r3, [pc, #56]	@ (80007b4 <Lesson_Init+0xdc>)
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
    correctNoteOnCount = 0;
 8000780:	4b0d      	ldr	r3, [pc, #52]	@ (80007b8 <Lesson_Init+0xe0>)
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
    memset(stepNotesPlayedFlags, 0, sizeof(stepNotesPlayedFlags));
 8000786:	2203      	movs	r2, #3
 8000788:	2100      	movs	r1, #0
 800078a:	480c      	ldr	r0, [pc, #48]	@ (80007bc <Lesson_Init+0xe4>)
 800078c:	f008 fa04 	bl	8008b98 <memset>

    // Display the first step
    Lesson_DisplayStep();
 8000790:	f7ff feea 	bl	8000568 <Lesson_DisplayStep>
}
 8000794:	bf00      	nop
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	bd90      	pop	{r4, r7, pc}
 800079c:	20000000 	.word	0x20000000
 80007a0:	20000100 	.word	0x20000100
 80007a4:	20000110 	.word	0x20000110
 80007a8:	48000800 	.word	0x48000800
 80007ac:	20000115 	.word	0x20000115
 80007b0:	20000116 	.word	0x20000116
 80007b4:	20000118 	.word	0x20000118
 80007b8:	2000011c 	.word	0x2000011c
 80007bc:	20000120 	.word	0x20000120

080007c0 <Lesson_Reset>:

void Lesson_Reset(void) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
    // Reset lesson progress and counters
    currentStep = 0;
 80007c4:	4b12      	ldr	r3, [pc, #72]	@ (8000810 <Lesson_Reset+0x50>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]
    lessonCompleted = 0;
 80007ca:	4b12      	ldr	r3, [pc, #72]	@ (8000814 <Lesson_Reset+0x54>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
    totalNoteOnCount = 0;
 80007d0:	4b11      	ldr	r3, [pc, #68]	@ (8000818 <Lesson_Reset+0x58>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
    correctNoteOnCount = 0;
 80007d6:	4b11      	ldr	r3, [pc, #68]	@ (800081c <Lesson_Reset+0x5c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]

    // Reset played-notes flags for the first chord
    memset(stepNotesPlayedFlags, 0, sizeof(stepNotesPlayedFlags));
 80007dc:	2203      	movs	r2, #3
 80007de:	2100      	movs	r1, #0
 80007e0:	480f      	ldr	r0, [pc, #60]	@ (8000820 <Lesson_Reset+0x60>)
 80007e2:	f008 f9d9 	bl	8008b98 <memset>

    // Turn off LEDs
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2101      	movs	r1, #1
 80007ea:	480e      	ldr	r0, [pc, #56]	@ (8000824 <Lesson_Reset+0x64>)
 80007ec:	f001 f946 	bl	8001a7c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port,   RED_LED_Pin,   GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2102      	movs	r1, #2
 80007f4:	480b      	ldr	r0, [pc, #44]	@ (8000824 <Lesson_Reset+0x64>)
 80007f6:	f001 f941 	bl	8001a7c <HAL_GPIO_WritePin>
    greenLedOffTime = 0;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <Lesson_Reset+0x68>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
    redLedOffTime = 0;
 8000800:	4b0a      	ldr	r3, [pc, #40]	@ (800082c <Lesson_Reset+0x6c>)
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]

    // Refresh the LCD to show the first step again
    Lesson_DisplayStep();
 8000806:	f7ff feaf 	bl	8000568 <Lesson_DisplayStep>
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000115 	.word	0x20000115
 8000814:	20000116 	.word	0x20000116
 8000818:	20000118 	.word	0x20000118
 800081c:	2000011c 	.word	0x2000011c
 8000820:	20000120 	.word	0x20000120
 8000824:	48000800 	.word	0x48000800
 8000828:	20000124 	.word	0x20000124
 800082c:	20000128 	.word	0x20000128

08000830 <Lesson_OnNoteOn>:

void Lesson_OnNoteOn(uint8_t midiNote) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	71fb      	strb	r3, [r7, #7]
    if (lessonCompleted) {
 800083a:	4b44      	ldr	r3, [pc, #272]	@ (800094c <Lesson_OnNoteOn+0x11c>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d17f      	bne.n	8000942 <Lesson_OnNoteOn+0x112>
        // Ignore inputs if lesson already completed (waiting for reset)
        return;
    }

    // Count every Note On event
    totalNoteOnCount++;
 8000842:	4b43      	ldr	r3, [pc, #268]	@ (8000950 <Lesson_OnNoteOn+0x120>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	3301      	adds	r3, #1
 8000848:	4a41      	ldr	r2, [pc, #260]	@ (8000950 <Lesson_OnNoteOn+0x120>)
 800084a:	6013      	str	r3, [r2, #0]

    uint8_t correct = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	73fb      	strb	r3, [r7, #15]

    // Check if the incoming note is part of the current chord and not yet played
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 8000850:	2300      	movs	r3, #0
 8000852:	73bb      	strb	r3, [r7, #14]
 8000854:	e02c      	b.n	80008b0 <Lesson_OnNoteOn+0x80>
        if (midiNote == songStepsMidi[currentStep][i] && stepNotesPlayedFlags[i] == 0) {
 8000856:	4b3f      	ldr	r3, [pc, #252]	@ (8000954 <Lesson_OnNoteOn+0x124>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	4618      	mov	r0, r3
 800085c:	7bba      	ldrb	r2, [r7, #14]
 800085e:	493e      	ldr	r1, [pc, #248]	@ (8000958 <Lesson_OnNoteOn+0x128>)
 8000860:	4603      	mov	r3, r0
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	4403      	add	r3, r0
 8000866:	440b      	add	r3, r1
 8000868:	4413      	add	r3, r2
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	79fa      	ldrb	r2, [r7, #7]
 800086e:	429a      	cmp	r2, r3
 8000870:	d11b      	bne.n	80008aa <Lesson_OnNoteOn+0x7a>
 8000872:	7bbb      	ldrb	r3, [r7, #14]
 8000874:	4a39      	ldr	r2, [pc, #228]	@ (800095c <Lesson_OnNoteOn+0x12c>)
 8000876:	5cd3      	ldrb	r3, [r2, r3]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d116      	bne.n	80008aa <Lesson_OnNoteOn+0x7a>
            // Correct note hit
            stepNotesPlayedFlags[i] = 1;
 800087c:	7bbb      	ldrb	r3, [r7, #14]
 800087e:	4a37      	ldr	r2, [pc, #220]	@ (800095c <Lesson_OnNoteOn+0x12c>)
 8000880:	2101      	movs	r1, #1
 8000882:	54d1      	strb	r1, [r2, r3]
            correctNoteOnCount++;
 8000884:	4b36      	ldr	r3, [pc, #216]	@ (8000960 <Lesson_OnNoteOn+0x130>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	4a35      	ldr	r2, [pc, #212]	@ (8000960 <Lesson_OnNoteOn+0x130>)
 800088c:	6013      	str	r3, [r2, #0]
            correct = 1;
 800088e:	2301      	movs	r3, #1
 8000890:	73fb      	strb	r3, [r7, #15]

            // Blink green LED for a correct note
            HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8000892:	2201      	movs	r2, #1
 8000894:	2101      	movs	r1, #1
 8000896:	4833      	ldr	r0, [pc, #204]	@ (8000964 <Lesson_OnNoteOn+0x134>)
 8000898:	f001 f8f0 	bl	8001a7c <HAL_GPIO_WritePin>
            greenLedOffTime = HAL_GetTick() + LED_BLINK_DURATION;
 800089c:	f000 fdea 	bl	8001474 <HAL_GetTick>
 80008a0:	4603      	mov	r3, r0
 80008a2:	3364      	adds	r3, #100	@ 0x64
 80008a4:	4a30      	ldr	r2, [pc, #192]	@ (8000968 <Lesson_OnNoteOn+0x138>)
 80008a6:	6013      	str	r3, [r2, #0]
            break;
 80008a8:	e00a      	b.n	80008c0 <Lesson_OnNoteOn+0x90>
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 80008aa:	7bbb      	ldrb	r3, [r7, #14]
 80008ac:	3301      	adds	r3, #1
 80008ae:	73bb      	strb	r3, [r7, #14]
 80008b0:	4b28      	ldr	r3, [pc, #160]	@ (8000954 <Lesson_OnNoteOn+0x124>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	461a      	mov	r2, r3
 80008b6:	4b2d      	ldr	r3, [pc, #180]	@ (800096c <Lesson_OnNoteOn+0x13c>)
 80008b8:	5c9b      	ldrb	r3, [r3, r2]
 80008ba:	7bba      	ldrb	r2, [r7, #14]
 80008bc:	429a      	cmp	r2, r3
 80008be:	d3ca      	bcc.n	8000856 <Lesson_OnNoteOn+0x26>
        }
    }

    if (!correct) {
 80008c0:	7bfb      	ldrb	r3, [r7, #15]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d10a      	bne.n	80008dc <Lesson_OnNoteOn+0xac>
        // Wrong note
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 80008c6:	2201      	movs	r2, #1
 80008c8:	2102      	movs	r1, #2
 80008ca:	4826      	ldr	r0, [pc, #152]	@ (8000964 <Lesson_OnNoteOn+0x134>)
 80008cc:	f001 f8d6 	bl	8001a7c <HAL_GPIO_WritePin>
        redLedOffTime = HAL_GetTick() + LED_BLINK_DURATION;
 80008d0:	f000 fdd0 	bl	8001474 <HAL_GetTick>
 80008d4:	4603      	mov	r3, r0
 80008d6:	3364      	adds	r3, #100	@ 0x64
 80008d8:	4a25      	ldr	r2, [pc, #148]	@ (8000970 <Lesson_OnNoteOn+0x140>)
 80008da:	6013      	str	r3, [r2, #0]
    }

    // Check if the current chord is now fully played
    uint8_t chordComplete = 1;
 80008dc:	2301      	movs	r3, #1
 80008de:	737b      	strb	r3, [r7, #13]
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 80008e0:	2300      	movs	r3, #0
 80008e2:	733b      	strb	r3, [r7, #12]
 80008e4:	e00a      	b.n	80008fc <Lesson_OnNoteOn+0xcc>
        if (stepNotesPlayedFlags[i] == 0) {
 80008e6:	7b3b      	ldrb	r3, [r7, #12]
 80008e8:	4a1c      	ldr	r2, [pc, #112]	@ (800095c <Lesson_OnNoteOn+0x12c>)
 80008ea:	5cd3      	ldrb	r3, [r2, r3]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d102      	bne.n	80008f6 <Lesson_OnNoteOn+0xc6>
            chordComplete = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	737b      	strb	r3, [r7, #13]
            break;
 80008f4:	e00a      	b.n	800090c <Lesson_OnNoteOn+0xdc>
    for (uint8_t i = 0; i < stepNoteCount[currentStep]; ++i) {
 80008f6:	7b3b      	ldrb	r3, [r7, #12]
 80008f8:	3301      	adds	r3, #1
 80008fa:	733b      	strb	r3, [r7, #12]
 80008fc:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <Lesson_OnNoteOn+0x124>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	461a      	mov	r2, r3
 8000902:	4b1a      	ldr	r3, [pc, #104]	@ (800096c <Lesson_OnNoteOn+0x13c>)
 8000904:	5c9b      	ldrb	r3, [r3, r2]
 8000906:	7b3a      	ldrb	r2, [r7, #12]
 8000908:	429a      	cmp	r2, r3
 800090a:	d3ec      	bcc.n	80008e6 <Lesson_OnNoteOn+0xb6>
        }
    }

    if (chordComplete) {
 800090c:	7b7b      	ldrb	r3, [r7, #13]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d018      	beq.n	8000944 <Lesson_OnNoteOn+0x114>
        // Advance to next step (chord)
        currentStep++;
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <Lesson_OnNoteOn+0x124>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	3301      	adds	r3, #1
 8000918:	b2da      	uxtb	r2, r3
 800091a:	4b0e      	ldr	r3, [pc, #56]	@ (8000954 <Lesson_OnNoteOn+0x124>)
 800091c:	701a      	strb	r2, [r3, #0]

        if (currentStep >= LESSON_STEPS_COUNT) {
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <Lesson_OnNoteOn+0x124>)
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	2b04      	cmp	r3, #4
 8000924:	d905      	bls.n	8000932 <Lesson_OnNoteOn+0x102>
            // Lesson finished
            lessonCompleted = 1;
 8000926:	4b09      	ldr	r3, [pc, #36]	@ (800094c <Lesson_OnNoteOn+0x11c>)
 8000928:	2201      	movs	r2, #1
 800092a:	701a      	strb	r2, [r3, #0]
            Lesson_DisplaySummary();
 800092c:	f7ff fe88 	bl	8000640 <Lesson_DisplaySummary>
 8000930:	e008      	b.n	8000944 <Lesson_OnNoteOn+0x114>
        } else {
            // Prepare for the next chord
            memset(stepNotesPlayedFlags, 0, sizeof(stepNotesPlayedFlags));
 8000932:	2203      	movs	r2, #3
 8000934:	2100      	movs	r1, #0
 8000936:	4809      	ldr	r0, [pc, #36]	@ (800095c <Lesson_OnNoteOn+0x12c>)
 8000938:	f008 f92e 	bl	8008b98 <memset>
            Lesson_DisplayStep();
 800093c:	f7ff fe14 	bl	8000568 <Lesson_DisplayStep>
 8000940:	e000      	b.n	8000944 <Lesson_OnNoteOn+0x114>
        return;
 8000942:	bf00      	nop
        }
    }
}
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000116 	.word	0x20000116
 8000950:	20000118 	.word	0x20000118
 8000954:	20000115 	.word	0x20000115
 8000958:	20000100 	.word	0x20000100
 800095c:	20000120 	.word	0x20000120
 8000960:	2000011c 	.word	0x2000011c
 8000964:	48000800 	.word	0x48000800
 8000968:	20000124 	.word	0x20000124
 800096c:	20000110 	.word	0x20000110
 8000970:	20000128 	.word	0x20000128

08000974 <Lesson_Tick>:

void Lesson_Tick(void) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800097a:	f000 fd7b 	bl	8001474 <HAL_GetTick>
 800097e:	6078      	str	r0, [r7, #4]

    // Turn off the green LED if its blink interval has passed
    if (greenLedOffTime && now >= greenLedOffTime) {
 8000980:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <Lesson_Tick+0x58>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d00c      	beq.n	80009a2 <Lesson_Tick+0x2e>
 8000988:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <Lesson_Tick+0x58>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	687a      	ldr	r2, [r7, #4]
 800098e:	429a      	cmp	r2, r3
 8000990:	d307      	bcc.n	80009a2 <Lesson_Tick+0x2e>
        HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	2101      	movs	r1, #1
 8000996:	480e      	ldr	r0, [pc, #56]	@ (80009d0 <Lesson_Tick+0x5c>)
 8000998:	f001 f870 	bl	8001a7c <HAL_GPIO_WritePin>
        greenLedOffTime = 0;
 800099c:	4b0b      	ldr	r3, [pc, #44]	@ (80009cc <Lesson_Tick+0x58>)
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
    }

    // Turn off the red LED if its blink interval has passed
    if (redLedOffTime && now >= redLedOffTime) {
 80009a2:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <Lesson_Tick+0x60>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d00c      	beq.n	80009c4 <Lesson_Tick+0x50>
 80009aa:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <Lesson_Tick+0x60>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d307      	bcc.n	80009c4 <Lesson_Tick+0x50>
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2102      	movs	r1, #2
 80009b8:	4805      	ldr	r0, [pc, #20]	@ (80009d0 <Lesson_Tick+0x5c>)
 80009ba:	f001 f85f 	bl	8001a7c <HAL_GPIO_WritePin>
        redLedOffTime = 0;
 80009be:	4b05      	ldr	r3, [pc, #20]	@ (80009d4 <Lesson_Tick+0x60>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
    }
}
 80009c4:	bf00      	nop
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000124 	.word	0x20000124
 80009d0:	48000800 	.word	0x48000800
 80009d4:	20000128 	.word	0x20000128

080009d8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009e0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009e4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80009e8:	f003 0301 	and.w	r3, r3, #1
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d013      	beq.n	8000a18 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80009f0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009f4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80009f8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d00b      	beq.n	8000a18 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000a00:	e000      	b.n	8000a04 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000a02:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000a04:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d0f9      	beq.n	8000a02 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000a0e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	b2d2      	uxtb	r2, r2
 8000a16:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000a18:	687b      	ldr	r3, [r7, #4]
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
	...

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2e:	f000 fcb1 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a32:	f000 f897 	bl	8000b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a36:	f000 f937 	bl	8000ca8 <MX_GPIO_Init>
  MX_USB_HOST_Init();
 8000a3a:	f007 fa9d 	bl	8007f78 <MX_USB_HOST_Init>
  MX_I2C1_Init();
 8000a3e:	f000 f8f3 	bl	8000c28 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n==== SN_Keyboard_assistant started (SWV printf active) ====\r\n");
 8000a42:	483c      	ldr	r0, [pc, #240]	@ (8000b34 <main+0x10c>)
 8000a44:	f007 ff92 	bl	800896c <puts>

  GroveLCD_Init(&lcd, &hi2c1, GROVE_LCD_I2C_ADDR_7BIT_DEFAULT);
 8000a48:	223e      	movs	r2, #62	@ 0x3e
 8000a4a:	493b      	ldr	r1, [pc, #236]	@ (8000b38 <main+0x110>)
 8000a4c:	483b      	ldr	r0, [pc, #236]	@ (8000b3c <main+0x114>)
 8000a4e:	f7ff fcc7 	bl	80003e0 <GroveLCD_Init>

  GroveLCD_Clear(&lcd);
 8000a52:	483a      	ldr	r0, [pc, #232]	@ (8000b3c <main+0x114>)
 8000a54:	f7ff fd2a 	bl	80004ac <GroveLCD_Clear>
  GroveLCD_SetCursor(&lcd, 0, 0);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4837      	ldr	r0, [pc, #220]	@ (8000b3c <main+0x114>)
 8000a5e:	f7ff fd37 	bl	80004d0 <GroveLCD_SetCursor>
  GroveLCD_Print(&lcd, "Hello!");
 8000a62:	4937      	ldr	r1, [pc, #220]	@ (8000b40 <main+0x118>)
 8000a64:	4835      	ldr	r0, [pc, #212]	@ (8000b3c <main+0x114>)
 8000a66:	f7ff fd56 	bl	8000516 <GroveLCD_Print>
  GroveLCD_SetCursor(&lcd, 1, 0);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	4833      	ldr	r0, [pc, #204]	@ (8000b3c <main+0x114>)
 8000a70:	f7ff fd2e 	bl	80004d0 <GroveLCD_SetCursor>
  GroveLCD_Print(&lcd, "STM32 + I2C");
 8000a74:	4933      	ldr	r1, [pc, #204]	@ (8000b44 <main+0x11c>)
 8000a76:	4831      	ldr	r0, [pc, #196]	@ (8000b3c <main+0x114>)
 8000a78:	f7ff fd4d 	bl	8000516 <GroveLCD_Print>


  // Initialize the lesson system (configure LEDs and convert lesson notes)
  Lesson_Init();
 8000a7c:	f7ff fe2c 	bl	80006d8 <Lesson_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USB Host background processing */
    MX_USB_HOST_Process();
 8000a80:	f007 faa0 	bl	8007fc4 <MX_USB_HOST_Process>

    /* Log application state changes */
    if (Appli_state != prevState)
 8000a84:	4b30      	ldr	r3, [pc, #192]	@ (8000b48 <main+0x120>)
 8000a86:	781a      	ldrb	r2, [r3, #0]
 8000a88:	4b30      	ldr	r3, [pc, #192]	@ (8000b4c <main+0x124>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d021      	beq.n	8000ad4 <main+0xac>
    {
      switch (Appli_state)
 8000a90:	4b2d      	ldr	r3, [pc, #180]	@ (8000b48 <main+0x120>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b03      	cmp	r3, #3
 8000a96:	d00e      	beq.n	8000ab6 <main+0x8e>
 8000a98:	2b03      	cmp	r3, #3
 8000a9a:	dc10      	bgt.n	8000abe <main+0x96>
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d002      	beq.n	8000aa6 <main+0x7e>
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d004      	beq.n	8000aae <main+0x86>
 8000aa4:	e00b      	b.n	8000abe <main+0x96>
      {
        case APPLICATION_START:
          printf("State: APPLICATION_START (device connected)\r\n");
 8000aa6:	482a      	ldr	r0, [pc, #168]	@ (8000b50 <main+0x128>)
 8000aa8:	f007 ff60 	bl	800896c <puts>
          break;
 8000aac:	e00e      	b.n	8000acc <main+0xa4>
        case APPLICATION_READY:
          printf("State: APPLICATION_READY (MIDI class active)\r\n");
 8000aae:	4829      	ldr	r0, [pc, #164]	@ (8000b54 <main+0x12c>)
 8000ab0:	f007 ff5c 	bl	800896c <puts>
          break;
 8000ab4:	e00a      	b.n	8000acc <main+0xa4>
        case APPLICATION_DISCONNECT:
          printf("State: APPLICATION_DISCONNECT (device disconnected)\r\n");
 8000ab6:	4828      	ldr	r0, [pc, #160]	@ (8000b58 <main+0x130>)
 8000ab8:	f007 ff58 	bl	800896c <puts>
          break;
 8000abc:	e006      	b.n	8000acc <main+0xa4>
        default:
          printf("State: %d\r\n", Appli_state);
 8000abe:	4b22      	ldr	r3, [pc, #136]	@ (8000b48 <main+0x120>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4825      	ldr	r0, [pc, #148]	@ (8000b5c <main+0x134>)
 8000ac6:	f007 fee9 	bl	800889c <iprintf>
          break;
 8000aca:	bf00      	nop
      }
      prevState = Appli_state;
 8000acc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <main+0x120>)
 8000ace:	781a      	ldrb	r2, [r3, #0]
 8000ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b4c <main+0x124>)
 8000ad2:	701a      	strb	r2, [r3, #0]
    }

    /* When device is started or ready -> read MIDI events */
    if (Appli_state == APPLICATION_READY || Appli_state == APPLICATION_START)
 8000ad4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b48 <main+0x120>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b02      	cmp	r3, #2
 8000ada:	d003      	beq.n	8000ae4 <main+0xbc>
 8000adc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b48 <main+0x120>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d119      	bne.n	8000b18 <main+0xf0>
      {
        uint8_t midi_event[4];
        if (USBH_MIDI_GetEvent(&hUsbHostFS, midi_event) == USBH_OK)
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	481d      	ldr	r0, [pc, #116]	@ (8000b60 <main+0x138>)
 8000aea:	f005 fd9a 	bl	8006622 <USBH_MIDI_GetEvent>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d111      	bne.n	8000b18 <main+0xf0>
        {
          uint8_t status  = midi_event[1] & 0xF0;
 8000af4:	787b      	ldrb	r3, [r7, #1]
 8000af6:	f023 030f 	bic.w	r3, r3, #15
 8000afa:	71fb      	strb	r3, [r7, #7]
          uint8_t note    = midi_event[2];
 8000afc:	78bb      	ldrb	r3, [r7, #2]
 8000afe:	71bb      	strb	r3, [r7, #6]
          uint8_t vel     = midi_event[3];
 8000b00:	78fb      	ldrb	r3, [r7, #3]
 8000b02:	717b      	strb	r3, [r7, #5]
          if (status == 0x90 && vel != 0)  // NOTE ON event with non-zero velocity
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	2b90      	cmp	r3, #144	@ 0x90
 8000b08:	d106      	bne.n	8000b18 <main+0xf0>
 8000b0a:	797b      	ldrb	r3, [r7, #5]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d003      	beq.n	8000b18 <main+0xf0>
          {
            // Handle Note On: pass note to lesson system (this will also update the LCD)
            Lesson_OnNoteOn(note);
 8000b10:	79bb      	ldrb	r3, [r7, #6]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff fe8c 	bl	8000830 <Lesson_OnNoteOn>
          }
        }
      }

    // Update button debounce state
    Button_Update();
 8000b18:	f7ff fbc2 	bl	80002a0 <Button_Update>
    // Check if the reset button was pressed
    if (Button_WasPressedEvent())
 8000b1c:	f7ff fc02 	bl	8000324 <Button_WasPressedEvent>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <main+0x102>
    {
      Lesson_Reset();  // Reset the lesson (restart song and update LCD)
 8000b26:	f7ff fe4b 	bl	80007c0 <Lesson_Reset>
    }

    // Periodic lesson update (e.g., turn off LEDs after blink duration)
    Lesson_Tick();
 8000b2a:	f7ff ff23 	bl	8000974 <Lesson_Tick>


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000b2e:	f007 fa49 	bl	8007fc4 <MX_USB_HOST_Process>
    MX_USB_HOST_Process();
 8000b32:	e7a5      	b.n	8000a80 <main+0x58>
 8000b34:	08009934 	.word	0x08009934
 8000b38:	2000012c 	.word	0x2000012c
 8000b3c:	20000184 	.word	0x20000184
 8000b40:	08009974 	.word	0x08009974
 8000b44:	0800997c 	.word	0x0800997c
 8000b48:	20000570 	.word	0x20000570
 8000b4c:	20000180 	.word	0x20000180
 8000b50:	08009988 	.word	0x08009988
 8000b54:	080099b8 	.word	0x080099b8
 8000b58:	080099e8 	.word	0x080099e8
 8000b5c:	08009a20 	.word	0x08009a20
 8000b60:	20000198 	.word	0x20000198

08000b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b096      	sub	sp, #88	@ 0x58
 8000b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	2244      	movs	r2, #68	@ 0x44
 8000b70:	2100      	movs	r1, #0
 8000b72:	4618      	mov	r0, r3
 8000b74:	f008 f810 	bl	8008b98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b78:	463b      	mov	r3, r7
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
 8000b7e:	605a      	str	r2, [r3, #4]
 8000b80:	609a      	str	r2, [r3, #8]
 8000b82:	60da      	str	r2, [r3, #12]
 8000b84:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b86:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b8a:	f003 f893 	bl	8003cb4 <HAL_PWREx_ControlVoltageScaling>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000b94:	f000 f8f9 	bl	8000d8a <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b98:	f003 f86e 	bl	8003c78 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000b9c:	4b21      	ldr	r3, [pc, #132]	@ (8000c24 <SystemClock_Config+0xc0>)
 8000b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000ba2:	4a20      	ldr	r2, [pc, #128]	@ (8000c24 <SystemClock_Config+0xc0>)
 8000ba4:	f023 0318 	bic.w	r3, r3, #24
 8000ba8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000bac:	2314      	movs	r3, #20
 8000bae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000bbc:	2360      	movs	r3, #96	@ 0x60
 8000bbe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000bcc:	2310      	movs	r3, #16
 8000bce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bd0:	2307      	movs	r3, #7
 8000bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	4618      	mov	r0, r3
 8000be2:	f003 f8cd 	bl	8003d80 <HAL_RCC_OscConfig>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000bec:	f000 f8cd 	bl	8000d8a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bf0:	230f      	movs	r3, #15
 8000bf2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c00:	2300      	movs	r3, #0
 8000c02:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c04:	463b      	mov	r3, r7
 8000c06:	2101      	movs	r1, #1
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f003 fc95 	bl	8004538 <HAL_RCC_ClockConfig>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000c14:	f000 f8b9 	bl	8000d8a <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000c18:	f004 f964 	bl	8004ee4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000c1c:	bf00      	nop
 8000c1e:	3758      	adds	r7, #88	@ 0x58
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40021000 	.word	0x40021000

08000c28 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ca0 <MX_I2C1_Init+0x78>)
 8000c30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8000c32:	4b1a      	ldr	r3, [pc, #104]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c34:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca4 <MX_I2C1_Init+0x7c>)
 8000c36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c38:	4b18      	ldr	r3, [pc, #96]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c3e:	4b17      	ldr	r3, [pc, #92]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c44:	4b15      	ldr	r3, [pc, #84]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c4a:	4b14      	ldr	r3, [pc, #80]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c50:	4b12      	ldr	r3, [pc, #72]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c56:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c62:	480e      	ldr	r0, [pc, #56]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c64:	f002 fb52 	bl	800330c <HAL_I2C_Init>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c6e:	f000 f88c 	bl	8000d8a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c72:	2100      	movs	r1, #0
 8000c74:	4809      	ldr	r0, [pc, #36]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c76:	f002 ff67 	bl	8003b48 <HAL_I2CEx_ConfigAnalogFilter>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000c80:	f000 f883 	bl	8000d8a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c84:	2100      	movs	r1, #0
 8000c86:	4805      	ldr	r0, [pc, #20]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c88:	f002 ffa9 	bl	8003bde <HAL_I2CEx_ConfigDigitalFilter>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000c92:	f000 f87a 	bl	8000d8a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	2000012c 	.word	0x2000012c
 8000ca0:	40005400 	.word	0x40005400
 8000ca4:	00b07cb4 	.word	0x00b07cb4

08000ca8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08a      	sub	sp, #40	@ 0x28
 8000cac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
 8000cbc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cbe:	4b29      	ldr	r3, [pc, #164]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc2:	4a28      	ldr	r2, [pc, #160]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000cc4:	f043 0304 	orr.w	r3, r3, #4
 8000cc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cca:	4b26      	ldr	r3, [pc, #152]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cce:	f003 0304 	and.w	r3, r3, #4
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cd6:	4b23      	ldr	r3, [pc, #140]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cda:	4a22      	ldr	r2, [pc, #136]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000cdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ce0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ce2:	4b20      	ldr	r3, [pc, #128]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cee:	4b1d      	ldr	r3, [pc, #116]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000cf4:	f043 0302 	orr.w	r3, r3, #2
 8000cf8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	60bb      	str	r3, [r7, #8]
 8000d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d06:	4b17      	ldr	r3, [pc, #92]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0a:	4a16      	ldr	r2, [pc, #88]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d12:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <MX_GPIO_Init+0xbc>)
 8000d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2103      	movs	r1, #3
 8000d22:	4811      	ldr	r0, [pc, #68]	@ (8000d68 <MX_GPIO_Init+0xc0>)
 8000d24:	f000 feaa 	bl	8001a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	480a      	ldr	r0, [pc, #40]	@ (8000d68 <MX_GPIO_Init+0xc0>)
 8000d40:	f000 fcda 	bl	80016f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d44:	2301      	movs	r3, #1
 8000d46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d50:	f107 0314 	add.w	r3, r7, #20
 8000d54:	4619      	mov	r1, r3
 8000d56:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <MX_GPIO_Init+0xc4>)
 8000d58:	f000 fcce 	bl	80016f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d5c:	bf00      	nop
 8000d5e:	3728      	adds	r7, #40	@ 0x28
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40021000 	.word	0x40021000
 8000d68:	48000800 	.word	0x48000800
 8000d6c:	48000400 	.word	0x48000400

08000d70 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
    return ITM_SendChar(ch);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fe2c 	bl	80009d8 <ITM_SendChar>
 8000d80:	4603      	mov	r3, r0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8e:	b672      	cpsid	i
}
 8000d90:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d92:	bf00      	nop
 8000d94:	e7fd      	b.n	8000d92 <Error_Handler+0x8>
	...

08000d98 <NoteName_MapRootToSemitone>:
#include "notes.h"
#include <string.h>
#include <ctype.h>

/// Static helper: Map an uppercase note root string to a semitone number (0=C, 1=C/D, ..., 11=B/H).
static int8_t NoteName_MapRootToSemitone(const char *root) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
    // Note names mapping (English notation)
    if (strcmp(root, "C") == 0)   return 0;
 8000da0:	4952      	ldr	r1, [pc, #328]	@ (8000eec <NoteName_MapRootToSemitone+0x154>)
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f7ff fa14 	bl	80001d0 <strcmp>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d101      	bne.n	8000db2 <NoteName_MapRootToSemitone+0x1a>
 8000dae:	2300      	movs	r3, #0
 8000db0:	e097      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "CIS") == 0 || strcmp(root, "DES") == 0)  return 1;   // C or D
 8000db2:	494f      	ldr	r1, [pc, #316]	@ (8000ef0 <NoteName_MapRootToSemitone+0x158>)
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f7ff fa0b 	bl	80001d0 <strcmp>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d006      	beq.n	8000dce <NoteName_MapRootToSemitone+0x36>
 8000dc0:	494c      	ldr	r1, [pc, #304]	@ (8000ef4 <NoteName_MapRootToSemitone+0x15c>)
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f7ff fa04 	bl	80001d0 <strcmp>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d101      	bne.n	8000dd2 <NoteName_MapRootToSemitone+0x3a>
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e087      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "D") == 0)   return 2;
 8000dd2:	4949      	ldr	r1, [pc, #292]	@ (8000ef8 <NoteName_MapRootToSemitone+0x160>)
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f7ff f9fb 	bl	80001d0 <strcmp>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d101      	bne.n	8000de4 <NoteName_MapRootToSemitone+0x4c>
 8000de0:	2302      	movs	r3, #2
 8000de2:	e07e      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "DIS") == 0 || strcmp(root, "ES") == 0)   return 3;   // D or E (Es = E)
 8000de4:	4945      	ldr	r1, [pc, #276]	@ (8000efc <NoteName_MapRootToSemitone+0x164>)
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff f9f2 	bl	80001d0 <strcmp>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d006      	beq.n	8000e00 <NoteName_MapRootToSemitone+0x68>
 8000df2:	4943      	ldr	r1, [pc, #268]	@ (8000f00 <NoteName_MapRootToSemitone+0x168>)
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f7ff f9eb 	bl	80001d0 <strcmp>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d101      	bne.n	8000e04 <NoteName_MapRootToSemitone+0x6c>
 8000e00:	2303      	movs	r3, #3
 8000e02:	e06e      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "E") == 0)   return 4;
 8000e04:	493f      	ldr	r1, [pc, #252]	@ (8000f04 <NoteName_MapRootToSemitone+0x16c>)
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff f9e2 	bl	80001d0 <strcmp>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d101      	bne.n	8000e16 <NoteName_MapRootToSemitone+0x7e>
 8000e12:	2304      	movs	r3, #4
 8000e14:	e065      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "F") == 0)   return 5;
 8000e16:	493c      	ldr	r1, [pc, #240]	@ (8000f08 <NoteName_MapRootToSemitone+0x170>)
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f7ff f9d9 	bl	80001d0 <strcmp>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d101      	bne.n	8000e28 <NoteName_MapRootToSemitone+0x90>
 8000e24:	2305      	movs	r3, #5
 8000e26:	e05c      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "FIS") == 0 || strcmp(root, "GES") == 0)  return 6;   // F or G
 8000e28:	4938      	ldr	r1, [pc, #224]	@ (8000f0c <NoteName_MapRootToSemitone+0x174>)
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff f9d0 	bl	80001d0 <strcmp>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d006      	beq.n	8000e44 <NoteName_MapRootToSemitone+0xac>
 8000e36:	4936      	ldr	r1, [pc, #216]	@ (8000f10 <NoteName_MapRootToSemitone+0x178>)
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff f9c9 	bl	80001d0 <strcmp>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d101      	bne.n	8000e48 <NoteName_MapRootToSemitone+0xb0>
 8000e44:	2306      	movs	r3, #6
 8000e46:	e04c      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "G") == 0)   return 7;
 8000e48:	4932      	ldr	r1, [pc, #200]	@ (8000f14 <NoteName_MapRootToSemitone+0x17c>)
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f7ff f9c0 	bl	80001d0 <strcmp>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d101      	bne.n	8000e5a <NoteName_MapRootToSemitone+0xc2>
 8000e56:	2307      	movs	r3, #7
 8000e58:	e043      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "GIS") == 0 || strcmp(root, "AS") == 0)   return 8;   // G or A (As = A)
 8000e5a:	492f      	ldr	r1, [pc, #188]	@ (8000f18 <NoteName_MapRootToSemitone+0x180>)
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff f9b7 	bl	80001d0 <strcmp>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d006      	beq.n	8000e76 <NoteName_MapRootToSemitone+0xde>
 8000e68:	492c      	ldr	r1, [pc, #176]	@ (8000f1c <NoteName_MapRootToSemitone+0x184>)
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff f9b0 	bl	80001d0 <strcmp>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d101      	bne.n	8000e7a <NoteName_MapRootToSemitone+0xe2>
 8000e76:	2308      	movs	r3, #8
 8000e78:	e033      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "A") == 0)   return 9;
 8000e7a:	4929      	ldr	r1, [pc, #164]	@ (8000f20 <NoteName_MapRootToSemitone+0x188>)
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff f9a7 	bl	80001d0 <strcmp>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d101      	bne.n	8000e8c <NoteName_MapRootToSemitone+0xf4>
 8000e88:	2309      	movs	r3, #9
 8000e8a:	e02a      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "AIS") == 0) return 10;  // A (B in English)
 8000e8c:	4925      	ldr	r1, [pc, #148]	@ (8000f24 <NoteName_MapRootToSemitone+0x18c>)
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f7ff f99e 	bl	80001d0 <strcmp>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d101      	bne.n	8000e9e <NoteName_MapRootToSemitone+0x106>
 8000e9a:	230a      	movs	r3, #10
 8000e9c:	e021      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "B") == 0 || strcmp(root, "BES") == 0 || strcmp(root, "HES") == 0)
 8000e9e:	4922      	ldr	r1, [pc, #136]	@ (8000f28 <NoteName_MapRootToSemitone+0x190>)
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f7ff f995 	bl	80001d0 <strcmp>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d00d      	beq.n	8000ec8 <NoteName_MapRootToSemitone+0x130>
 8000eac:	491f      	ldr	r1, [pc, #124]	@ (8000f2c <NoteName_MapRootToSemitone+0x194>)
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff f98e 	bl	80001d0 <strcmp>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d006      	beq.n	8000ec8 <NoteName_MapRootToSemitone+0x130>
 8000eba:	491d      	ldr	r1, [pc, #116]	@ (8000f30 <NoteName_MapRootToSemitone+0x198>)
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f7ff f987 	bl	80001d0 <strcmp>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d101      	bne.n	8000ecc <NoteName_MapRootToSemitone+0x134>
        return 10;  // In Polish notation, "B" or "Bes"/"Hes" = B (semitone 10)
 8000ec8:	230a      	movs	r3, #10
 8000eca:	e00a      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "H") == 0)   return 11;  // H = B natural
 8000ecc:	4919      	ldr	r1, [pc, #100]	@ (8000f34 <NoteName_MapRootToSemitone+0x19c>)
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f7ff f97e 	bl	80001d0 <strcmp>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d101      	bne.n	8000ede <NoteName_MapRootToSemitone+0x146>
 8000eda:	230b      	movs	r3, #11
 8000edc:	e001      	b.n	8000ee2 <NoteName_MapRootToSemitone+0x14a>
    return -1; // not a valid note name
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	08009a2c 	.word	0x08009a2c
 8000ef0:	08009a30 	.word	0x08009a30
 8000ef4:	08009a34 	.word	0x08009a34
 8000ef8:	08009a38 	.word	0x08009a38
 8000efc:	08009a3c 	.word	0x08009a3c
 8000f00:	08009a40 	.word	0x08009a40
 8000f04:	08009a44 	.word	0x08009a44
 8000f08:	08009a48 	.word	0x08009a48
 8000f0c:	08009a4c 	.word	0x08009a4c
 8000f10:	08009a50 	.word	0x08009a50
 8000f14:	08009a54 	.word	0x08009a54
 8000f18:	08009a58 	.word	0x08009a58
 8000f1c:	08009a5c 	.word	0x08009a5c
 8000f20:	08009a60 	.word	0x08009a60
 8000f24:	08009a64 	.word	0x08009a64
 8000f28:	08009a68 	.word	0x08009a68
 8000f2c:	08009a6c 	.word	0x08009a6c
 8000f30:	08009a70 	.word	0x08009a70
 8000f34:	08009a74 	.word	0x08009a74

08000f38 <NoteName_ToMidi>:

NoteParseStatus NoteName_ToMidi(const char *name, uint8_t *outNote) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08c      	sub	sp, #48	@ 0x30
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
    if (name == NULL || outNote == NULL) {
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d002      	beq.n	8000f4e <NoteName_ToMidi+0x16>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <NoteName_ToMidi+0x1a>
        return NOTE_ERR_INVALID_FORMAT;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e07d      	b.n	800104e <NoteName_ToMidi+0x116>
    }

    // Make an uppercase copy of the input string (to handle case-insensitivity)
    char temp[8];
    size_t len = strlen(name);
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff f946 	bl	80001e4 <strlen>
 8000f58:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (len < 2 || len >= sizeof(temp)) {
 8000f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d902      	bls.n	8000f66 <NoteName_ToMidi+0x2e>
 8000f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f62:	2b07      	cmp	r3, #7
 8000f64:	d901      	bls.n	8000f6a <NoteName_ToMidi+0x32>
        // Need at least 2 characters (note + octave), and not exceed buffer
        return NOTE_ERR_INVALID_FORMAT;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e071      	b.n	800104e <NoteName_ToMidi+0x116>
    }
    for (size_t i = 0; i < len; ++i) {
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f6e:	e01b      	b.n	8000fa8 <NoteName_ToMidi+0x70>
        temp[i] = toupper((unsigned char)name[i]);
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f74:	4413      	add	r3, r2
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	74fb      	strb	r3, [r7, #19]
 8000f7a:	7cfb      	ldrb	r3, [r7, #19]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	4a36      	ldr	r2, [pc, #216]	@ (8001058 <NoteName_ToMidi+0x120>)
 8000f80:	4413      	add	r3, r2
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	f003 0303 	and.w	r3, r3, #3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d102      	bne.n	8000f92 <NoteName_ToMidi+0x5a>
 8000f8c:	7cfb      	ldrb	r3, [r7, #19]
 8000f8e:	3b20      	subs	r3, #32
 8000f90:	e000      	b.n	8000f94 <NoteName_ToMidi+0x5c>
 8000f92:	7cfb      	ldrb	r3, [r7, #19]
 8000f94:	b2d9      	uxtb	r1, r3
 8000f96:	f107 0208 	add.w	r2, r7, #8
 8000f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f9c:	4413      	add	r3, r2
 8000f9e:	460a      	mov	r2, r1
 8000fa0:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < len; ++i) {
 8000fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d3df      	bcc.n	8000f70 <NoteName_ToMidi+0x38>
    }
    temp[len] = '\0';
 8000fb0:	f107 0208 	add.w	r2, r7, #8
 8000fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fb6:	4413      	add	r3, r2
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]

    // The last character should be the octave digit (09)
    char octaveChar = temp[len - 1];
 8000fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	3330      	adds	r3, #48	@ 0x30
 8000fc2:	443b      	add	r3, r7
 8000fc4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000fc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (octaveChar < '0' || octaveChar > '9') {
 8000fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fd0:	2b2f      	cmp	r3, #47	@ 0x2f
 8000fd2:	d903      	bls.n	8000fdc <NoteName_ToMidi+0xa4>
 8000fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fd8:	2b39      	cmp	r3, #57	@ 0x39
 8000fda:	d901      	bls.n	8000fe0 <NoteName_ToMidi+0xa8>
        return NOTE_ERR_INVALID_FORMAT;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e036      	b.n	800104e <NoteName_ToMidi+0x116>
    }
    int octave = octaveChar - '0';
 8000fe0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fe4:	3b30      	subs	r3, #48	@ 0x30
 8000fe6:	623b      	str	r3, [r7, #32]

    // Everything before the last char is the note root (e.g. "C", "CIS", "DES", "HES", etc.)
    temp[len - 1] = '\0';  // isolate the root part
 8000fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fea:	3b01      	subs	r3, #1
 8000fec:	3330      	adds	r3, #48	@ 0x30
 8000fee:	443b      	add	r3, r7
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f803 2c28 	strb.w	r2, [r3, #-40]
    const char *root = temp;
 8000ff6:	f107 0308 	add.w	r3, r7, #8
 8000ffa:	61fb      	str	r3, [r7, #28]
    if (*root == '\0') {
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d101      	bne.n	8001008 <NoteName_ToMidi+0xd0>
        // No note root present (string was just a digit or empty)
        return NOTE_ERR_INVALID_FORMAT;
 8001004:	2301      	movs	r3, #1
 8001006:	e022      	b.n	800104e <NoteName_ToMidi+0x116>
    }

    int8_t semitone = NoteName_MapRootToSemitone(root);
 8001008:	69f8      	ldr	r0, [r7, #28]
 800100a:	f7ff fec5 	bl	8000d98 <NoteName_MapRootToSemitone>
 800100e:	4603      	mov	r3, r0
 8001010:	76fb      	strb	r3, [r7, #27]
    if (semitone < 0) {
 8001012:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001016:	2b00      	cmp	r3, #0
 8001018:	da01      	bge.n	800101e <NoteName_ToMidi+0xe6>
        return NOTE_ERR_INVALID_NOTE;  // root not recognized
 800101a:	2302      	movs	r3, #2
 800101c:	e017      	b.n	800104e <NoteName_ToMidi+0x116>
    }

    // Compute MIDI note number: MIDI = 12 * (octave + 1) + semitone
    // (C4 => octave=4, semitone=0, yields 12*(4+1)+0 = 60)
    int midi = 12 * (octave + 1) + semitone;
 800101e:	6a3b      	ldr	r3, [r7, #32]
 8001020:	1c5a      	adds	r2, r3, #1
 8001022:	4613      	mov	r3, r2
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	4413      	add	r3, r2
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	461a      	mov	r2, r3
 800102c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001030:	4413      	add	r3, r2
 8001032:	617b      	str	r3, [r7, #20]
    if (midi < 0 || midi > 127) {
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	2b00      	cmp	r3, #0
 8001038:	db02      	blt.n	8001040 <NoteName_ToMidi+0x108>
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	2b7f      	cmp	r3, #127	@ 0x7f
 800103e:	dd01      	ble.n	8001044 <NoteName_ToMidi+0x10c>
        return NOTE_ERR_INVALID_OCTAVE;  // out of MIDI range (e.g., "A9" would be >127)
 8001040:	2303      	movs	r3, #3
 8001042:	e004      	b.n	800104e <NoteName_ToMidi+0x116>
    }

    *outNote = (uint8_t)midi;
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	b2da      	uxtb	r2, r3
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	701a      	strb	r2, [r3, #0]
    return NOTE_OK;
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	3730      	adds	r7, #48	@ 0x30
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	08009f80 	.word	0x08009f80

0800105c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001062:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <HAL_MspInit+0x44>)
 8001064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001066:	4a0e      	ldr	r2, [pc, #56]	@ (80010a0 <HAL_MspInit+0x44>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6613      	str	r3, [r2, #96]	@ 0x60
 800106e:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <HAL_MspInit+0x44>)
 8001070:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800107a:	4b09      	ldr	r3, [pc, #36]	@ (80010a0 <HAL_MspInit+0x44>)
 800107c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107e:	4a08      	ldr	r2, [pc, #32]	@ (80010a0 <HAL_MspInit+0x44>)
 8001080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001084:	6593      	str	r3, [r2, #88]	@ 0x58
 8001086:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <HAL_MspInit+0x44>)
 8001088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800108a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40021000 	.word	0x40021000

080010a4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b0ac      	sub	sp, #176	@ 0xb0
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	2288      	movs	r2, #136	@ 0x88
 80010c2:	2100      	movs	r1, #0
 80010c4:	4618      	mov	r0, r3
 80010c6:	f007 fd67 	bl	8008b98 <memset>
  if(hi2c->Instance==I2C1)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a21      	ldr	r2, [pc, #132]	@ (8001154 <HAL_I2C_MspInit+0xb0>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d13a      	bne.n	800114a <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010d4:	2340      	movs	r3, #64	@ 0x40
 80010d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010d8:	2300      	movs	r3, #0
 80010da:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4618      	mov	r0, r3
 80010e2:	f003 fc15 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010ec:	f7ff fe4d 	bl	8000d8a <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b19      	ldr	r3, [pc, #100]	@ (8001158 <HAL_I2C_MspInit+0xb4>)
 80010f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f4:	4a18      	ldr	r2, [pc, #96]	@ (8001158 <HAL_I2C_MspInit+0xb4>)
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <HAL_I2C_MspInit+0xb4>)
 80010fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001108:	23c0      	movs	r3, #192	@ 0xc0
 800110a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800110e:	2312      	movs	r3, #18
 8001110:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001120:	2304      	movs	r3, #4
 8001122:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001126:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800112a:	4619      	mov	r1, r3
 800112c:	480b      	ldr	r0, [pc, #44]	@ (800115c <HAL_I2C_MspInit+0xb8>)
 800112e:	f000 fae3 	bl	80016f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001132:	4b09      	ldr	r3, [pc, #36]	@ (8001158 <HAL_I2C_MspInit+0xb4>)
 8001134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001136:	4a08      	ldr	r2, [pc, #32]	@ (8001158 <HAL_I2C_MspInit+0xb4>)
 8001138:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800113c:	6593      	str	r3, [r2, #88]	@ 0x58
 800113e:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <HAL_I2C_MspInit+0xb4>)
 8001140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001142:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800114a:	bf00      	nop
 800114c:	37b0      	adds	r7, #176	@ 0xb0
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40005400 	.word	0x40005400
 8001158:	40021000 	.word	0x40021000
 800115c:	48000400 	.word	0x48000400

08001160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <NMI_Handler+0x4>

08001168 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <MemManage_Handler+0x4>

08001178 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <BusFault_Handler+0x4>

08001180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <UsageFault_Handler+0x4>

08001188 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001196:	b480      	push	{r7}
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b6:	f000 f949 	bl	800144c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80011c4:	4802      	ldr	r0, [pc, #8]	@ (80011d0 <OTG_FS_IRQHandler+0x10>)
 80011c6:	f000 fee1 	bl	8001f8c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000574 	.word	0x20000574

080011d4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	e00a      	b.n	80011fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011e6:	f3af 8000 	nop.w
 80011ea:	4601      	mov	r1, r0
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	1c5a      	adds	r2, r3, #1
 80011f0:	60ba      	str	r2, [r7, #8]
 80011f2:	b2ca      	uxtb	r2, r1
 80011f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	3301      	adds	r3, #1
 80011fa:	617b      	str	r3, [r7, #20]
 80011fc:	697a      	ldr	r2, [r7, #20]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	429a      	cmp	r2, r3
 8001202:	dbf0      	blt.n	80011e6 <_read+0x12>
  }

  return len;
 8001204:	687b      	ldr	r3, [r7, #4]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3718      	adds	r7, #24
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b086      	sub	sp, #24
 8001212:	af00      	add	r7, sp, #0
 8001214:	60f8      	str	r0, [r7, #12]
 8001216:	60b9      	str	r1, [r7, #8]
 8001218:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	e009      	b.n	8001234 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	60ba      	str	r2, [r7, #8]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff fda1 	bl	8000d70 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	3301      	adds	r3, #1
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	697a      	ldr	r2, [r7, #20]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	429a      	cmp	r2, r3
 800123a:	dbf1      	blt.n	8001220 <_write+0x12>
  }
  return len;
 800123c:	687b      	ldr	r3, [r7, #4]
}
 800123e:	4618      	mov	r0, r3
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <_close>:

int _close(int file)
{
 8001246:	b480      	push	{r7}
 8001248:	b083      	sub	sp, #12
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800124e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001252:	4618      	mov	r0, r3
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr

0800125e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800125e:	b480      	push	{r7}
 8001260:	b083      	sub	sp, #12
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
 8001266:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800126e:	605a      	str	r2, [r3, #4]
  return 0;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <_isatty>:

int _isatty(int file)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	60b9      	str	r1, [r7, #8]
 800129e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
	...

080012b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012b8:	4a14      	ldr	r2, [pc, #80]	@ (800130c <_sbrk+0x5c>)
 80012ba:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <_sbrk+0x60>)
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012c4:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <_sbrk+0x64>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d102      	bne.n	80012d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012cc:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <_sbrk+0x64>)
 80012ce:	4a12      	ldr	r2, [pc, #72]	@ (8001318 <_sbrk+0x68>)
 80012d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012d2:	4b10      	ldr	r3, [pc, #64]	@ (8001314 <_sbrk+0x64>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d207      	bcs.n	80012f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012e0:	f007 fccc 	bl	8008c7c <__errno>
 80012e4:	4603      	mov	r3, r0
 80012e6:	220c      	movs	r2, #12
 80012e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	e009      	b.n	8001304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012f0:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <_sbrk+0x64>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012f6:	4b07      	ldr	r3, [pc, #28]	@ (8001314 <_sbrk+0x64>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	4a05      	ldr	r2, [pc, #20]	@ (8001314 <_sbrk+0x64>)
 8001300:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001302:	68fb      	ldr	r3, [r7, #12]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20018000 	.word	0x20018000
 8001310:	00000400 	.word	0x00000400
 8001314:	20000190 	.word	0x20000190
 8001318:	20000a20 	.word	0x20000a20

0800131c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001320:	4b06      	ldr	r3, [pc, #24]	@ (800133c <SystemInit+0x20>)
 8001322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001326:	4a05      	ldr	r2, [pc, #20]	@ (800133c <SystemInit+0x20>)
 8001328:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800132c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000ed00 	.word	0xe000ed00

08001340 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001340:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001378 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001344:	f7ff ffea 	bl	800131c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001348:	480c      	ldr	r0, [pc, #48]	@ (800137c <LoopForever+0x6>)
  ldr r1, =_edata
 800134a:	490d      	ldr	r1, [pc, #52]	@ (8001380 <LoopForever+0xa>)
  ldr r2, =_sidata
 800134c:	4a0d      	ldr	r2, [pc, #52]	@ (8001384 <LoopForever+0xe>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001360:	4c0a      	ldr	r4, [pc, #40]	@ (800138c <LoopForever+0x16>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136e:	f007 fc8b 	bl	8008c88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001372:	f7ff fb59 	bl	8000a28 <main>

08001376 <LoopForever>:

LoopForever:
    b LoopForever
 8001376:	e7fe      	b.n	8001376 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001378:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800137c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001380:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8001384:	0800a0c4 	.word	0x0800a0c4
  ldr r2, =_sbss
 8001388:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 800138c:	20000a20 	.word	0x20000a20

08001390 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC1_2_IRQHandler>
	...

08001394 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800139a:	2300      	movs	r3, #0
 800139c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800139e:	4b0c      	ldr	r3, [pc, #48]	@ (80013d0 <HAL_Init+0x3c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a0b      	ldr	r2, [pc, #44]	@ (80013d0 <HAL_Init+0x3c>)
 80013a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013aa:	2003      	movs	r0, #3
 80013ac:	f000 f962 	bl	8001674 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013b0:	2000      	movs	r0, #0
 80013b2:	f000 f80f 	bl	80013d4 <HAL_InitTick>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d002      	beq.n	80013c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	71fb      	strb	r3, [r7, #7]
 80013c0:	e001      	b.n	80013c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013c2:	f7ff fe4b 	bl	800105c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013c6:	79fb      	ldrb	r3, [r7, #7]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40022000 	.word	0x40022000

080013d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013dc:	2300      	movs	r3, #0
 80013de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013e0:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <HAL_InitTick+0x6c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d023      	beq.n	8001430 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013e8:	4b16      	ldr	r3, [pc, #88]	@ (8001444 <HAL_InitTick+0x70>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <HAL_InitTick+0x6c>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 f96d 	bl	80016de <HAL_SYSTICK_Config>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10f      	bne.n	800142a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2b0f      	cmp	r3, #15
 800140e:	d809      	bhi.n	8001424 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001410:	2200      	movs	r2, #0
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	f04f 30ff 	mov.w	r0, #4294967295
 8001418:	f000 f937 	bl	800168a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800141c:	4a0a      	ldr	r2, [pc, #40]	@ (8001448 <HAL_InitTick+0x74>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	e007      	b.n	8001434 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	73fb      	strb	r3, [r7, #15]
 8001428:	e004      	b.n	8001434 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
 800142e:	e001      	b.n	8001434 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001434:	7bfb      	ldrb	r3, [r7, #15]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000058 	.word	0x20000058
 8001444:	20000050 	.word	0x20000050
 8001448:	20000054 	.word	0x20000054

0800144c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <HAL_IncTick+0x20>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	461a      	mov	r2, r3
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_IncTick+0x24>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4413      	add	r3, r2
 800145c:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <HAL_IncTick+0x24>)
 800145e:	6013      	str	r3, [r2, #0]
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	20000058 	.word	0x20000058
 8001470:	20000194 	.word	0x20000194

08001474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return uwTick;
 8001478:	4b03      	ldr	r3, [pc, #12]	@ (8001488 <HAL_GetTick+0x14>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20000194 	.word	0x20000194

0800148c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001494:	f7ff ffee 	bl	8001474 <HAL_GetTick>
 8001498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014a4:	d005      	beq.n	80014b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80014a6:	4b0a      	ldr	r3, [pc, #40]	@ (80014d0 <HAL_Delay+0x44>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	461a      	mov	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4413      	add	r3, r2
 80014b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014b2:	bf00      	nop
 80014b4:	f7ff ffde 	bl	8001474 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d8f7      	bhi.n	80014b4 <HAL_Delay+0x28>
  {
  }
}
 80014c4:	bf00      	nop
 80014c6:	bf00      	nop
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000058 	.word	0x20000058

080014d4 <__NVIC_SetPriorityGrouping>:
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001518 <__NVIC_SetPriorityGrouping+0x44>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014f0:	4013      	ands	r3, r2
 80014f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001506:	4a04      	ldr	r2, [pc, #16]	@ (8001518 <__NVIC_SetPriorityGrouping+0x44>)
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	60d3      	str	r3, [r2, #12]
}
 800150c:	bf00      	nop
 800150e:	3714      	adds	r7, #20
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <__NVIC_GetPriorityGrouping>:
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001520:	4b04      	ldr	r3, [pc, #16]	@ (8001534 <__NVIC_GetPriorityGrouping+0x18>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	0a1b      	lsrs	r3, r3, #8
 8001526:	f003 0307 	and.w	r3, r3, #7
}
 800152a:	4618      	mov	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <__NVIC_EnableIRQ>:
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001546:	2b00      	cmp	r3, #0
 8001548:	db0b      	blt.n	8001562 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	f003 021f 	and.w	r2, r3, #31
 8001550:	4907      	ldr	r1, [pc, #28]	@ (8001570 <__NVIC_EnableIRQ+0x38>)
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	095b      	lsrs	r3, r3, #5
 8001558:	2001      	movs	r0, #1
 800155a:	fa00 f202 	lsl.w	r2, r0, r2
 800155e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000e100 	.word	0xe000e100

08001574 <__NVIC_SetPriority>:
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001584:	2b00      	cmp	r3, #0
 8001586:	db0a      	blt.n	800159e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	490c      	ldr	r1, [pc, #48]	@ (80015c0 <__NVIC_SetPriority+0x4c>)
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	0112      	lsls	r2, r2, #4
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	440b      	add	r3, r1
 8001598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800159c:	e00a      	b.n	80015b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4908      	ldr	r1, [pc, #32]	@ (80015c4 <__NVIC_SetPriority+0x50>)
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	3b04      	subs	r3, #4
 80015ac:	0112      	lsls	r2, r2, #4
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	440b      	add	r3, r1
 80015b2:	761a      	strb	r2, [r3, #24]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000e100 	.word	0xe000e100
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <NVIC_EncodePriority>:
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	@ 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	f1c3 0307 	rsb	r3, r3, #7
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	bf28      	it	cs
 80015e6:	2304      	movcs	r3, #4
 80015e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3304      	adds	r3, #4
 80015ee:	2b06      	cmp	r3, #6
 80015f0:	d902      	bls.n	80015f8 <NVIC_EncodePriority+0x30>
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3b03      	subs	r3, #3
 80015f6:	e000      	b.n	80015fa <NVIC_EncodePriority+0x32>
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43da      	mvns	r2, r3
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	401a      	ands	r2, r3
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001610:	f04f 31ff 	mov.w	r1, #4294967295
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43d9      	mvns	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001620:	4313      	orrs	r3, r2
}
 8001622:	4618      	mov	r0, r3
 8001624:	3724      	adds	r7, #36	@ 0x24
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <SysTick_Config>:
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001640:	d301      	bcc.n	8001646 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001642:	2301      	movs	r3, #1
 8001644:	e00f      	b.n	8001666 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001646:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <SysTick_Config+0x40>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3b01      	subs	r3, #1
 800164c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800164e:	210f      	movs	r1, #15
 8001650:	f04f 30ff 	mov.w	r0, #4294967295
 8001654:	f7ff ff8e 	bl	8001574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <SysTick_Config+0x40>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165e:	4b04      	ldr	r3, [pc, #16]	@ (8001670 <SysTick_Config+0x40>)
 8001660:	2207      	movs	r2, #7
 8001662:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	e000e010 	.word	0xe000e010

08001674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff29 	bl	80014d4 <__NVIC_SetPriorityGrouping>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
 8001696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800169c:	f7ff ff3e 	bl	800151c <__NVIC_GetPriorityGrouping>
 80016a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	68b9      	ldr	r1, [r7, #8]
 80016a6:	6978      	ldr	r0, [r7, #20]
 80016a8:	f7ff ff8e 	bl	80015c8 <NVIC_EncodePriority>
 80016ac:	4602      	mov	r2, r0
 80016ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016b2:	4611      	mov	r1, r2
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff ff5d 	bl	8001574 <__NVIC_SetPriority>
}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	4603      	mov	r3, r0
 80016ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff31 	bl	8001538 <__NVIC_EnableIRQ>
}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ffa2 	bl	8001630 <SysTick_Config>
 80016ec:	4603      	mov	r3, r0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
	...

080016f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b087      	sub	sp, #28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001706:	e17f      	b.n	8001a08 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	2101      	movs	r1, #1
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	fa01 f303 	lsl.w	r3, r1, r3
 8001714:	4013      	ands	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2b00      	cmp	r3, #0
 800171c:	f000 8171 	beq.w	8001a02 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f003 0303 	and.w	r3, r3, #3
 8001728:	2b01      	cmp	r3, #1
 800172a:	d005      	beq.n	8001738 <HAL_GPIO_Init+0x40>
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 0303 	and.w	r3, r3, #3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d130      	bne.n	800179a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	2203      	movs	r2, #3
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	4013      	ands	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	68da      	ldr	r2, [r3, #12]
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4313      	orrs	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800176e:	2201      	movs	r2, #1
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43db      	mvns	r3, r3
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	4013      	ands	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	091b      	lsrs	r3, r3, #4
 8001784:	f003 0201 	and.w	r2, r3, #1
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	4313      	orrs	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f003 0303 	and.w	r3, r3, #3
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d118      	bne.n	80017d8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80017ac:	2201      	movs	r2, #1
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	4013      	ands	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	08db      	lsrs	r3, r3, #3
 80017c2:	f003 0201 	and.w	r2, r3, #1
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	2b03      	cmp	r3, #3
 80017e2:	d017      	beq.n	8001814 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	2203      	movs	r2, #3
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	43db      	mvns	r3, r3
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	4013      	ands	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	689a      	ldr	r2, [r3, #8]
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	4313      	orrs	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0303 	and.w	r3, r3, #3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d123      	bne.n	8001868 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	08da      	lsrs	r2, r3, #3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3208      	adds	r2, #8
 8001828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800182c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	220f      	movs	r2, #15
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4013      	ands	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	f003 0307 	and.w	r3, r3, #7
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	4313      	orrs	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	08da      	lsrs	r2, r3, #3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	3208      	adds	r2, #8
 8001862:	6939      	ldr	r1, [r7, #16]
 8001864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	2203      	movs	r2, #3
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4013      	ands	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f003 0203 	and.w	r2, r3, #3
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	693a      	ldr	r2, [r7, #16]
 8001892:	4313      	orrs	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 80ac 	beq.w	8001a02 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018aa:	4b5f      	ldr	r3, [pc, #380]	@ (8001a28 <HAL_GPIO_Init+0x330>)
 80018ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ae:	4a5e      	ldr	r2, [pc, #376]	@ (8001a28 <HAL_GPIO_Init+0x330>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80018b6:	4b5c      	ldr	r3, [pc, #368]	@ (8001a28 <HAL_GPIO_Init+0x330>)
 80018b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018c2:	4a5a      	ldr	r2, [pc, #360]	@ (8001a2c <HAL_GPIO_Init+0x334>)
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	089b      	lsrs	r3, r3, #2
 80018c8:	3302      	adds	r3, #2
 80018ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	f003 0303 	and.w	r3, r3, #3
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	220f      	movs	r2, #15
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	43db      	mvns	r3, r3
 80018e0:	693a      	ldr	r2, [r7, #16]
 80018e2:	4013      	ands	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018ec:	d025      	beq.n	800193a <HAL_GPIO_Init+0x242>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a4f      	ldr	r2, [pc, #316]	@ (8001a30 <HAL_GPIO_Init+0x338>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d01f      	beq.n	8001936 <HAL_GPIO_Init+0x23e>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a4e      	ldr	r2, [pc, #312]	@ (8001a34 <HAL_GPIO_Init+0x33c>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d019      	beq.n	8001932 <HAL_GPIO_Init+0x23a>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a4d      	ldr	r2, [pc, #308]	@ (8001a38 <HAL_GPIO_Init+0x340>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d013      	beq.n	800192e <HAL_GPIO_Init+0x236>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a4c      	ldr	r2, [pc, #304]	@ (8001a3c <HAL_GPIO_Init+0x344>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d00d      	beq.n	800192a <HAL_GPIO_Init+0x232>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a4b      	ldr	r2, [pc, #300]	@ (8001a40 <HAL_GPIO_Init+0x348>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d007      	beq.n	8001926 <HAL_GPIO_Init+0x22e>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a4a      	ldr	r2, [pc, #296]	@ (8001a44 <HAL_GPIO_Init+0x34c>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d101      	bne.n	8001922 <HAL_GPIO_Init+0x22a>
 800191e:	2306      	movs	r3, #6
 8001920:	e00c      	b.n	800193c <HAL_GPIO_Init+0x244>
 8001922:	2307      	movs	r3, #7
 8001924:	e00a      	b.n	800193c <HAL_GPIO_Init+0x244>
 8001926:	2305      	movs	r3, #5
 8001928:	e008      	b.n	800193c <HAL_GPIO_Init+0x244>
 800192a:	2304      	movs	r3, #4
 800192c:	e006      	b.n	800193c <HAL_GPIO_Init+0x244>
 800192e:	2303      	movs	r3, #3
 8001930:	e004      	b.n	800193c <HAL_GPIO_Init+0x244>
 8001932:	2302      	movs	r3, #2
 8001934:	e002      	b.n	800193c <HAL_GPIO_Init+0x244>
 8001936:	2301      	movs	r3, #1
 8001938:	e000      	b.n	800193c <HAL_GPIO_Init+0x244>
 800193a:	2300      	movs	r3, #0
 800193c:	697a      	ldr	r2, [r7, #20]
 800193e:	f002 0203 	and.w	r2, r2, #3
 8001942:	0092      	lsls	r2, r2, #2
 8001944:	4093      	lsls	r3, r2
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4313      	orrs	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800194c:	4937      	ldr	r1, [pc, #220]	@ (8001a2c <HAL_GPIO_Init+0x334>)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	089b      	lsrs	r3, r3, #2
 8001952:	3302      	adds	r3, #2
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800195a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a48 <HAL_GPIO_Init+0x350>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	43db      	mvns	r3, r3
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	4013      	ands	r3, r2
 8001968:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	4313      	orrs	r3, r2
 800197c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800197e:	4a32      	ldr	r2, [pc, #200]	@ (8001a48 <HAL_GPIO_Init+0x350>)
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001984:	4b30      	ldr	r3, [pc, #192]	@ (8001a48 <HAL_GPIO_Init+0x350>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	43db      	mvns	r3, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4013      	ands	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d003      	beq.n	80019a8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019a8:	4a27      	ldr	r2, [pc, #156]	@ (8001a48 <HAL_GPIO_Init+0x350>)
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80019ae:	4b26      	ldr	r3, [pc, #152]	@ (8001a48 <HAL_GPIO_Init+0x350>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	43db      	mvns	r3, r3
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	4013      	ands	r3, r2
 80019bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a48 <HAL_GPIO_Init+0x350>)
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80019d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a48 <HAL_GPIO_Init+0x350>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	43db      	mvns	r3, r3
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	4013      	ands	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d003      	beq.n	80019fc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019fc:	4a12      	ldr	r2, [pc, #72]	@ (8001a48 <HAL_GPIO_Init+0x350>)
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	3301      	adds	r3, #1
 8001a06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f47f ae78 	bne.w	8001708 <HAL_GPIO_Init+0x10>
  }
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	371c      	adds	r7, #28
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	40010000 	.word	0x40010000
 8001a30:	48000400 	.word	0x48000400
 8001a34:	48000800 	.word	0x48000800
 8001a38:	48000c00 	.word	0x48000c00
 8001a3c:	48001000 	.word	0x48001000
 8001a40:	48001400 	.word	0x48001400
 8001a44:	48001800 	.word	0x48001800
 8001a48:	40010400 	.word	0x40010400

08001a4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	460b      	mov	r3, r1
 8001a56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	691a      	ldr	r2, [r3, #16]
 8001a5c:	887b      	ldrh	r3, [r7, #2]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d002      	beq.n	8001a6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a64:	2301      	movs	r3, #1
 8001a66:	73fb      	strb	r3, [r7, #15]
 8001a68:	e001      	b.n	8001a6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	807b      	strh	r3, [r7, #2]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a8c:	787b      	ldrb	r3, [r7, #1]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a92:	887a      	ldrh	r2, [r7, #2]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a98:	e002      	b.n	8001aa0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a9a:	887a      	ldrh	r2, [r7, #2]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af02      	add	r7, sp, #8
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e052      	b.n	8001b64 <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d106      	bne.n	8001ad8 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f006 faae 	bl	8008034 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2203      	movs	r2, #3
 8001adc:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f003 fc1a 	bl	8005324 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6818      	ldr	r0, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	7c1a      	ldrb	r2, [r3, #16]
 8001af8:	f88d 2000 	strb.w	r2, [sp]
 8001afc:	3304      	adds	r3, #4
 8001afe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b00:	f003 fbd2 	bl	80052a8 <USB_CoreInit>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d005      	beq.n	8001b16 <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e026      	b.n	8001b64 <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 fc12 	bl	8005346 <USB_SetCurrentMode>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d005      	beq.n	8001b34 <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2202      	movs	r2, #2
 8001b2c:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e017      	b.n	8001b64 <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	7c1a      	ldrb	r2, [r3, #16]
 8001b3c:	f88d 2000 	strb.w	r2, [sp]
 8001b40:	3304      	adds	r3, #4
 8001b42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b44:	f003 fdb8 	bl	80056b8 <USB_HostInit>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d005      	beq.n	8001b5a <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2202      	movs	r2, #2
 8001b52:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e004      	b.n	8001b64 <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001b6c:	b590      	push	{r4, r7, lr}
 8001b6e:	b089      	sub	sp, #36	@ 0x24
 8001b70:	af04      	add	r7, sp, #16
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	4608      	mov	r0, r1
 8001b76:	4611      	mov	r1, r2
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	70fb      	strb	r3, [r7, #3]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	70bb      	strb	r3, [r7, #2]
 8001b82:	4613      	mov	r3, r2
 8001b84:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8001b86:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001b88:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_HCD_HC_Init+0x2c>
 8001b94:	2302      	movs	r3, #2
 8001b96:	e07e      	b.n	8001c96 <HAL_HCD_HC_Init+0x12a>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  hhcd->hc[ch_num].do_ping = 0U;
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	2134      	movs	r1, #52	@ 0x34
 8001ba6:	fb01 f303 	mul.w	r3, r1, r3
 8001baa:	4413      	add	r3, r2
 8001bac:	331a      	adds	r3, #26
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001bb2:	78fb      	ldrb	r3, [r7, #3]
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	2134      	movs	r1, #52	@ 0x34
 8001bb8:	fb01 f303 	mul.w	r3, r1, r3
 8001bbc:	4413      	add	r3, r2
 8001bbe:	3314      	adds	r3, #20
 8001bc0:	787a      	ldrb	r2, [r7, #1]
 8001bc2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001bc4:	78fb      	ldrb	r3, [r7, #3]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	2134      	movs	r1, #52	@ 0x34
 8001bca:	fb01 f303 	mul.w	r3, r1, r3
 8001bce:	4413      	add	r3, r2
 8001bd0:	3315      	adds	r3, #21
 8001bd2:	78fa      	ldrb	r2, [r7, #3]
 8001bd4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001bd6:	78fb      	ldrb	r3, [r7, #3]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	2134      	movs	r1, #52	@ 0x34
 8001bdc:	fb01 f303 	mul.w	r3, r1, r3
 8001be0:	4413      	add	r3, r2
 8001be2:	331d      	adds	r3, #29
 8001be4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001be8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001bea:	78fb      	ldrb	r3, [r7, #3]
 8001bec:	78ba      	ldrb	r2, [r7, #2]
 8001bee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001bf2:	b2d0      	uxtb	r0, r2
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	2134      	movs	r1, #52	@ 0x34
 8001bf8:	fb01 f303 	mul.w	r3, r1, r3
 8001bfc:	4413      	add	r3, r2
 8001bfe:	3316      	adds	r3, #22
 8001c00:	4602      	mov	r2, r0
 8001c02:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001c04:	78fb      	ldrb	r3, [r7, #3]
 8001c06:	4619      	mov	r1, r3
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 fb61 	bl	80022d0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001c0e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	da09      	bge.n	8001c2a <HAL_HCD_HC_Init+0xbe>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001c16:	78fb      	ldrb	r3, [r7, #3]
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	2134      	movs	r1, #52	@ 0x34
 8001c1c:	fb01 f303 	mul.w	r3, r1, r3
 8001c20:	4413      	add	r3, r2
 8001c22:	3317      	adds	r3, #23
 8001c24:	2201      	movs	r2, #1
 8001c26:	701a      	strb	r2, [r3, #0]
 8001c28:	e008      	b.n	8001c3c <HAL_HCD_HC_Init+0xd0>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001c2a:	78fb      	ldrb	r3, [r7, #3]
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	2134      	movs	r1, #52	@ 0x34
 8001c30:	fb01 f303 	mul.w	r3, r1, r3
 8001c34:	4413      	add	r3, r2
 8001c36:	3317      	adds	r3, #23
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001c3c:	78fb      	ldrb	r3, [r7, #3]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	2134      	movs	r1, #52	@ 0x34
 8001c42:	fb01 f303 	mul.w	r3, r1, r3
 8001c46:	4413      	add	r3, r2
 8001c48:	3319      	adds	r3, #25
 8001c4a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001c4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	b290      	uxth	r0, r2
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	2134      	movs	r1, #52	@ 0x34
 8001c5a:	fb01 f303 	mul.w	r3, r1, r3
 8001c5e:	4413      	add	r3, r2
 8001c60:	331e      	adds	r3, #30
 8001c62:	4602      	mov	r2, r0
 8001c64:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6818      	ldr	r0, [r3, #0]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	787c      	ldrb	r4, [r7, #1]
 8001c70:	78ba      	ldrb	r2, [r7, #2]
 8001c72:	78f9      	ldrb	r1, [r7, #3]
 8001c74:	9302      	str	r3, [sp, #8]
 8001c76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c7a:	9301      	str	r3, [sp, #4]
 8001c7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	4623      	mov	r3, r4
 8001c84:	f003 fe64 	bl	8005950 <USB_HC_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8001c94:	7afb      	ldrb	r3, [r7, #11]
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd90      	pop	{r4, r7, pc}

08001c9e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b084      	sub	sp, #16
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d101      	bne.n	8001cbc <HAL_HCD_HC_Halt+0x1e>
 8001cb8:	2302      	movs	r3, #2
 8001cba:	e00f      	b.n	8001cdc <HAL_HCD_HC_Halt+0x3e>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	78fa      	ldrb	r2, [r7, #3]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f004 f854 	bl	8005d7a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	4608      	mov	r0, r1
 8001cee:	4611      	mov	r1, r2
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	70fb      	strb	r3, [r7, #3]
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	70bb      	strb	r3, [r7, #2]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001cfe:	78fb      	ldrb	r3, [r7, #3]
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	2134      	movs	r1, #52	@ 0x34
 8001d04:	fb01 f303 	mul.w	r3, r1, r3
 8001d08:	4413      	add	r3, r2
 8001d0a:	3317      	adds	r3, #23
 8001d0c:	78ba      	ldrb	r2, [r7, #2]
 8001d0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001d10:	78fb      	ldrb	r3, [r7, #3]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	2134      	movs	r1, #52	@ 0x34
 8001d16:	fb01 f303 	mul.w	r3, r1, r3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	331d      	adds	r3, #29
 8001d1e:	787a      	ldrb	r2, [r7, #1]
 8001d20:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001d22:	7c3b      	ldrb	r3, [r7, #16]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d112      	bne.n	8001d4e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001d28:	78fb      	ldrb	r3, [r7, #3]
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	2134      	movs	r1, #52	@ 0x34
 8001d2e:	fb01 f303 	mul.w	r3, r1, r3
 8001d32:	4413      	add	r3, r2
 8001d34:	3320      	adds	r3, #32
 8001d36:	2203      	movs	r2, #3
 8001d38:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001d3a:	78fb      	ldrb	r3, [r7, #3]
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	2134      	movs	r1, #52	@ 0x34
 8001d40:	fb01 f303 	mul.w	r3, r1, r3
 8001d44:	4413      	add	r3, r2
 8001d46:	331a      	adds	r3, #26
 8001d48:	7f3a      	ldrb	r2, [r7, #28]
 8001d4a:	701a      	strb	r2, [r3, #0]
 8001d4c:	e008      	b.n	8001d60 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d4e:	78fb      	ldrb	r3, [r7, #3]
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	2134      	movs	r1, #52	@ 0x34
 8001d54:	fb01 f303 	mul.w	r3, r1, r3
 8001d58:	4413      	add	r3, r2
 8001d5a:	3320      	adds	r3, #32
 8001d5c:	2202      	movs	r2, #2
 8001d5e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001d60:	787b      	ldrb	r3, [r7, #1]
 8001d62:	2b03      	cmp	r3, #3
 8001d64:	f200 80c6 	bhi.w	8001ef4 <HAL_HCD_HC_SubmitRequest+0x210>
 8001d68:	a201      	add	r2, pc, #4	@ (adr r2, 8001d70 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6e:	bf00      	nop
 8001d70:	08001d81 	.word	0x08001d81
 8001d74:	08001ee1 	.word	0x08001ee1
 8001d78:	08001de5 	.word	0x08001de5
 8001d7c:	08001e63 	.word	0x08001e63
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001d80:	7c3b      	ldrb	r3, [r7, #16]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	f040 80b8 	bne.w	8001ef8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (direction == 0U)
 8001d88:	78bb      	ldrb	r3, [r7, #2]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 80b4 	bne.w	8001ef8 <HAL_HCD_HC_SubmitRequest+0x214>
        {
          if (length == 0U)
 8001d90:	8b3b      	ldrh	r3, [r7, #24]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d108      	bne.n	8001da8 <HAL_HCD_HC_SubmitRequest+0xc4>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001d96:	78fb      	ldrb	r3, [r7, #3]
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	2134      	movs	r1, #52	@ 0x34
 8001d9c:	fb01 f303 	mul.w	r3, r1, r3
 8001da0:	4413      	add	r3, r2
 8001da2:	3335      	adds	r3, #53	@ 0x35
 8001da4:	2201      	movs	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001da8:	78fb      	ldrb	r3, [r7, #3]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	2134      	movs	r1, #52	@ 0x34
 8001dae:	fb01 f303 	mul.w	r3, r1, r3
 8001db2:	4413      	add	r3, r2
 8001db4:	3335      	adds	r3, #53	@ 0x35
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d109      	bne.n	8001dd0 <HAL_HCD_HC_SubmitRequest+0xec>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001dbc:	78fb      	ldrb	r3, [r7, #3]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	2134      	movs	r1, #52	@ 0x34
 8001dc2:	fb01 f303 	mul.w	r3, r1, r3
 8001dc6:	4413      	add	r3, r2
 8001dc8:	3320      	adds	r3, #32
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 8001dce:	e093      	b.n	8001ef8 <HAL_HCD_HC_SubmitRequest+0x214>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001dd0:	78fb      	ldrb	r3, [r7, #3]
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	2134      	movs	r1, #52	@ 0x34
 8001dd6:	fb01 f303 	mul.w	r3, r1, r3
 8001dda:	4413      	add	r3, r2
 8001ddc:	3320      	adds	r3, #32
 8001dde:	2202      	movs	r2, #2
 8001de0:	701a      	strb	r2, [r3, #0]
      break;
 8001de2:	e089      	b.n	8001ef8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001de4:	78bb      	ldrb	r3, [r7, #2]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d11d      	bne.n	8001e26 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001dea:	78fb      	ldrb	r3, [r7, #3]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	2134      	movs	r1, #52	@ 0x34
 8001df0:	fb01 f303 	mul.w	r3, r1, r3
 8001df4:	4413      	add	r3, r2
 8001df6:	3335      	adds	r3, #53	@ 0x35
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d109      	bne.n	8001e12 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001dfe:	78fb      	ldrb	r3, [r7, #3]
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	2134      	movs	r1, #52	@ 0x34
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	4413      	add	r3, r2
 8001e0a:	3320      	adds	r3, #32
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001e10:	e073      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e12:	78fb      	ldrb	r3, [r7, #3]
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	2134      	movs	r1, #52	@ 0x34
 8001e18:	fb01 f303 	mul.w	r3, r1, r3
 8001e1c:	4413      	add	r3, r2
 8001e1e:	3320      	adds	r3, #32
 8001e20:	2202      	movs	r2, #2
 8001e22:	701a      	strb	r2, [r3, #0]
      break;
 8001e24:	e069      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001e26:	78fb      	ldrb	r3, [r7, #3]
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	2134      	movs	r1, #52	@ 0x34
 8001e2c:	fb01 f303 	mul.w	r3, r1, r3
 8001e30:	4413      	add	r3, r2
 8001e32:	3334      	adds	r3, #52	@ 0x34
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d109      	bne.n	8001e4e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e3a:	78fb      	ldrb	r3, [r7, #3]
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	2134      	movs	r1, #52	@ 0x34
 8001e40:	fb01 f303 	mul.w	r3, r1, r3
 8001e44:	4413      	add	r3, r2
 8001e46:	3320      	adds	r3, #32
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
      break;
 8001e4c:	e055      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e4e:	78fb      	ldrb	r3, [r7, #3]
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	2134      	movs	r1, #52	@ 0x34
 8001e54:	fb01 f303 	mul.w	r3, r1, r3
 8001e58:	4413      	add	r3, r2
 8001e5a:	3320      	adds	r3, #32
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	701a      	strb	r2, [r3, #0]
      break;
 8001e60:	e04b      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001e62:	78bb      	ldrb	r3, [r7, #2]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d11d      	bne.n	8001ea4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001e68:	78fb      	ldrb	r3, [r7, #3]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	2134      	movs	r1, #52	@ 0x34
 8001e6e:	fb01 f303 	mul.w	r3, r1, r3
 8001e72:	4413      	add	r3, r2
 8001e74:	3335      	adds	r3, #53	@ 0x35
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d109      	bne.n	8001e90 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e7c:	78fb      	ldrb	r3, [r7, #3]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	2134      	movs	r1, #52	@ 0x34
 8001e82:	fb01 f303 	mul.w	r3, r1, r3
 8001e86:	4413      	add	r3, r2
 8001e88:	3320      	adds	r3, #32
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001e8e:	e034      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e90:	78fb      	ldrb	r3, [r7, #3]
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	2134      	movs	r1, #52	@ 0x34
 8001e96:	fb01 f303 	mul.w	r3, r1, r3
 8001e9a:	4413      	add	r3, r2
 8001e9c:	3320      	adds	r3, #32
 8001e9e:	2202      	movs	r2, #2
 8001ea0:	701a      	strb	r2, [r3, #0]
      break;
 8001ea2:	e02a      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001ea4:	78fb      	ldrb	r3, [r7, #3]
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	2134      	movs	r1, #52	@ 0x34
 8001eaa:	fb01 f303 	mul.w	r3, r1, r3
 8001eae:	4413      	add	r3, r2
 8001eb0:	3334      	adds	r3, #52	@ 0x34
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d109      	bne.n	8001ecc <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001eb8:	78fb      	ldrb	r3, [r7, #3]
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	2134      	movs	r1, #52	@ 0x34
 8001ebe:	fb01 f303 	mul.w	r3, r1, r3
 8001ec2:	4413      	add	r3, r2
 8001ec4:	3320      	adds	r3, #32
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
      break;
 8001eca:	e016      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ecc:	78fb      	ldrb	r3, [r7, #3]
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	2134      	movs	r1, #52	@ 0x34
 8001ed2:	fb01 f303 	mul.w	r3, r1, r3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	3320      	adds	r3, #32
 8001eda:	2202      	movs	r2, #2
 8001edc:	701a      	strb	r2, [r3, #0]
      break;
 8001ede:	e00c      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ee0:	78fb      	ldrb	r3, [r7, #3]
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	2134      	movs	r1, #52	@ 0x34
 8001ee6:	fb01 f303 	mul.w	r3, r1, r3
 8001eea:	4413      	add	r3, r2
 8001eec:	3320      	adds	r3, #32
 8001eee:	2200      	movs	r2, #0
 8001ef0:	701a      	strb	r2, [r3, #0]
      break;
 8001ef2:	e002      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001ef4:	bf00      	nop
 8001ef6:	e000      	b.n	8001efa <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001ef8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001efa:	78fb      	ldrb	r3, [r7, #3]
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	2134      	movs	r1, #52	@ 0x34
 8001f00:	fb01 f303 	mul.w	r3, r1, r3
 8001f04:	4413      	add	r3, r2
 8001f06:	3324      	adds	r3, #36	@ 0x24
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	8b3a      	ldrh	r2, [r7, #24]
 8001f10:	6879      	ldr	r1, [r7, #4]
 8001f12:	2034      	movs	r0, #52	@ 0x34
 8001f14:	fb00 f303 	mul.w	r3, r0, r3
 8001f18:	440b      	add	r3, r1
 8001f1a:	332c      	adds	r3, #44	@ 0x2c
 8001f1c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001f1e:	78fb      	ldrb	r3, [r7, #3]
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	2134      	movs	r1, #52	@ 0x34
 8001f24:	fb01 f303 	mul.w	r3, r1, r3
 8001f28:	4413      	add	r3, r2
 8001f2a:	3344      	adds	r3, #68	@ 0x44
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001f30:	78fb      	ldrb	r3, [r7, #3]
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	2134      	movs	r1, #52	@ 0x34
 8001f36:	fb01 f303 	mul.w	r3, r1, r3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3330      	adds	r3, #48	@ 0x30
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001f42:	78fb      	ldrb	r3, [r7, #3]
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	2134      	movs	r1, #52	@ 0x34
 8001f48:	fb01 f303 	mul.w	r3, r1, r3
 8001f4c:	4413      	add	r3, r2
 8001f4e:	3315      	adds	r3, #21
 8001f50:	78fa      	ldrb	r2, [r7, #3]
 8001f52:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	2134      	movs	r1, #52	@ 0x34
 8001f5a:	fb01 f303 	mul.w	r3, r1, r3
 8001f5e:	4413      	add	r3, r2
 8001f60:	3345      	adds	r3, #69	@ 0x45
 8001f62:	2200      	movs	r2, #0
 8001f64:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6818      	ldr	r0, [r3, #0]
 8001f6a:	78fb      	ldrb	r3, [r7, #3]
 8001f6c:	2234      	movs	r2, #52	@ 0x34
 8001f6e:	fb02 f303 	mul.w	r3, r2, r3
 8001f72:	3310      	adds	r3, #16
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	4413      	add	r3, r2
 8001f78:	3304      	adds	r3, #4
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	f003 fdf4 	bl	8005b68 <USB_HC_StartXfer>
 8001f80:	4603      	mov	r3, r0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop

08001f8c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f003 fb41 	bl	800562a <USB_GetMode>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	f040 80fb 	bne.w	80021a6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f003 fb04 	bl	80055c2 <USB_ReadInterrupts>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f000 80f1 	beq.w	80021a4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f003 fafb 	bl	80055c2 <USB_ReadInterrupts>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001fd6:	d104      	bne.n	8001fe2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001fe0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f003 faeb 	bl	80055c2 <USB_ReadInterrupts>
 8001fec:	4603      	mov	r3, r0
 8001fee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ff2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001ff6:	d104      	bne.n	8002002 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002000:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4618      	mov	r0, r3
 8002008:	f003 fadb 	bl	80055c2 <USB_ReadInterrupts>
 800200c:	4603      	mov	r3, r0
 800200e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002012:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002016:	d104      	bne.n	8002022 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002020:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f003 facb 	bl	80055c2 <USB_ReadInterrupts>
 800202c:	4603      	mov	r3, r0
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	2b02      	cmp	r3, #2
 8002034:	d103      	bne.n	800203e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2202      	movs	r2, #2
 800203c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f003 fabd 	bl	80055c2 <USB_ReadInterrupts>
 8002048:	4603      	mov	r3, r0
 800204a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800204e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002052:	d120      	bne.n	8002096 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800205c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b00      	cmp	r3, #0
 800206c:	d113      	bne.n	8002096 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800206e:	2110      	movs	r1, #16
 8002070:	6938      	ldr	r0, [r7, #16]
 8002072:	f003 f9b4 	bl	80053de <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002076:	6938      	ldr	r0, [r7, #16]
 8002078:	f003 f9e3 	bl	8005442 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	7a5b      	ldrb	r3, [r3, #9]
 8002080:	2b02      	cmp	r3, #2
 8002082:	d105      	bne.n	8002090 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2101      	movs	r1, #1
 800208a:	4618      	mov	r0, r3
 800208c:	f003 fb98 	bl	80057c0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f006 f87d 	bl	8008190 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f003 fa91 	bl	80055c2 <USB_ReadInterrupts>
 80020a0:	4603      	mov	r3, r0
 80020a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020aa:	d102      	bne.n	80020b2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f001 f8ba 	bl	8003226 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f003 fa83 	bl	80055c2 <USB_ReadInterrupts>
 80020bc:	4603      	mov	r3, r0
 80020be:	f003 0308 	and.w	r3, r3, #8
 80020c2:	2b08      	cmp	r3, #8
 80020c4:	d106      	bne.n	80020d4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f006 f846 	bl	8008158 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2208      	movs	r2, #8
 80020d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4618      	mov	r0, r3
 80020da:	f003 fa72 	bl	80055c2 <USB_ReadInterrupts>
 80020de:	4603      	mov	r3, r0
 80020e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80020e8:	d139      	bne.n	800215e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f003 fe32 	bl	8005d58 <USB_HC_ReadInterrupt>
 80020f4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
 80020fa:	e025      	b.n	8002148 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	fa22 f303 	lsr.w	r3, r2, r3
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b00      	cmp	r3, #0
 800210e:	d018      	beq.n	8002142 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	015a      	lsls	r2, r3, #5
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4413      	add	r3, r2
 8002118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002122:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002126:	d106      	bne.n	8002136 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	b2db      	uxtb	r3, r3
 800212c:	4619      	mov	r1, r3
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f8ed 	bl	800230e <HCD_HC_IN_IRQHandler>
 8002134:	e005      	b.n	8002142 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	b2db      	uxtb	r3, r3
 800213a:	4619      	mov	r1, r3
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 fcfc 	bl	8002b3a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	3301      	adds	r3, #1
 8002146:	617b      	str	r3, [r7, #20]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	795b      	ldrb	r3, [r3, #5]
 800214c:	461a      	mov	r2, r3
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	4293      	cmp	r3, r2
 8002152:	d3d3      	bcc.n	80020fc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800215c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4618      	mov	r0, r3
 8002164:	f003 fa2d 	bl	80055c2 <USB_ReadInterrupts>
 8002168:	4603      	mov	r3, r0
 800216a:	f003 0310 	and.w	r3, r3, #16
 800216e:	2b10      	cmp	r3, #16
 8002170:	d101      	bne.n	8002176 <HAL_HCD_IRQHandler+0x1ea>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <HAL_HCD_IRQHandler+0x1ec>
 8002176:	2300      	movs	r3, #0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d014      	beq.n	80021a6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	699a      	ldr	r2, [r3, #24]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0210 	bic.w	r2, r2, #16
 800218a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f000 ff78 	bl	8003082 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	699a      	ldr	r2, [r3, #24]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f042 0210 	orr.w	r2, r2, #16
 80021a0:	619a      	str	r2, [r3, #24]
 80021a2:	e000      	b.n	80021a6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80021a4:	bf00      	nop
    }
  }
}
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d101      	bne.n	80021c2 <HAL_HCD_Start+0x16>
 80021be:	2302      	movs	r3, #2
 80021c0:	e013      	b.n	80021ea <HAL_HCD_Start+0x3e>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2101      	movs	r1, #1
 80021d0:	4618      	mov	r0, r3
 80021d2:	f003 fb5c 	bl	800588e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4618      	mov	r0, r3
 80021dc:	f003 f891 	bl	8005302 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8002200:	2b01      	cmp	r3, #1
 8002202:	d101      	bne.n	8002208 <HAL_HCD_Stop+0x16>
 8002204:	2302      	movs	r3, #2
 8002206:	e00d      	b.n	8002224 <HAL_HCD_Stop+0x32>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_StopHost(hhcd->Instance);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f003 fed0 	bl	8005fba <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4618      	mov	r0, r3
 800223a:	f003 fafe 	bl	800583a <USB_ResetPort>
 800223e:	4603      	mov	r3, r0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	460b      	mov	r3, r1
 8002252:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002254:	78fb      	ldrb	r3, [r7, #3]
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	2134      	movs	r1, #52	@ 0x34
 800225a:	fb01 f303 	mul.w	r3, r1, r3
 800225e:	4413      	add	r3, r2
 8002260:	3344      	adds	r3, #68	@ 0x44
 8002262:	781b      	ldrb	r3, [r3, #0]
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800227c:	78fb      	ldrb	r3, [r7, #3]
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	2134      	movs	r1, #52	@ 0x34
 8002282:	fb01 f303 	mul.w	r3, r1, r3
 8002286:	4413      	add	r3, r2
 8002288:	3330      	adds	r3, #48	@ 0x30
 800228a:	681b      	ldr	r3, [r3, #0]
}
 800228c:	4618      	mov	r0, r3
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f003 fb42 	bl	800592e <USB_GetCurrentFrame>
 80022aa:	4603      	mov	r3, r0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f003 fb1d 	bl	8005900 <USB_GetHostSpeed>
 80022c6:	4603      	mov	r3, r0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	2134      	movs	r1, #52	@ 0x34
 80022e2:	fb01 f303 	mul.w	r3, r1, r3
 80022e6:	4413      	add	r3, r2
 80022e8:	331c      	adds	r3, #28
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	2134      	movs	r1, #52	@ 0x34
 80022f4:	fb01 f303 	mul.w	r3, r1, r3
 80022f8:	4413      	add	r3, r2
 80022fa:	331b      	adds	r3, #27
 80022fc:	2200      	movs	r2, #0
 80022fe:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b086      	sub	sp, #24
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
 8002316:	460b      	mov	r3, r1
 8002318:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	78fa      	ldrb	r2, [r7, #3]
 800232a:	4611      	mov	r1, r2
 800232c:	4618      	mov	r0, r3
 800232e:	f003 f95b 	bl	80055e8 <USB_ReadChInterrupts>
 8002332:	4603      	mov	r3, r0
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b04      	cmp	r3, #4
 800233a:	d119      	bne.n	8002370 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800233c:	78fb      	ldrb	r3, [r7, #3]
 800233e:	015a      	lsls	r2, r3, #5
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4413      	add	r3, r2
 8002344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002348:	461a      	mov	r2, r3
 800234a:	2304      	movs	r3, #4
 800234c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800234e:	78fb      	ldrb	r3, [r7, #3]
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	2134      	movs	r1, #52	@ 0x34
 8002354:	fb01 f303 	mul.w	r3, r1, r3
 8002358:	4413      	add	r3, r2
 800235a:	3345      	adds	r3, #69	@ 0x45
 800235c:	2207      	movs	r2, #7
 800235e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	78fa      	ldrb	r2, [r7, #3]
 8002366:	4611      	mov	r1, r2
 8002368:	4618      	mov	r0, r3
 800236a:	f003 fd06 	bl	8005d7a <USB_HC_Halt>
 800236e:	e09a      	b.n	80024a6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	78fa      	ldrb	r2, [r7, #3]
 8002376:	4611      	mov	r1, r2
 8002378:	4618      	mov	r0, r3
 800237a:	f003 f935 	bl	80055e8 <USB_ReadChInterrupts>
 800237e:	4603      	mov	r3, r0
 8002380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002388:	d11a      	bne.n	80023c0 <HCD_HC_IN_IRQHandler+0xb2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800238a:	78fb      	ldrb	r3, [r7, #3]
 800238c:	015a      	lsls	r2, r3, #5
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	4413      	add	r3, r2
 8002392:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002396:	461a      	mov	r2, r3
 8002398:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800239c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800239e:	78fb      	ldrb	r3, [r7, #3]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	2134      	movs	r1, #52	@ 0x34
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	4413      	add	r3, r2
 80023aa:	3345      	adds	r3, #69	@ 0x45
 80023ac:	2208      	movs	r2, #8
 80023ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	4611      	mov	r1, r2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f003 fcde 	bl	8005d7a <USB_HC_Halt>
 80023be:	e072      	b.n	80024a6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	78fa      	ldrb	r2, [r7, #3]
 80023c6:	4611      	mov	r1, r2
 80023c8:	4618      	mov	r0, r3
 80023ca:	f003 f90d 	bl	80055e8 <USB_ReadChInterrupts>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f003 0308 	and.w	r3, r3, #8
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d119      	bne.n	800240c <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80023d8:	78fb      	ldrb	r3, [r7, #3]
 80023da:	015a      	lsls	r2, r3, #5
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	4413      	add	r3, r2
 80023e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023e4:	461a      	mov	r2, r3
 80023e6:	2308      	movs	r3, #8
 80023e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80023ea:	78fb      	ldrb	r3, [r7, #3]
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	2134      	movs	r1, #52	@ 0x34
 80023f0:	fb01 f303 	mul.w	r3, r1, r3
 80023f4:	4413      	add	r3, r2
 80023f6:	3345      	adds	r3, #69	@ 0x45
 80023f8:	2206      	movs	r2, #6
 80023fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	78fa      	ldrb	r2, [r7, #3]
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f003 fcb8 	bl	8005d7a <USB_HC_Halt>
 800240a:	e04c      	b.n	80024a6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	4611      	mov	r1, r2
 8002414:	4618      	mov	r0, r3
 8002416:	f003 f8e7 	bl	80055e8 <USB_ReadChInterrupts>
 800241a:	4603      	mov	r3, r0
 800241c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002424:	d11a      	bne.n	800245c <HCD_HC_IN_IRQHandler+0x14e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002426:	78fb      	ldrb	r3, [r7, #3]
 8002428:	015a      	lsls	r2, r3, #5
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	4413      	add	r3, r2
 800242e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002432:	461a      	mov	r2, r3
 8002434:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002438:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800243a:	78fb      	ldrb	r3, [r7, #3]
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	2134      	movs	r1, #52	@ 0x34
 8002440:	fb01 f303 	mul.w	r3, r1, r3
 8002444:	4413      	add	r3, r2
 8002446:	3345      	adds	r3, #69	@ 0x45
 8002448:	2209      	movs	r2, #9
 800244a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	78fa      	ldrb	r2, [r7, #3]
 8002452:	4611      	mov	r1, r2
 8002454:	4618      	mov	r0, r3
 8002456:	f003 fc90 	bl	8005d7a <USB_HC_Halt>
 800245a:	e024      	b.n	80024a6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	78fa      	ldrb	r2, [r7, #3]
 8002462:	4611      	mov	r1, r2
 8002464:	4618      	mov	r0, r3
 8002466:	f003 f8bf 	bl	80055e8 <USB_ReadChInterrupts>
 800246a:	4603      	mov	r3, r0
 800246c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002470:	2b80      	cmp	r3, #128	@ 0x80
 8002472:	d118      	bne.n	80024a6 <HCD_HC_IN_IRQHandler+0x198>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002474:	78fb      	ldrb	r3, [r7, #3]
 8002476:	015a      	lsls	r2, r3, #5
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	4413      	add	r3, r2
 800247c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002480:	461a      	mov	r2, r3
 8002482:	2380      	movs	r3, #128	@ 0x80
 8002484:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002486:	78fb      	ldrb	r3, [r7, #3]
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	2134      	movs	r1, #52	@ 0x34
 800248c:	fb01 f303 	mul.w	r3, r1, r3
 8002490:	4413      	add	r3, r2
 8002492:	3345      	adds	r3, #69	@ 0x45
 8002494:	2207      	movs	r2, #7
 8002496:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	78fa      	ldrb	r2, [r7, #3]
 800249e:	4611      	mov	r1, r2
 80024a0:	4618      	mov	r0, r3
 80024a2:	f003 fc6a 	bl	8005d7a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	78fa      	ldrb	r2, [r7, #3]
 80024ac:	4611      	mov	r1, r2
 80024ae:	4618      	mov	r0, r3
 80024b0:	f003 f89a 	bl	80055e8 <USB_ReadChInterrupts>
 80024b4:	4603      	mov	r3, r0
 80024b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024be:	d111      	bne.n	80024e4 <HCD_HC_IN_IRQHandler+0x1d6>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	78fa      	ldrb	r2, [r7, #3]
 80024c6:	4611      	mov	r1, r2
 80024c8:	4618      	mov	r0, r3
 80024ca:	f003 fc56 	bl	8005d7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80024ce:	78fb      	ldrb	r3, [r7, #3]
 80024d0:	015a      	lsls	r2, r3, #5
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	4413      	add	r3, r2
 80024d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024da:	461a      	mov	r2, r3
 80024dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024e0:	6093      	str	r3, [r2, #8]
 80024e2:	e327      	b.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	78fa      	ldrb	r2, [r7, #3]
 80024ea:	4611      	mov	r1, r2
 80024ec:	4618      	mov	r0, r3
 80024ee:	f003 f87b 	bl	80055e8 <USB_ReadChInterrupts>
 80024f2:	4603      	mov	r3, r0
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	f040 80c9 	bne.w	8002690 <HCD_HC_IN_IRQHandler+0x382>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 80024fe:	78fb      	ldrb	r3, [r7, #3]
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	2134      	movs	r1, #52	@ 0x34
 8002504:	fb01 f303 	mul.w	r3, r1, r3
 8002508:	4413      	add	r3, r2
 800250a:	3345      	adds	r3, #69	@ 0x45
 800250c:	2201      	movs	r2, #1
 800250e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002510:	78fb      	ldrb	r3, [r7, #3]
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	2134      	movs	r1, #52	@ 0x34
 8002516:	fb01 f303 	mul.w	r3, r1, r3
 800251a:	4413      	add	r3, r2
 800251c:	3340      	adds	r3, #64	@ 0x40
 800251e:	2200      	movs	r2, #0
 8002520:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002522:	78fb      	ldrb	r3, [r7, #3]
 8002524:	015a      	lsls	r2, r3, #5
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4413      	add	r3, r2
 800252a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800252e:	461a      	mov	r2, r3
 8002530:	2301      	movs	r3, #1
 8002532:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002534:	78fb      	ldrb	r3, [r7, #3]
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	2134      	movs	r1, #52	@ 0x34
 800253a:	fb01 f303 	mul.w	r3, r1, r3
 800253e:	4413      	add	r3, r2
 8002540:	331d      	adds	r3, #29
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d009      	beq.n	800255c <HCD_HC_IN_IRQHandler+0x24e>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002548:	78fb      	ldrb	r3, [r7, #3]
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	2134      	movs	r1, #52	@ 0x34
 800254e:	fb01 f303 	mul.w	r3, r1, r3
 8002552:	4413      	add	r3, r2
 8002554:	331d      	adds	r3, #29
 8002556:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002558:	2b02      	cmp	r3, #2
 800255a:	d110      	bne.n	800257e <HCD_HC_IN_IRQHandler+0x270>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	78fa      	ldrb	r2, [r7, #3]
 8002562:	4611      	mov	r1, r2
 8002564:	4618      	mov	r0, r3
 8002566:	f003 fc08 	bl	8005d7a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800256a:	78fb      	ldrb	r3, [r7, #3]
 800256c:	015a      	lsls	r2, r3, #5
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	4413      	add	r3, r2
 8002572:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002576:	461a      	mov	r2, r3
 8002578:	2310      	movs	r3, #16
 800257a:	6093      	str	r3, [r2, #8]
 800257c:	e039      	b.n	80025f2 <HCD_HC_IN_IRQHandler+0x2e4>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800257e:	78fb      	ldrb	r3, [r7, #3]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	2134      	movs	r1, #52	@ 0x34
 8002584:	fb01 f303 	mul.w	r3, r1, r3
 8002588:	4413      	add	r3, r2
 800258a:	331d      	adds	r3, #29
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b03      	cmp	r3, #3
 8002590:	d009      	beq.n	80025a6 <HCD_HC_IN_IRQHandler+0x298>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002592:	78fb      	ldrb	r3, [r7, #3]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	2134      	movs	r1, #52	@ 0x34
 8002598:	fb01 f303 	mul.w	r3, r1, r3
 800259c:	4413      	add	r3, r2
 800259e:	331d      	adds	r3, #29
 80025a0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d125      	bne.n	80025f2 <HCD_HC_IN_IRQHandler+0x2e4>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80025a6:	78fb      	ldrb	r3, [r7, #3]
 80025a8:	015a      	lsls	r2, r3, #5
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4413      	add	r3, r2
 80025ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	0151      	lsls	r1, r2, #5
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	440a      	add	r2, r1
 80025bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80025c4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80025c6:	78fb      	ldrb	r3, [r7, #3]
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	2134      	movs	r1, #52	@ 0x34
 80025cc:	fb01 f303 	mul.w	r3, r1, r3
 80025d0:	4413      	add	r3, r2
 80025d2:	3344      	adds	r3, #68	@ 0x44
 80025d4:	2201      	movs	r2, #1
 80025d6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80025d8:	78fb      	ldrb	r3, [r7, #3]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	2134      	movs	r1, #52	@ 0x34
 80025de:	fb01 f303 	mul.w	r3, r1, r3
 80025e2:	4413      	add	r3, r2
 80025e4:	3344      	adds	r3, #68	@ 0x44
 80025e6:	781a      	ldrb	r2, [r3, #0]
 80025e8:	78fb      	ldrb	r3, [r7, #3]
 80025ea:	4619      	mov	r1, r3
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f005 fddd 	bl	80081ac <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	799b      	ldrb	r3, [r3, #6]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d135      	bne.n	8002666 <HCD_HC_IN_IRQHandler+0x358>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80025fa:	78fb      	ldrb	r3, [r7, #3]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	2134      	movs	r1, #52	@ 0x34
 8002600:	fb01 f303 	mul.w	r3, r1, r3
 8002604:	4413      	add	r3, r2
 8002606:	3330      	adds	r3, #48	@ 0x30
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	78fa      	ldrb	r2, [r7, #3]
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	2034      	movs	r0, #52	@ 0x34
 8002610:	fb00 f202 	mul.w	r2, r0, r2
 8002614:	440a      	add	r2, r1
 8002616:	321e      	adds	r2, #30
 8002618:	8812      	ldrh	r2, [r2, #0]
 800261a:	4413      	add	r3, r2
 800261c:	3b01      	subs	r3, #1
 800261e:	78fa      	ldrb	r2, [r7, #3]
 8002620:	6879      	ldr	r1, [r7, #4]
 8002622:	2034      	movs	r0, #52	@ 0x34
 8002624:	fb00 f202 	mul.w	r2, r0, r2
 8002628:	440a      	add	r2, r1
 800262a:	321e      	adds	r2, #30
 800262c:	8812      	ldrh	r2, [r2, #0]
 800262e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	2b00      	cmp	r3, #0
 8002638:	f000 827c 	beq.w	8002b34 <HCD_HC_IN_IRQHandler+0x826>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800263c:	78fb      	ldrb	r3, [r7, #3]
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	2134      	movs	r1, #52	@ 0x34
 8002642:	fb01 f303 	mul.w	r3, r1, r3
 8002646:	4413      	add	r3, r2
 8002648:	3334      	adds	r3, #52	@ 0x34
 800264a:	781a      	ldrb	r2, [r3, #0]
 800264c:	78fb      	ldrb	r3, [r7, #3]
 800264e:	f082 0201 	eor.w	r2, r2, #1
 8002652:	b2d0      	uxtb	r0, r2
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	2134      	movs	r1, #52	@ 0x34
 8002658:	fb01 f303 	mul.w	r3, r1, r3
 800265c:	4413      	add	r3, r2
 800265e:	3334      	adds	r3, #52	@ 0x34
 8002660:	4602      	mov	r2, r0
 8002662:	701a      	strb	r2, [r3, #0]
 8002664:	e266      	b.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002666:	78fb      	ldrb	r3, [r7, #3]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	2134      	movs	r1, #52	@ 0x34
 800266c:	fb01 f303 	mul.w	r3, r1, r3
 8002670:	4413      	add	r3, r2
 8002672:	3334      	adds	r3, #52	@ 0x34
 8002674:	781a      	ldrb	r2, [r3, #0]
 8002676:	78fb      	ldrb	r3, [r7, #3]
 8002678:	f082 0201 	eor.w	r2, r2, #1
 800267c:	b2d0      	uxtb	r0, r2
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	2134      	movs	r1, #52	@ 0x34
 8002682:	fb01 f303 	mul.w	r3, r1, r3
 8002686:	4413      	add	r3, r2
 8002688:	3334      	adds	r3, #52	@ 0x34
 800268a:	4602      	mov	r2, r0
 800268c:	701a      	strb	r2, [r3, #0]
 800268e:	e251      	b.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f002 ffa5 	bl	80055e8 <USB_ReadChInterrupts>
 800269e:	4603      	mov	r3, r0
 80026a0:	f003 0320 	and.w	r3, r3, #32
 80026a4:	2b20      	cmp	r3, #32
 80026a6:	d112      	bne.n	80026ce <HCD_HC_IN_IRQHandler+0x3c0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80026a8:	78fb      	ldrb	r3, [r7, #3]
 80026aa:	015a      	lsls	r2, r3, #5
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	4413      	add	r3, r2
 80026b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026b4:	461a      	mov	r2, r3
 80026b6:	2320      	movs	r3, #32
 80026b8:	6093      	str	r3, [r2, #8]

    hhcd->hc[chnum].NakCnt = 0U;
 80026ba:	78fb      	ldrb	r3, [r7, #3]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	2134      	movs	r1, #52	@ 0x34
 80026c0:	fb01 f303 	mul.w	r3, r1, r3
 80026c4:	4413      	add	r3, r2
 80026c6:	333c      	adds	r3, #60	@ 0x3c
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	e232      	b.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	78fa      	ldrb	r2, [r7, #3]
 80026d4:	4611      	mov	r1, r2
 80026d6:	4618      	mov	r0, r3
 80026d8:	f002 ff86 	bl	80055e8 <USB_ReadChInterrupts>
 80026dc:	4603      	mov	r3, r0
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	f040 818d 	bne.w	8002a02 <HCD_HC_IN_IRQHandler+0x6f4>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80026e8:	78fb      	ldrb	r3, [r7, #3]
 80026ea:	015a      	lsls	r2, r3, #5
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	4413      	add	r3, r2
 80026f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026f4:	461a      	mov	r2, r3
 80026f6:	2302      	movs	r3, #2
 80026f8:	6093      	str	r3, [r2, #8]

    tmpreg = USBx_HC(chnum)->HCCHAR;
 80026fa:	78fb      	ldrb	r3, [r7, #3]
 80026fc:	015a      	lsls	r2, r3, #5
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4413      	add	r3, r2
 8002702:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	60fb      	str	r3, [r7, #12]

    if ((tmpreg & USB_OTG_HCCHAR_CHDIS) != 0U)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	f040 820c 	bne.w	8002b2e <HCD_HC_IN_IRQHandler+0x820>
    {
      /* Halt received while channel disable still in progress */
      return;
    }

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002716:	78fb      	ldrb	r3, [r7, #3]
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	2134      	movs	r1, #52	@ 0x34
 800271c:	fb01 f303 	mul.w	r3, r1, r3
 8002720:	4413      	add	r3, r2
 8002722:	3345      	adds	r3, #69	@ 0x45
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d112      	bne.n	8002750 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	2134      	movs	r1, #52	@ 0x34
 8002730:	fb01 f303 	mul.w	r3, r1, r3
 8002734:	4413      	add	r3, r2
 8002736:	3345      	adds	r3, #69	@ 0x45
 8002738:	2202      	movs	r2, #2
 800273a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800273c:	78fb      	ldrb	r3, [r7, #3]
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	2134      	movs	r1, #52	@ 0x34
 8002742:	fb01 f303 	mul.w	r3, r1, r3
 8002746:	4413      	add	r3, r2
 8002748:	3344      	adds	r3, #68	@ 0x44
 800274a:	2201      	movs	r2, #1
 800274c:	701a      	strb	r2, [r3, #0]
 800274e:	e14a      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002750:	78fb      	ldrb	r3, [r7, #3]
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	2134      	movs	r1, #52	@ 0x34
 8002756:	fb01 f303 	mul.w	r3, r1, r3
 800275a:	4413      	add	r3, r2
 800275c:	3345      	adds	r3, #69	@ 0x45
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	2b06      	cmp	r3, #6
 8002762:	d112      	bne.n	800278a <HCD_HC_IN_IRQHandler+0x47c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002764:	78fb      	ldrb	r3, [r7, #3]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	2134      	movs	r1, #52	@ 0x34
 800276a:	fb01 f303 	mul.w	r3, r1, r3
 800276e:	4413      	add	r3, r2
 8002770:	3345      	adds	r3, #69	@ 0x45
 8002772:	2202      	movs	r2, #2
 8002774:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002776:	78fb      	ldrb	r3, [r7, #3]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	2134      	movs	r1, #52	@ 0x34
 800277c:	fb01 f303 	mul.w	r3, r1, r3
 8002780:	4413      	add	r3, r2
 8002782:	3344      	adds	r3, #68	@ 0x44
 8002784:	2205      	movs	r2, #5
 8002786:	701a      	strb	r2, [r3, #0]
 8002788:	e12d      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800278a:	78fb      	ldrb	r3, [r7, #3]
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	2134      	movs	r1, #52	@ 0x34
 8002790:	fb01 f303 	mul.w	r3, r1, r3
 8002794:	4413      	add	r3, r2
 8002796:	3345      	adds	r3, #69	@ 0x45
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2b07      	cmp	r3, #7
 800279c:	d009      	beq.n	80027b2 <HCD_HC_IN_IRQHandler+0x4a4>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800279e:	78fb      	ldrb	r3, [r7, #3]
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	2134      	movs	r1, #52	@ 0x34
 80027a4:	fb01 f303 	mul.w	r3, r1, r3
 80027a8:	4413      	add	r3, r2
 80027aa:	3345      	adds	r3, #69	@ 0x45
 80027ac:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80027ae:	2b09      	cmp	r3, #9
 80027b0:	d16d      	bne.n	800288e <HCD_HC_IN_IRQHandler+0x580>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027b2:	78fb      	ldrb	r3, [r7, #3]
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	2134      	movs	r1, #52	@ 0x34
 80027b8:	fb01 f303 	mul.w	r3, r1, r3
 80027bc:	4413      	add	r3, r2
 80027be:	3345      	adds	r3, #69	@ 0x45
 80027c0:	2202      	movs	r2, #2
 80027c2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80027c4:	78fb      	ldrb	r3, [r7, #3]
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	2234      	movs	r2, #52	@ 0x34
 80027ca:	fb03 f202 	mul.w	r2, r3, r2
 80027ce:	440a      	add	r2, r1
 80027d0:	3240      	adds	r2, #64	@ 0x40
 80027d2:	6812      	ldr	r2, [r2, #0]
 80027d4:	3201      	adds	r2, #1
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	2034      	movs	r0, #52	@ 0x34
 80027da:	fb00 f303 	mul.w	r3, r0, r3
 80027de:	440b      	add	r3, r1
 80027e0:	3340      	adds	r3, #64	@ 0x40
 80027e2:	601a      	str	r2, [r3, #0]

      if (hhcd->hc[chnum].ErrCnt > 2U)
 80027e4:	78fb      	ldrb	r3, [r7, #3]
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	2134      	movs	r1, #52	@ 0x34
 80027ea:	fb01 f303 	mul.w	r3, r1, r3
 80027ee:	4413      	add	r3, r2
 80027f0:	3340      	adds	r3, #64	@ 0x40
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d912      	bls.n	800281e <HCD_HC_IN_IRQHandler+0x510>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80027f8:	78fb      	ldrb	r3, [r7, #3]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	2134      	movs	r1, #52	@ 0x34
 80027fe:	fb01 f303 	mul.w	r3, r1, r3
 8002802:	4413      	add	r3, r2
 8002804:	3340      	adds	r3, #64	@ 0x40
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	2134      	movs	r1, #52	@ 0x34
 8002810:	fb01 f303 	mul.w	r3, r1, r3
 8002814:	4413      	add	r3, r2
 8002816:	3344      	adds	r3, #68	@ 0x44
 8002818:	2204      	movs	r2, #4
 800281a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800281c:	e0e2      	b.n	80029e4 <HCD_HC_IN_IRQHandler+0x6d6>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800281e:	78fb      	ldrb	r3, [r7, #3]
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	2134      	movs	r1, #52	@ 0x34
 8002824:	fb01 f303 	mul.w	r3, r1, r3
 8002828:	4413      	add	r3, r2
 800282a:	3344      	adds	r3, #68	@ 0x44
 800282c:	2202      	movs	r2, #2
 800282e:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002830:	78fb      	ldrb	r3, [r7, #3]
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	2134      	movs	r1, #52	@ 0x34
 8002836:	fb01 f303 	mul.w	r3, r1, r3
 800283a:	4413      	add	r3, r2
 800283c:	331d      	adds	r3, #29
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00a      	beq.n	800285a <HCD_HC_IN_IRQHandler+0x54c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002844:	78fb      	ldrb	r3, [r7, #3]
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	2134      	movs	r1, #52	@ 0x34
 800284a:	fb01 f303 	mul.w	r3, r1, r3
 800284e:	4413      	add	r3, r2
 8002850:	331d      	adds	r3, #29
 8002852:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002854:	2b02      	cmp	r3, #2
 8002856:	f040 80c5 	bne.w	80029e4 <HCD_HC_IN_IRQHandler+0x6d6>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800285a:	78fb      	ldrb	r3, [r7, #3]
 800285c:	015a      	lsls	r2, r3, #5
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	4413      	add	r3, r2
 8002862:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002870:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002878:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800287a:	78fb      	ldrb	r3, [r7, #3]
 800287c:	015a      	lsls	r2, r3, #5
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	4413      	add	r3, r2
 8002882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002886:	461a      	mov	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800288c:	e0aa      	b.n	80029e4 <HCD_HC_IN_IRQHandler+0x6d6>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800288e:	78fb      	ldrb	r3, [r7, #3]
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	2134      	movs	r1, #52	@ 0x34
 8002894:	fb01 f303 	mul.w	r3, r1, r3
 8002898:	4413      	add	r3, r2
 800289a:	3345      	adds	r3, #69	@ 0x45
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	2b05      	cmp	r3, #5
 80028a0:	d109      	bne.n	80028b6 <HCD_HC_IN_IRQHandler+0x5a8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028a2:	78fb      	ldrb	r3, [r7, #3]
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	2134      	movs	r1, #52	@ 0x34
 80028a8:	fb01 f303 	mul.w	r3, r1, r3
 80028ac:	4413      	add	r3, r2
 80028ae:	3345      	adds	r3, #69	@ 0x45
 80028b0:	2202      	movs	r2, #2
 80028b2:	701a      	strb	r2, [r3, #0]
 80028b4:	e097      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80028b6:	78fb      	ldrb	r3, [r7, #3]
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	2134      	movs	r1, #52	@ 0x34
 80028bc:	fb01 f303 	mul.w	r3, r1, r3
 80028c0:	4413      	add	r3, r2
 80028c2:	3345      	adds	r3, #69	@ 0x45
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	2b03      	cmp	r3, #3
 80028c8:	d109      	bne.n	80028de <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028ca:	78fb      	ldrb	r3, [r7, #3]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	2134      	movs	r1, #52	@ 0x34
 80028d0:	fb01 f303 	mul.w	r3, r1, r3
 80028d4:	4413      	add	r3, r2
 80028d6:	3345      	adds	r3, #69	@ 0x45
 80028d8:	2202      	movs	r2, #2
 80028da:	701a      	strb	r2, [r3, #0]
 80028dc:	e083      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80028de:	78fb      	ldrb	r3, [r7, #3]
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	2134      	movs	r1, #52	@ 0x34
 80028e4:	fb01 f303 	mul.w	r3, r1, r3
 80028e8:	4413      	add	r3, r2
 80028ea:	3345      	adds	r3, #69	@ 0x45
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d13f      	bne.n	8002972 <HCD_HC_IN_IRQHandler+0x664>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028f2:	78fb      	ldrb	r3, [r7, #3]
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	2134      	movs	r1, #52	@ 0x34
 80028f8:	fb01 f303 	mul.w	r3, r1, r3
 80028fc:	4413      	add	r3, r2
 80028fe:	3345      	adds	r3, #69	@ 0x45
 8002900:	2202      	movs	r2, #2
 8002902:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002904:	78fb      	ldrb	r3, [r7, #3]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	2134      	movs	r1, #52	@ 0x34
 800290a:	fb01 f303 	mul.w	r3, r1, r3
 800290e:	4413      	add	r3, r2
 8002910:	3344      	adds	r3, #68	@ 0x44
 8002912:	2202      	movs	r2, #2
 8002914:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002916:	78fb      	ldrb	r3, [r7, #3]
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	2134      	movs	r1, #52	@ 0x34
 800291c:	fb01 f303 	mul.w	r3, r1, r3
 8002920:	4413      	add	r3, r2
 8002922:	331d      	adds	r3, #29
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d009      	beq.n	800293e <HCD_HC_IN_IRQHandler+0x630>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800292a:	78fb      	ldrb	r3, [r7, #3]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	2134      	movs	r1, #52	@ 0x34
 8002930:	fb01 f303 	mul.w	r3, r1, r3
 8002934:	4413      	add	r3, r2
 8002936:	331d      	adds	r3, #29
 8002938:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800293a:	2b02      	cmp	r3, #2
 800293c:	d153      	bne.n	80029e6 <HCD_HC_IN_IRQHandler+0x6d8>
        }
        else
#endif /* defined (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE) && (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE == 1) */
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800293e:	78fb      	ldrb	r3, [r7, #3]
 8002940:	015a      	lsls	r2, r3, #5
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4413      	add	r3, r2
 8002946:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002954:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800295c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800295e:	78fb      	ldrb	r3, [r7, #3]
 8002960:	015a      	lsls	r2, r3, #5
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	4413      	add	r3, r2
 8002966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800296a:	461a      	mov	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6013      	str	r3, [r2, #0]
 8002970:	e039      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0x6d8>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002972:	78fb      	ldrb	r3, [r7, #3]
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	2134      	movs	r1, #52	@ 0x34
 8002978:	fb01 f303 	mul.w	r3, r1, r3
 800297c:	4413      	add	r3, r2
 800297e:	3345      	adds	r3, #69	@ 0x45
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b08      	cmp	r3, #8
 8002984:	d122      	bne.n	80029cc <HCD_HC_IN_IRQHandler+0x6be>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002986:	78fb      	ldrb	r3, [r7, #3]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	2134      	movs	r1, #52	@ 0x34
 800298c:	fb01 f303 	mul.w	r3, r1, r3
 8002990:	4413      	add	r3, r2
 8002992:	3345      	adds	r3, #69	@ 0x45
 8002994:	2202      	movs	r2, #2
 8002996:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002998:	78fb      	ldrb	r3, [r7, #3]
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	2234      	movs	r2, #52	@ 0x34
 800299e:	fb03 f202 	mul.w	r2, r3, r2
 80029a2:	440a      	add	r2, r1
 80029a4:	3240      	adds	r2, #64	@ 0x40
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	3201      	adds	r2, #1
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	2034      	movs	r0, #52	@ 0x34
 80029ae:	fb00 f303 	mul.w	r3, r0, r3
 80029b2:	440b      	add	r3, r1
 80029b4:	3340      	adds	r3, #64	@ 0x40
 80029b6:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80029b8:	78fb      	ldrb	r3, [r7, #3]
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	2134      	movs	r1, #52	@ 0x34
 80029be:	fb01 f303 	mul.w	r3, r1, r3
 80029c2:	4413      	add	r3, r2
 80029c4:	3344      	adds	r3, #68	@ 0x44
 80029c6:	2204      	movs	r2, #4
 80029c8:	701a      	strb	r2, [r3, #0]
 80029ca:	e00c      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80029cc:	78fb      	ldrb	r3, [r7, #3]
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	2134      	movs	r1, #52	@ 0x34
 80029d2:	fb01 f303 	mul.w	r3, r1, r3
 80029d6:	4413      	add	r3, r2
 80029d8:	3345      	adds	r3, #69	@ 0x45
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	f000 80a8 	beq.w	8002b32 <HCD_HC_IN_IRQHandler+0x824>
 80029e2:	e000      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0x6d8>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80029e4:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80029e6:	78fb      	ldrb	r3, [r7, #3]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	2134      	movs	r1, #52	@ 0x34
 80029ec:	fb01 f303 	mul.w	r3, r1, r3
 80029f0:	4413      	add	r3, r2
 80029f2:	3344      	adds	r3, #68	@ 0x44
 80029f4:	781a      	ldrb	r2, [r3, #0]
 80029f6:	78fb      	ldrb	r3, [r7, #3]
 80029f8:	4619      	mov	r1, r3
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f005 fbd6 	bl	80081ac <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a00:	e098      	b.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	78fa      	ldrb	r2, [r7, #3]
 8002a08:	4611      	mov	r1, r2
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f002 fdec 	bl	80055e8 <USB_ReadChInterrupts>
 8002a10:	4603      	mov	r3, r0
 8002a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a16:	2b40      	cmp	r3, #64	@ 0x40
 8002a18:	d122      	bne.n	8002a60 <HCD_HC_IN_IRQHandler+0x752>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a1a:	78fb      	ldrb	r3, [r7, #3]
 8002a1c:	015a      	lsls	r2, r3, #5
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	4413      	add	r3, r2
 8002a22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a26:	461a      	mov	r2, r3
 8002a28:	2340      	movs	r3, #64	@ 0x40
 8002a2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002a2c:	78fb      	ldrb	r3, [r7, #3]
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	2134      	movs	r1, #52	@ 0x34
 8002a32:	fb01 f303 	mul.w	r3, r1, r3
 8002a36:	4413      	add	r3, r2
 8002a38:	3345      	adds	r3, #69	@ 0x45
 8002a3a:	2205      	movs	r2, #5
 8002a3c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002a3e:	78fb      	ldrb	r3, [r7, #3]
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	2134      	movs	r1, #52	@ 0x34
 8002a44:	fb01 f303 	mul.w	r3, r1, r3
 8002a48:	4413      	add	r3, r2
 8002a4a:	3340      	adds	r3, #64	@ 0x40
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	4611      	mov	r1, r2
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f003 f98e 	bl	8005d7a <USB_HC_Halt>
 8002a5e:	e069      	b.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	78fa      	ldrb	r2, [r7, #3]
 8002a66:	4611      	mov	r1, r2
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f002 fdbd 	bl	80055e8 <USB_ReadChInterrupts>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	f003 0310 	and.w	r3, r3, #16
 8002a74:	2b10      	cmp	r3, #16
 8002a76:	d15d      	bne.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002a78:	78fb      	ldrb	r3, [r7, #3]
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	2134      	movs	r1, #52	@ 0x34
 8002a7e:	fb01 f303 	mul.w	r3, r1, r3
 8002a82:	4413      	add	r3, r2
 8002a84:	331d      	adds	r3, #29
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	d119      	bne.n	8002ac0 <HCD_HC_IN_IRQHandler+0x7b2>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a8c:	78fb      	ldrb	r3, [r7, #3]
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	2134      	movs	r1, #52	@ 0x34
 8002a92:	fb01 f303 	mul.w	r3, r1, r3
 8002a96:	4413      	add	r3, r2
 8002a98:	3340      	adds	r3, #64	@ 0x40
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002a9e:	78fb      	ldrb	r3, [r7, #3]
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	2134      	movs	r1, #52	@ 0x34
 8002aa4:	fb01 f303 	mul.w	r3, r1, r3
 8002aa8:	4413      	add	r3, r2
 8002aaa:	3345      	adds	r3, #69	@ 0x45
 8002aac:	2204      	movs	r2, #4
 8002aae:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	78fa      	ldrb	r2, [r7, #3]
 8002ab6:	4611      	mov	r1, r2
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f003 f95e 	bl	8005d7a <USB_HC_Halt>
 8002abe:	e02c      	b.n	8002b1a <HCD_HC_IN_IRQHandler+0x80c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ac0:	78fb      	ldrb	r3, [r7, #3]
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	2134      	movs	r1, #52	@ 0x34
 8002ac6:	fb01 f303 	mul.w	r3, r1, r3
 8002aca:	4413      	add	r3, r2
 8002acc:	331d      	adds	r3, #29
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d009      	beq.n	8002ae8 <HCD_HC_IN_IRQHandler+0x7da>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002ad4:	78fb      	ldrb	r3, [r7, #3]
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	2134      	movs	r1, #52	@ 0x34
 8002ada:	fb01 f303 	mul.w	r3, r1, r3
 8002ade:	4413      	add	r3, r2
 8002ae0:	331d      	adds	r3, #29
 8002ae2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d118      	bne.n	8002b1a <HCD_HC_IN_IRQHandler+0x80c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002ae8:	78fb      	ldrb	r3, [r7, #3]
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	2134      	movs	r1, #52	@ 0x34
 8002aee:	fb01 f303 	mul.w	r3, r1, r3
 8002af2:	4413      	add	r3, r2
 8002af4:	3340      	adds	r3, #64	@ 0x40
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002afa:	78fb      	ldrb	r3, [r7, #3]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	2134      	movs	r1, #52	@ 0x34
 8002b00:	fb01 f303 	mul.w	r3, r1, r3
 8002b04:	4413      	add	r3, r2
 8002b06:	3345      	adds	r3, #69	@ 0x45
 8002b08:	2204      	movs	r2, #4
 8002b0a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	78fa      	ldrb	r2, [r7, #3]
 8002b12:	4611      	mov	r1, r2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f003 f930 	bl	8005d7a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002b1a:	78fb      	ldrb	r3, [r7, #3]
 8002b1c:	015a      	lsls	r2, r3, #5
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	4413      	add	r3, r2
 8002b22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b26:	461a      	mov	r2, r3
 8002b28:	2310      	movs	r3, #16
 8002b2a:	6093      	str	r3, [r2, #8]
 8002b2c:	e002      	b.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
      return;
 8002b2e:	bf00      	nop
 8002b30:	e000      	b.n	8002b34 <HCD_HC_IN_IRQHandler+0x826>
        return;
 8002b32:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002b34:	3718      	adds	r7, #24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b086      	sub	sp, #24
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
 8002b42:	460b      	mov	r3, r1
 8002b44:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	78fa      	ldrb	r2, [r7, #3]
 8002b56:	4611      	mov	r1, r2
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f002 fd45 	bl	80055e8 <USB_ReadChInterrupts>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	d119      	bne.n	8002b9c <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002b68:	78fb      	ldrb	r3, [r7, #3]
 8002b6a:	015a      	lsls	r2, r3, #5
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	4413      	add	r3, r2
 8002b70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b74:	461a      	mov	r2, r3
 8002b76:	2304      	movs	r3, #4
 8002b78:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b7a:	78fb      	ldrb	r3, [r7, #3]
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	2134      	movs	r1, #52	@ 0x34
 8002b80:	fb01 f303 	mul.w	r3, r1, r3
 8002b84:	4413      	add	r3, r2
 8002b86:	3345      	adds	r3, #69	@ 0x45
 8002b88:	2207      	movs	r2, #7
 8002b8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	78fa      	ldrb	r2, [r7, #3]
 8002b92:	4611      	mov	r1, r2
 8002b94:	4618      	mov	r0, r3
 8002b96:	f003 f8f0 	bl	8005d7a <USB_HC_Halt>
 8002b9a:	e26f      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	78fa      	ldrb	r2, [r7, #3]
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f002 fd1f 	bl	80055e8 <USB_ReadChInterrupts>
 8002baa:	4603      	mov	r3, r0
 8002bac:	f003 0320 	and.w	r3, r3, #32
 8002bb0:	2b20      	cmp	r3, #32
 8002bb2:	d109      	bne.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002bb4:	78fb      	ldrb	r3, [r7, #3]
 8002bb6:	015a      	lsls	r2, r3, #5
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	4413      	add	r3, r2
 8002bbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	2320      	movs	r3, #32
 8002bc4:	6093      	str	r3, [r2, #8]
 8002bc6:	e259      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	78fa      	ldrb	r2, [r7, #3]
 8002bce:	4611      	mov	r1, r2
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f002 fd09 	bl	80055e8 <USB_ReadChInterrupts>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002be0:	d111      	bne.n	8002c06 <HCD_HC_OUT_IRQHandler+0xcc>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002be2:	78fb      	ldrb	r3, [r7, #3]
 8002be4:	015a      	lsls	r2, r3, #5
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	4413      	add	r3, r2
 8002bea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bee:	461a      	mov	r2, r3
 8002bf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bf4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	78fa      	ldrb	r2, [r7, #3]
 8002bfc:	4611      	mov	r1, r2
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f003 f8bb 	bl	8005d7a <USB_HC_Halt>
 8002c04:	e23a      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	4611      	mov	r1, r2
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f002 fcea 	bl	80055e8 <USB_ReadChInterrupts>
 8002c14:	4603      	mov	r3, r0
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d122      	bne.n	8002c64 <HCD_HC_OUT_IRQHandler+0x12a>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002c1e:	78fb      	ldrb	r3, [r7, #3]
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	2134      	movs	r1, #52	@ 0x34
 8002c24:	fb01 f303 	mul.w	r3, r1, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	3340      	adds	r3, #64	@ 0x40
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002c30:	78fb      	ldrb	r3, [r7, #3]
 8002c32:	015a      	lsls	r2, r3, #5
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	4413      	add	r3, r2
 8002c38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	2301      	movs	r3, #1
 8002c40:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002c42:	78fb      	ldrb	r3, [r7, #3]
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	2134      	movs	r1, #52	@ 0x34
 8002c48:	fb01 f303 	mul.w	r3, r1, r3
 8002c4c:	4413      	add	r3, r2
 8002c4e:	3345      	adds	r3, #69	@ 0x45
 8002c50:	2201      	movs	r2, #1
 8002c52:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	78fa      	ldrb	r2, [r7, #3]
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f003 f88c 	bl	8005d7a <USB_HC_Halt>
 8002c62:	e20b      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	78fa      	ldrb	r2, [r7, #3]
 8002c6a:	4611      	mov	r1, r2
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f002 fcbb 	bl	80055e8 <USB_ReadChInterrupts>
 8002c72:	4603      	mov	r3, r0
 8002c74:	f003 0308 	and.w	r3, r3, #8
 8002c78:	2b08      	cmp	r3, #8
 8002c7a:	d119      	bne.n	8002cb0 <HCD_HC_OUT_IRQHandler+0x176>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002c7c:	78fb      	ldrb	r3, [r7, #3]
 8002c7e:	015a      	lsls	r2, r3, #5
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4413      	add	r3, r2
 8002c84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c88:	461a      	mov	r2, r3
 8002c8a:	2308      	movs	r3, #8
 8002c8c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002c8e:	78fb      	ldrb	r3, [r7, #3]
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	2134      	movs	r1, #52	@ 0x34
 8002c94:	fb01 f303 	mul.w	r3, r1, r3
 8002c98:	4413      	add	r3, r2
 8002c9a:	3345      	adds	r3, #69	@ 0x45
 8002c9c:	2206      	movs	r2, #6
 8002c9e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	78fa      	ldrb	r2, [r7, #3]
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f003 f866 	bl	8005d7a <USB_HC_Halt>
 8002cae:	e1e5      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	78fa      	ldrb	r2, [r7, #3]
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f002 fc95 	bl	80055e8 <USB_ReadChInterrupts>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d122      	bne.n	8002d0e <HCD_HC_OUT_IRQHandler+0x1d4>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002cc8:	78fb      	ldrb	r3, [r7, #3]
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	2134      	movs	r1, #52	@ 0x34
 8002cce:	fb01 f303 	mul.w	r3, r1, r3
 8002cd2:	4413      	add	r3, r2
 8002cd4:	3340      	adds	r3, #64	@ 0x40
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002cda:	78fb      	ldrb	r3, [r7, #3]
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	2134      	movs	r1, #52	@ 0x34
 8002ce0:	fb01 f303 	mul.w	r3, r1, r3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	3345      	adds	r3, #69	@ 0x45
 8002ce8:	2204      	movs	r2, #4
 8002cea:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	4611      	mov	r1, r2
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f003 f840 	bl	8005d7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002cfa:	78fb      	ldrb	r3, [r7, #3]
 8002cfc:	015a      	lsls	r2, r3, #5
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	4413      	add	r3, r2
 8002d02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d06:	461a      	mov	r2, r3
 8002d08:	2310      	movs	r3, #16
 8002d0a:	6093      	str	r3, [r2, #8]
 8002d0c:	e1b6      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	78fa      	ldrb	r2, [r7, #3]
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f002 fc66 	bl	80055e8 <USB_ReadChInterrupts>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d22:	2b80      	cmp	r3, #128	@ 0x80
 8002d24:	d119      	bne.n	8002d5a <HCD_HC_OUT_IRQHandler+0x220>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	2134      	movs	r1, #52	@ 0x34
 8002d2c:	fb01 f303 	mul.w	r3, r1, r3
 8002d30:	4413      	add	r3, r2
 8002d32:	3345      	adds	r3, #69	@ 0x45
 8002d34:	2207      	movs	r2, #7
 8002d36:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	78fa      	ldrb	r2, [r7, #3]
 8002d3e:	4611      	mov	r1, r2
 8002d40:	4618      	mov	r0, r3
 8002d42:	f003 f81a 	bl	8005d7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002d46:	78fb      	ldrb	r3, [r7, #3]
 8002d48:	015a      	lsls	r2, r3, #5
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d52:	461a      	mov	r2, r3
 8002d54:	2380      	movs	r3, #128	@ 0x80
 8002d56:	6093      	str	r3, [r2, #8]
 8002d58:	e190      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	78fa      	ldrb	r2, [r7, #3]
 8002d60:	4611      	mov	r1, r2
 8002d62:	4618      	mov	r0, r3
 8002d64:	f002 fc40 	bl	80055e8 <USB_ReadChInterrupts>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d72:	d11a      	bne.n	8002daa <HCD_HC_OUT_IRQHandler+0x270>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002d74:	78fb      	ldrb	r3, [r7, #3]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	2134      	movs	r1, #52	@ 0x34
 8002d7a:	fb01 f303 	mul.w	r3, r1, r3
 8002d7e:	4413      	add	r3, r2
 8002d80:	3345      	adds	r3, #69	@ 0x45
 8002d82:	2209      	movs	r2, #9
 8002d84:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	78fa      	ldrb	r2, [r7, #3]
 8002d8c:	4611      	mov	r1, r2
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f002 fff3 	bl	8005d7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	015a      	lsls	r2, r3, #5
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002da0:	461a      	mov	r2, r3
 8002da2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002da6:	6093      	str	r3, [r2, #8]
 8002da8:	e168      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	78fa      	ldrb	r2, [r7, #3]
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f002 fc18 	bl	80055e8 <USB_ReadChInterrupts>
 8002db8:	4603      	mov	r3, r0
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	f040 8159 	bne.w	8003076 <HCD_HC_OUT_IRQHandler+0x53c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002dc4:	78fb      	ldrb	r3, [r7, #3]
 8002dc6:	015a      	lsls	r2, r3, #5
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	4413      	add	r3, r2
 8002dcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	2134      	movs	r1, #52	@ 0x34
 8002ddc:	fb01 f303 	mul.w	r3, r1, r3
 8002de0:	4413      	add	r3, r2
 8002de2:	3345      	adds	r3, #69	@ 0x45
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d17c      	bne.n	8002ee4 <HCD_HC_OUT_IRQHandler+0x3aa>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002dea:	78fb      	ldrb	r3, [r7, #3]
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	2134      	movs	r1, #52	@ 0x34
 8002df0:	fb01 f303 	mul.w	r3, r1, r3
 8002df4:	4413      	add	r3, r2
 8002df6:	3345      	adds	r3, #69	@ 0x45
 8002df8:	2202      	movs	r2, #2
 8002dfa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002dfc:	78fb      	ldrb	r3, [r7, #3]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	2134      	movs	r1, #52	@ 0x34
 8002e02:	fb01 f303 	mul.w	r3, r1, r3
 8002e06:	4413      	add	r3, r2
 8002e08:	3344      	adds	r3, #68	@ 0x44
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002e0e:	78fb      	ldrb	r3, [r7, #3]
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	2134      	movs	r1, #52	@ 0x34
 8002e14:	fb01 f303 	mul.w	r3, r1, r3
 8002e18:	4413      	add	r3, r2
 8002e1a:	331d      	adds	r3, #29
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	f000 811b 	beq.w	800305a <HCD_HC_OUT_IRQHandler+0x520>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	799b      	ldrb	r3, [r3, #6]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d113      	bne.n	8002e54 <HCD_HC_OUT_IRQHandler+0x31a>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002e2c:	78fb      	ldrb	r3, [r7, #3]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	2134      	movs	r1, #52	@ 0x34
 8002e32:	fb01 f303 	mul.w	r3, r1, r3
 8002e36:	4413      	add	r3, r2
 8002e38:	3335      	adds	r3, #53	@ 0x35
 8002e3a:	781a      	ldrb	r2, [r3, #0]
 8002e3c:	78fb      	ldrb	r3, [r7, #3]
 8002e3e:	f082 0201 	eor.w	r2, r2, #1
 8002e42:	b2d0      	uxtb	r0, r2
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	2134      	movs	r1, #52	@ 0x34
 8002e48:	fb01 f303 	mul.w	r3, r1, r3
 8002e4c:	4413      	add	r3, r2
 8002e4e:	3335      	adds	r3, #53	@ 0x35
 8002e50:	4602      	mov	r2, r0
 8002e52:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	799b      	ldrb	r3, [r3, #6]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	f040 80fe 	bne.w	800305a <HCD_HC_OUT_IRQHandler+0x520>
 8002e5e:	78fb      	ldrb	r3, [r7, #3]
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	2134      	movs	r1, #52	@ 0x34
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	332c      	adds	r3, #44	@ 0x2c
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 80f3 	beq.w	800305a <HCD_HC_OUT_IRQHandler+0x520>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002e74:	78fb      	ldrb	r3, [r7, #3]
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	2134      	movs	r1, #52	@ 0x34
 8002e7a:	fb01 f303 	mul.w	r3, r1, r3
 8002e7e:	4413      	add	r3, r2
 8002e80:	332c      	adds	r3, #44	@ 0x2c
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	78fa      	ldrb	r2, [r7, #3]
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	2034      	movs	r0, #52	@ 0x34
 8002e8a:	fb00 f202 	mul.w	r2, r0, r2
 8002e8e:	440a      	add	r2, r1
 8002e90:	321e      	adds	r2, #30
 8002e92:	8812      	ldrh	r2, [r2, #0]
 8002e94:	4413      	add	r3, r2
 8002e96:	3b01      	subs	r3, #1
 8002e98:	78fa      	ldrb	r2, [r7, #3]
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	2034      	movs	r0, #52	@ 0x34
 8002e9e:	fb00 f202 	mul.w	r2, r0, r2
 8002ea2:	440a      	add	r2, r1
 8002ea4:	321e      	adds	r2, #30
 8002ea6:	8812      	ldrh	r2, [r2, #0]
 8002ea8:	fbb3 f3f2 	udiv	r3, r3, r2
 8002eac:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	f003 0301 	and.w	r3, r3, #1
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 80d0 	beq.w	800305a <HCD_HC_OUT_IRQHandler+0x520>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002eba:	78fb      	ldrb	r3, [r7, #3]
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	2134      	movs	r1, #52	@ 0x34
 8002ec0:	fb01 f303 	mul.w	r3, r1, r3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	3335      	adds	r3, #53	@ 0x35
 8002ec8:	781a      	ldrb	r2, [r3, #0]
 8002eca:	78fb      	ldrb	r3, [r7, #3]
 8002ecc:	f082 0201 	eor.w	r2, r2, #1
 8002ed0:	b2d0      	uxtb	r0, r2
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	2134      	movs	r1, #52	@ 0x34
 8002ed6:	fb01 f303 	mul.w	r3, r1, r3
 8002eda:	4413      	add	r3, r2
 8002edc:	3335      	adds	r3, #53	@ 0x35
 8002ede:	4602      	mov	r2, r0
 8002ee0:	701a      	strb	r2, [r3, #0]
 8002ee2:	e0ba      	b.n	800305a <HCD_HC_OUT_IRQHandler+0x520>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002ee4:	78fb      	ldrb	r3, [r7, #3]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	2134      	movs	r1, #52	@ 0x34
 8002eea:	fb01 f303 	mul.w	r3, r1, r3
 8002eee:	4413      	add	r3, r2
 8002ef0:	3345      	adds	r3, #69	@ 0x45
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b03      	cmp	r3, #3
 8002ef6:	d109      	bne.n	8002f0c <HCD_HC_OUT_IRQHandler+0x3d2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ef8:	78fb      	ldrb	r3, [r7, #3]
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	2134      	movs	r1, #52	@ 0x34
 8002efe:	fb01 f303 	mul.w	r3, r1, r3
 8002f02:	4413      	add	r3, r2
 8002f04:	3345      	adds	r3, #69	@ 0x45
 8002f06:	2202      	movs	r2, #2
 8002f08:	701a      	strb	r2, [r3, #0]
 8002f0a:	e0a6      	b.n	800305a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	2134      	movs	r1, #52	@ 0x34
 8002f12:	fb01 f303 	mul.w	r3, r1, r3
 8002f16:	4413      	add	r3, r2
 8002f18:	3345      	adds	r3, #69	@ 0x45
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b04      	cmp	r3, #4
 8002f1e:	d112      	bne.n	8002f46 <HCD_HC_OUT_IRQHandler+0x40c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f20:	78fb      	ldrb	r3, [r7, #3]
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	2134      	movs	r1, #52	@ 0x34
 8002f26:	fb01 f303 	mul.w	r3, r1, r3
 8002f2a:	4413      	add	r3, r2
 8002f2c:	3345      	adds	r3, #69	@ 0x45
 8002f2e:	2202      	movs	r2, #2
 8002f30:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f32:	78fb      	ldrb	r3, [r7, #3]
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	2134      	movs	r1, #52	@ 0x34
 8002f38:	fb01 f303 	mul.w	r3, r1, r3
 8002f3c:	4413      	add	r3, r2
 8002f3e:	3344      	adds	r3, #68	@ 0x44
 8002f40:	2202      	movs	r2, #2
 8002f42:	701a      	strb	r2, [r3, #0]
 8002f44:	e089      	b.n	800305a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002f46:	78fb      	ldrb	r3, [r7, #3]
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	2134      	movs	r1, #52	@ 0x34
 8002f4c:	fb01 f303 	mul.w	r3, r1, r3
 8002f50:	4413      	add	r3, r2
 8002f52:	3345      	adds	r3, #69	@ 0x45
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	2b06      	cmp	r3, #6
 8002f58:	d112      	bne.n	8002f80 <HCD_HC_OUT_IRQHandler+0x446>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f5a:	78fb      	ldrb	r3, [r7, #3]
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	2134      	movs	r1, #52	@ 0x34
 8002f60:	fb01 f303 	mul.w	r3, r1, r3
 8002f64:	4413      	add	r3, r2
 8002f66:	3345      	adds	r3, #69	@ 0x45
 8002f68:	2202      	movs	r2, #2
 8002f6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	2134      	movs	r1, #52	@ 0x34
 8002f72:	fb01 f303 	mul.w	r3, r1, r3
 8002f76:	4413      	add	r3, r2
 8002f78:	3344      	adds	r3, #68	@ 0x44
 8002f7a:	2205      	movs	r2, #5
 8002f7c:	701a      	strb	r2, [r3, #0]
 8002f7e:	e06c      	b.n	800305a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002f80:	78fb      	ldrb	r3, [r7, #3]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	2134      	movs	r1, #52	@ 0x34
 8002f86:	fb01 f303 	mul.w	r3, r1, r3
 8002f8a:	4413      	add	r3, r2
 8002f8c:	3345      	adds	r3, #69	@ 0x45
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	2b07      	cmp	r3, #7
 8002f92:	d009      	beq.n	8002fa8 <HCD_HC_OUT_IRQHandler+0x46e>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002f94:	78fb      	ldrb	r3, [r7, #3]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	2134      	movs	r1, #52	@ 0x34
 8002f9a:	fb01 f303 	mul.w	r3, r1, r3
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3345      	adds	r3, #69	@ 0x45
 8002fa2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002fa4:	2b09      	cmp	r3, #9
 8002fa6:	d168      	bne.n	800307a <HCD_HC_OUT_IRQHandler+0x540>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	2134      	movs	r1, #52	@ 0x34
 8002fae:	fb01 f303 	mul.w	r3, r1, r3
 8002fb2:	4413      	add	r3, r2
 8002fb4:	3345      	adds	r3, #69	@ 0x45
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002fba:	78fb      	ldrb	r3, [r7, #3]
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	2234      	movs	r2, #52	@ 0x34
 8002fc0:	fb03 f202 	mul.w	r2, r3, r2
 8002fc4:	440a      	add	r2, r1
 8002fc6:	3240      	adds	r2, #64	@ 0x40
 8002fc8:	6812      	ldr	r2, [r2, #0]
 8002fca:	3201      	adds	r2, #1
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	2034      	movs	r0, #52	@ 0x34
 8002fd0:	fb00 f303 	mul.w	r3, r0, r3
 8002fd4:	440b      	add	r3, r1
 8002fd6:	3340      	adds	r3, #64	@ 0x40
 8002fd8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fda:	78fb      	ldrb	r3, [r7, #3]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	2134      	movs	r1, #52	@ 0x34
 8002fe0:	fb01 f303 	mul.w	r3, r1, r3
 8002fe4:	4413      	add	r3, r2
 8002fe6:	3340      	adds	r3, #64	@ 0x40
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d912      	bls.n	8003014 <HCD_HC_OUT_IRQHandler+0x4da>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002fee:	78fb      	ldrb	r3, [r7, #3]
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	2134      	movs	r1, #52	@ 0x34
 8002ff4:	fb01 f303 	mul.w	r3, r1, r3
 8002ff8:	4413      	add	r3, r2
 8002ffa:	3340      	adds	r3, #64	@ 0x40
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	2134      	movs	r1, #52	@ 0x34
 8003006:	fb01 f303 	mul.w	r3, r1, r3
 800300a:	4413      	add	r3, r2
 800300c:	3344      	adds	r3, #68	@ 0x44
 800300e:	2204      	movs	r2, #4
 8003010:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003012:	e021      	b.n	8003058 <HCD_HC_OUT_IRQHandler+0x51e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003014:	78fb      	ldrb	r3, [r7, #3]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	2134      	movs	r1, #52	@ 0x34
 800301a:	fb01 f303 	mul.w	r3, r1, r3
 800301e:	4413      	add	r3, r2
 8003020:	3344      	adds	r3, #68	@ 0x44
 8003022:	2202      	movs	r2, #2
 8003024:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003026:	78fb      	ldrb	r3, [r7, #3]
 8003028:	015a      	lsls	r2, r3, #5
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	4413      	add	r3, r2
 800302e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800303c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003044:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	015a      	lsls	r2, r3, #5
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4413      	add	r3, r2
 800304e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003052:	461a      	mov	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003058:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800305a:	78fb      	ldrb	r3, [r7, #3]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	2134      	movs	r1, #52	@ 0x34
 8003060:	fb01 f303 	mul.w	r3, r1, r3
 8003064:	4413      	add	r3, r2
 8003066:	3344      	adds	r3, #68	@ 0x44
 8003068:	781a      	ldrb	r2, [r3, #0]
 800306a:	78fb      	ldrb	r3, [r7, #3]
 800306c:	4619      	mov	r1, r3
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f005 f89c 	bl	80081ac <HAL_HCD_HC_NotifyURBChange_Callback>
 8003074:	e002      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003076:	bf00      	nop
 8003078:	e000      	b.n	800307c <HCD_HC_OUT_IRQHandler+0x542>
      return;
 800307a:	bf00      	nop
  }
}
 800307c:	3718      	adds	r7, #24
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b08a      	sub	sp, #40	@ 0x28
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003092:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	0c5b      	lsrs	r3, r3, #17
 80030a8:	f003 030f 	and.w	r3, r3, #15
 80030ac:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	091b      	lsrs	r3, r3, #4
 80030b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030b6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d004      	beq.n	80030c8 <HCD_RXQLVL_IRQHandler+0x46>
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	2b05      	cmp	r3, #5
 80030c2:	f000 80a9 	beq.w	8003218 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80030c6:	e0aa      	b.n	800321e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f000 80a6 	beq.w	800321c <HCD_RXQLVL_IRQHandler+0x19a>
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	2134      	movs	r1, #52	@ 0x34
 80030d6:	fb01 f303 	mul.w	r3, r1, r3
 80030da:	4413      	add	r3, r2
 80030dc:	3324      	adds	r3, #36	@ 0x24
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 809b 	beq.w	800321c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	2134      	movs	r1, #52	@ 0x34
 80030ec:	fb01 f303 	mul.w	r3, r1, r3
 80030f0:	4413      	add	r3, r2
 80030f2:	3330      	adds	r3, #48	@ 0x30
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	441a      	add	r2, r3
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	2034      	movs	r0, #52	@ 0x34
 8003100:	fb00 f303 	mul.w	r3, r0, r3
 8003104:	440b      	add	r3, r1
 8003106:	332c      	adds	r3, #44	@ 0x2c
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d87a      	bhi.n	8003204 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6818      	ldr	r0, [r3, #0]
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	2134      	movs	r1, #52	@ 0x34
 8003118:	fb01 f303 	mul.w	r3, r1, r3
 800311c:	4413      	add	r3, r2
 800311e:	3324      	adds	r3, #36	@ 0x24
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	b292      	uxth	r2, r2
 8003126:	4619      	mov	r1, r3
 8003128:	f002 f9f3 	bl	8005512 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	2134      	movs	r1, #52	@ 0x34
 8003132:	fb01 f303 	mul.w	r3, r1, r3
 8003136:	4413      	add	r3, r2
 8003138:	3324      	adds	r3, #36	@ 0x24
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	441a      	add	r2, r3
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	2034      	movs	r0, #52	@ 0x34
 8003146:	fb00 f303 	mul.w	r3, r0, r3
 800314a:	440b      	add	r3, r1
 800314c:	3324      	adds	r3, #36	@ 0x24
 800314e:	601a      	str	r2, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	2134      	movs	r1, #52	@ 0x34
 8003156:	fb01 f303 	mul.w	r3, r1, r3
 800315a:	4413      	add	r3, r2
 800315c:	3330      	adds	r3, #48	@ 0x30
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	441a      	add	r2, r3
 8003164:	6879      	ldr	r1, [r7, #4]
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	2034      	movs	r0, #52	@ 0x34
 800316a:	fb00 f303 	mul.w	r3, r0, r3
 800316e:	440b      	add	r3, r1
 8003170:	3330      	adds	r3, #48	@ 0x30
 8003172:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	015a      	lsls	r2, r3, #5
 8003178:	6a3b      	ldr	r3, [r7, #32]
 800317a:	4413      	add	r3, r2
 800317c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	0cdb      	lsrs	r3, r3, #19
 8003184:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003188:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	2134      	movs	r1, #52	@ 0x34
 8003190:	fb01 f303 	mul.w	r3, r1, r3
 8003194:	4413      	add	r3, r2
 8003196:	331e      	adds	r3, #30
 8003198:	881b      	ldrh	r3, [r3, #0]
 800319a:	461a      	mov	r2, r3
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	4293      	cmp	r3, r2
 80031a0:	d13c      	bne.n	800321c <HCD_RXQLVL_IRQHandler+0x19a>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d039      	beq.n	800321c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	015a      	lsls	r2, r3, #5
 80031ac:	6a3b      	ldr	r3, [r7, #32]
 80031ae:	4413      	add	r3, r2
 80031b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80031be:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80031c6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	015a      	lsls	r2, r3, #5
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	4413      	add	r3, r2
 80031d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031d4:	461a      	mov	r2, r3
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	2134      	movs	r1, #52	@ 0x34
 80031e0:	fb01 f303 	mul.w	r3, r1, r3
 80031e4:	4413      	add	r3, r2
 80031e6:	3334      	adds	r3, #52	@ 0x34
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	f083 0301 	eor.w	r3, r3, #1
 80031ee:	b2d8      	uxtb	r0, r3
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	2134      	movs	r1, #52	@ 0x34
 80031f6:	fb01 f303 	mul.w	r3, r1, r3
 80031fa:	4413      	add	r3, r2
 80031fc:	3334      	adds	r3, #52	@ 0x34
 80031fe:	4602      	mov	r2, r0
 8003200:	701a      	strb	r2, [r3, #0]
      break;
 8003202:	e00b      	b.n	800321c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	2134      	movs	r1, #52	@ 0x34
 800320a:	fb01 f303 	mul.w	r3, r1, r3
 800320e:	4413      	add	r3, r2
 8003210:	3344      	adds	r3, #68	@ 0x44
 8003212:	2204      	movs	r2, #4
 8003214:	701a      	strb	r2, [r3, #0]
      break;
 8003216:	e001      	b.n	800321c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003218:	bf00      	nop
 800321a:	e000      	b.n	800321e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800321c:	bf00      	nop
  }
}
 800321e:	bf00      	nop
 8003220:	3728      	adds	r7, #40	@ 0x28
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b086      	sub	sp, #24
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003252:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b02      	cmp	r3, #2
 800325c:	d10b      	bne.n	8003276 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d102      	bne.n	800326e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f004 ff83 	bl	8008174 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	f043 0302 	orr.w	r3, r3, #2
 8003274:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b08      	cmp	r3, #8
 800327e:	d132      	bne.n	80032e6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	f043 0308 	orr.w	r3, r3, #8
 8003286:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b04      	cmp	r3, #4
 8003290:	d126      	bne.n	80032e0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	7a5b      	ldrb	r3, [r3, #9]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d113      	bne.n	80032c2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80032a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032a4:	d106      	bne.n	80032b4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2102      	movs	r1, #2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f002 fa87 	bl	80057c0 <USB_InitFSLSPClkSel>
 80032b2:	e011      	b.n	80032d8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2101      	movs	r1, #1
 80032ba:	4618      	mov	r0, r3
 80032bc:	f002 fa80 	bl	80057c0 <USB_InitFSLSPClkSel>
 80032c0:	e00a      	b.n	80032d8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	79db      	ldrb	r3, [r3, #7]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d106      	bne.n	80032d8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80032d0:	461a      	mov	r2, r3
 80032d2:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80032d6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f004 ff75 	bl	80081c8 <HAL_HCD_PortEnabled_Callback>
 80032de:	e002      	b.n	80032e6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f004 ff7f 	bl	80081e4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f003 0320 	and.w	r3, r3, #32
 80032ec:	2b20      	cmp	r3, #32
 80032ee:	d103      	bne.n	80032f8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	f043 0320 	orr.w	r3, r3, #32
 80032f6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80032fe:	461a      	mov	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	6013      	str	r3, [r2, #0]
}
 8003304:	bf00      	nop
 8003306:	3718      	adds	r7, #24
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e08d      	b.n	800343a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7fd feb6 	bl	80010a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2224      	movs	r2, #36	@ 0x24
 800333c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0201 	bic.w	r2, r2, #1
 800334e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800335c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800336c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d107      	bne.n	8003386 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	689a      	ldr	r2, [r3, #8]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	e006      	b.n	8003394 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003392:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	2b02      	cmp	r3, #2
 800339a:	d108      	bne.n	80033ae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033aa:	605a      	str	r2, [r3, #4]
 80033ac:	e007      	b.n	80033be <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033bc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6812      	ldr	r2, [r2, #0]
 80033c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68da      	ldr	r2, [r3, #12]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	691a      	ldr	r2, [r3, #16]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	69d9      	ldr	r1, [r3, #28]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a1a      	ldr	r2, [r3, #32]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	430a      	orrs	r2, r1
 800340a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2220      	movs	r2, #32
 8003426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b088      	sub	sp, #32
 8003448:	af02      	add	r7, sp, #8
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	4608      	mov	r0, r1
 800344e:	4611      	mov	r1, r2
 8003450:	461a      	mov	r2, r3
 8003452:	4603      	mov	r3, r0
 8003454:	817b      	strh	r3, [r7, #10]
 8003456:	460b      	mov	r3, r1
 8003458:	813b      	strh	r3, [r7, #8]
 800345a:	4613      	mov	r3, r2
 800345c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b20      	cmp	r3, #32
 8003468:	f040 80f9 	bne.w	800365e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d002      	beq.n	8003478 <HAL_I2C_Mem_Write+0x34>
 8003472:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003474:	2b00      	cmp	r3, #0
 8003476:	d105      	bne.n	8003484 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800347e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0ed      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800348a:	2b01      	cmp	r3, #1
 800348c:	d101      	bne.n	8003492 <HAL_I2C_Mem_Write+0x4e>
 800348e:	2302      	movs	r3, #2
 8003490:	e0e6      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2201      	movs	r2, #1
 8003496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800349a:	f7fd ffeb 	bl	8001474 <HAL_GetTick>
 800349e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	2319      	movs	r3, #25
 80034a6:	2201      	movs	r2, #1
 80034a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 f955 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0d1      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2221      	movs	r2, #33	@ 0x21
 80034c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2240      	movs	r2, #64	@ 0x40
 80034c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a3a      	ldr	r2, [r7, #32]
 80034d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80034dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034e4:	88f8      	ldrh	r0, [r7, #6]
 80034e6:	893a      	ldrh	r2, [r7, #8]
 80034e8:	8979      	ldrh	r1, [r7, #10]
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	9301      	str	r3, [sp, #4]
 80034ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f0:	9300      	str	r3, [sp, #0]
 80034f2:	4603      	mov	r3, r0
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 f8b9 	bl	800366c <I2C_RequestMemoryWrite>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e0a9      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003510:	b29b      	uxth	r3, r3
 8003512:	2bff      	cmp	r3, #255	@ 0xff
 8003514:	d90e      	bls.n	8003534 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	22ff      	movs	r2, #255	@ 0xff
 800351a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003520:	b2da      	uxtb	r2, r3
 8003522:	8979      	ldrh	r1, [r7, #10]
 8003524:	2300      	movs	r3, #0
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 fad9 	bl	8003ae4 <I2C_TransferConfig>
 8003532:	e00f      	b.n	8003554 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003538:	b29a      	uxth	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003542:	b2da      	uxtb	r2, r3
 8003544:	8979      	ldrh	r1, [r7, #10]
 8003546:	2300      	movs	r3, #0
 8003548:	9300      	str	r3, [sp, #0]
 800354a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 fac8 	bl	8003ae4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 f958 	bl	800380e <I2C_WaitOnTXISFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e07b      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356c:	781a      	ldrb	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003578:	1c5a      	adds	r2, r3, #1
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003582:	b29b      	uxth	r3, r3
 8003584:	3b01      	subs	r3, #1
 8003586:	b29a      	uxth	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800359c:	b29b      	uxth	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d034      	beq.n	800360c <HAL_I2C_Mem_Write+0x1c8>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d130      	bne.n	800360c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035b0:	2200      	movs	r2, #0
 80035b2:	2180      	movs	r1, #128	@ 0x80
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 f8d1 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e04d      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2bff      	cmp	r3, #255	@ 0xff
 80035cc:	d90e      	bls.n	80035ec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	22ff      	movs	r2, #255	@ 0xff
 80035d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	8979      	ldrh	r1, [r7, #10]
 80035dc:	2300      	movs	r3, #0
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 fa7d 	bl	8003ae4 <I2C_TransferConfig>
 80035ea:	e00f      	b.n	800360c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fa:	b2da      	uxtb	r2, r3
 80035fc:	8979      	ldrh	r1, [r7, #10]
 80035fe:	2300      	movs	r3, #0
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fa6c 	bl	8003ae4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d19e      	bne.n	8003554 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 f93e 	bl	800389c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e01a      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2220      	movs	r2, #32
 8003630:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6859      	ldr	r1, [r3, #4]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	4b0a      	ldr	r3, [pc, #40]	@ (8003668 <HAL_I2C_Mem_Write+0x224>)
 800363e:	400b      	ands	r3, r1
 8003640:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2220      	movs	r2, #32
 8003646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	e000      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800365e:	2302      	movs	r3, #2
  }
}
 8003660:	4618      	mov	r0, r3
 8003662:	3718      	adds	r7, #24
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	fe00e800 	.word	0xfe00e800

0800366c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af02      	add	r7, sp, #8
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	4608      	mov	r0, r1
 8003676:	4611      	mov	r1, r2
 8003678:	461a      	mov	r2, r3
 800367a:	4603      	mov	r3, r0
 800367c:	817b      	strh	r3, [r7, #10]
 800367e:	460b      	mov	r3, r1
 8003680:	813b      	strh	r3, [r7, #8]
 8003682:	4613      	mov	r3, r2
 8003684:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003686:	88fb      	ldrh	r3, [r7, #6]
 8003688:	b2da      	uxtb	r2, r3
 800368a:	8979      	ldrh	r1, [r7, #10]
 800368c:	4b20      	ldr	r3, [pc, #128]	@ (8003710 <I2C_RequestMemoryWrite+0xa4>)
 800368e:	9300      	str	r3, [sp, #0]
 8003690:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 fa25 	bl	8003ae4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800369a:	69fa      	ldr	r2, [r7, #28]
 800369c:	69b9      	ldr	r1, [r7, #24]
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 f8b5 	bl	800380e <I2C_WaitOnTXISFlagUntilTimeout>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e02c      	b.n	8003708 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d105      	bne.n	80036c0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036b4:	893b      	ldrh	r3, [r7, #8]
 80036b6:	b2da      	uxtb	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80036be:	e015      	b.n	80036ec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036c0:	893b      	ldrh	r3, [r7, #8]
 80036c2:	0a1b      	lsrs	r3, r3, #8
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036ce:	69fa      	ldr	r2, [r7, #28]
 80036d0:	69b9      	ldr	r1, [r7, #24]
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f000 f89b 	bl	800380e <I2C_WaitOnTXISFlagUntilTimeout>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e012      	b.n	8003708 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036e2:	893b      	ldrh	r3, [r7, #8]
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	2200      	movs	r2, #0
 80036f4:	2180      	movs	r1, #128	@ 0x80
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 f830 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d001      	beq.n	8003706 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	80002000 	.word	0x80002000

08003714 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b02      	cmp	r3, #2
 8003728:	d103      	bne.n	8003732 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2200      	movs	r2, #0
 8003730:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	f003 0301 	and.w	r3, r3, #1
 800373c:	2b01      	cmp	r3, #1
 800373e:	d007      	beq.n	8003750 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	699a      	ldr	r2, [r3, #24]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	619a      	str	r2, [r3, #24]
  }
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	603b      	str	r3, [r7, #0]
 8003768:	4613      	mov	r3, r2
 800376a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800376c:	e03b      	b.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	6839      	ldr	r1, [r7, #0]
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f000 f8d6 	bl	8003924 <I2C_IsErrorOccurred>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e041      	b.n	8003806 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003788:	d02d      	beq.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800378a:	f7fd fe73 	bl	8001474 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	429a      	cmp	r2, r3
 8003798:	d302      	bcc.n	80037a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d122      	bne.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699a      	ldr	r2, [r3, #24]
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	4013      	ands	r3, r2
 80037aa:	68ba      	ldr	r2, [r7, #8]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	bf0c      	ite	eq
 80037b0:	2301      	moveq	r3, #1
 80037b2:	2300      	movne	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	461a      	mov	r2, r3
 80037b8:	79fb      	ldrb	r3, [r7, #7]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d113      	bne.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c2:	f043 0220 	orr.w	r2, r3, #32
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2220      	movs	r2, #32
 80037ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e00f      	b.n	8003806 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	699a      	ldr	r2, [r3, #24]
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	4013      	ands	r3, r2
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	bf0c      	ite	eq
 80037f6:	2301      	moveq	r3, #1
 80037f8:	2300      	movne	r3, #0
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	461a      	mov	r2, r3
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	429a      	cmp	r2, r3
 8003802:	d0b4      	beq.n	800376e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b084      	sub	sp, #16
 8003812:	af00      	add	r7, sp, #0
 8003814:	60f8      	str	r0, [r7, #12]
 8003816:	60b9      	str	r1, [r7, #8]
 8003818:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800381a:	e033      	b.n	8003884 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	68b9      	ldr	r1, [r7, #8]
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f000 f87f 	bl	8003924 <I2C_IsErrorOccurred>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e031      	b.n	8003894 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003836:	d025      	beq.n	8003884 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003838:	f7fd fe1c 	bl	8001474 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	429a      	cmp	r2, r3
 8003846:	d302      	bcc.n	800384e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d11a      	bne.n	8003884 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b02      	cmp	r3, #2
 800385a:	d013      	beq.n	8003884 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003860:	f043 0220 	orr.w	r2, r3, #32
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2220      	movs	r2, #32
 800386c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e007      	b.n	8003894 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b02      	cmp	r3, #2
 8003890:	d1c4      	bne.n	800381c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038a8:	e02f      	b.n	800390a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	68b9      	ldr	r1, [r7, #8]
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 f838 	bl	8003924 <I2C_IsErrorOccurred>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e02d      	b.n	800391a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038be:	f7fd fdd9 	bl	8001474 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d302      	bcc.n	80038d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d11a      	bne.n	800390a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	f003 0320 	and.w	r3, r3, #32
 80038de:	2b20      	cmp	r3, #32
 80038e0:	d013      	beq.n	800390a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038e6:	f043 0220 	orr.w	r2, r3, #32
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2220      	movs	r2, #32
 80038f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e007      	b.n	800391a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	f003 0320 	and.w	r3, r3, #32
 8003914:	2b20      	cmp	r3, #32
 8003916:	d1c8      	bne.n	80038aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
	...

08003924 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b08a      	sub	sp, #40	@ 0x28
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800393e:	2300      	movs	r3, #0
 8003940:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	f003 0310 	and.w	r3, r3, #16
 800394c:	2b00      	cmp	r3, #0
 800394e:	d068      	beq.n	8003a22 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2210      	movs	r2, #16
 8003956:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003958:	e049      	b.n	80039ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003960:	d045      	beq.n	80039ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003962:	f7fd fd87 	bl	8001474 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	429a      	cmp	r2, r3
 8003970:	d302      	bcc.n	8003978 <I2C_IsErrorOccurred+0x54>
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d13a      	bne.n	80039ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003982:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800398a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003996:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800399a:	d121      	bne.n	80039e0 <I2C_IsErrorOccurred+0xbc>
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039a2:	d01d      	beq.n	80039e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80039a4:	7cfb      	ldrb	r3, [r7, #19]
 80039a6:	2b20      	cmp	r3, #32
 80039a8:	d01a      	beq.n	80039e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80039ba:	f7fd fd5b 	bl	8001474 <HAL_GetTick>
 80039be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039c0:	e00e      	b.n	80039e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80039c2:	f7fd fd57 	bl	8001474 <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b19      	cmp	r3, #25
 80039ce:	d907      	bls.n	80039e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	f043 0320 	orr.w	r3, r3, #32
 80039d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80039de:	e006      	b.n	80039ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	f003 0320 	and.w	r3, r3, #32
 80039ea:	2b20      	cmp	r3, #32
 80039ec:	d1e9      	bne.n	80039c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	f003 0320 	and.w	r3, r3, #32
 80039f8:	2b20      	cmp	r3, #32
 80039fa:	d003      	beq.n	8003a04 <I2C_IsErrorOccurred+0xe0>
 80039fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0aa      	beq.n	800395a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003a04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d103      	bne.n	8003a14 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2220      	movs	r2, #32
 8003a12:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003a14:	6a3b      	ldr	r3, [r7, #32]
 8003a16:	f043 0304 	orr.w	r3, r3, #4
 8003a1a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00b      	beq.n	8003a4c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	f043 0301 	orr.w	r3, r3, #1
 8003a3a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00b      	beq.n	8003a6e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a56:	6a3b      	ldr	r3, [r7, #32]
 8003a58:	f043 0308 	orr.w	r3, r3, #8
 8003a5c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a66:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00b      	beq.n	8003a90 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a78:	6a3b      	ldr	r3, [r7, #32]
 8003a7a:	f043 0302 	orr.w	r3, r3, #2
 8003a7e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003a90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d01c      	beq.n	8003ad2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a98:	68f8      	ldr	r0, [r7, #12]
 8003a9a:	f7ff fe3b 	bl	8003714 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6859      	ldr	r1, [r3, #4]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae0 <I2C_IsErrorOccurred+0x1bc>)
 8003aaa:	400b      	ands	r3, r1
 8003aac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	431a      	orrs	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003ad2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3728      	adds	r7, #40	@ 0x28
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	fe00e800 	.word	0xfe00e800

08003ae4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b087      	sub	sp, #28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	607b      	str	r3, [r7, #4]
 8003aee:	460b      	mov	r3, r1
 8003af0:	817b      	strh	r3, [r7, #10]
 8003af2:	4613      	mov	r3, r2
 8003af4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003af6:	897b      	ldrh	r3, [r7, #10]
 8003af8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003afc:	7a7b      	ldrb	r3, [r7, #9]
 8003afe:	041b      	lsls	r3, r3, #16
 8003b00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b04:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b12:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	6a3b      	ldr	r3, [r7, #32]
 8003b1c:	0d5b      	lsrs	r3, r3, #21
 8003b1e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003b22:	4b08      	ldr	r3, [pc, #32]	@ (8003b44 <I2C_TransferConfig+0x60>)
 8003b24:	430b      	orrs	r3, r1
 8003b26:	43db      	mvns	r3, r3
 8003b28:	ea02 0103 	and.w	r1, r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b36:	bf00      	nop
 8003b38:	371c      	adds	r7, #28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	03ff63ff 	.word	0x03ff63ff

08003b48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b20      	cmp	r3, #32
 8003b5c:	d138      	bne.n	8003bd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e032      	b.n	8003bd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2224      	movs	r2, #36	@ 0x24
 8003b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 0201 	bic.w	r2, r2, #1
 8003b8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6819      	ldr	r1, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	683a      	ldr	r2, [r7, #0]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f042 0201 	orr.w	r2, r2, #1
 8003bba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	e000      	b.n	8003bd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003bd0:	2302      	movs	r3, #2
  }
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b085      	sub	sp, #20
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
 8003be6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b20      	cmp	r3, #32
 8003bf2:	d139      	bne.n	8003c68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d101      	bne.n	8003c02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	e033      	b.n	8003c6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2201      	movs	r2, #1
 8003c06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2224      	movs	r2, #36	@ 0x24
 8003c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0201 	bic.w	r2, r2, #1
 8003c20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	021b      	lsls	r3, r3, #8
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f042 0201 	orr.w	r2, r2, #1
 8003c52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2220      	movs	r2, #32
 8003c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c64:	2300      	movs	r3, #0
 8003c66:	e000      	b.n	8003c6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c68:	2302      	movs	r3, #2
  }
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
	...

08003c78 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c7c:	4b05      	ldr	r3, [pc, #20]	@ (8003c94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a04      	ldr	r2, [pc, #16]	@ (8003c94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c86:	6013      	str	r3, [r2, #0]
}
 8003c88:	bf00      	nop
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	40007000 	.word	0x40007000

08003c98 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003c9c:	4b04      	ldr	r3, [pc, #16]	@ (8003cb0 <HAL_PWREx_GetVoltageRange+0x18>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	40007000 	.word	0x40007000

08003cb4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc2:	d130      	bne.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cc4:	4b23      	ldr	r3, [pc, #140]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cd0:	d038      	beq.n	8003d44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cd2:	4b20      	ldr	r3, [pc, #128]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cda:	4a1e      	ldr	r2, [pc, #120]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cdc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ce0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d58 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2232      	movs	r2, #50	@ 0x32
 8003ce8:	fb02 f303 	mul.w	r3, r2, r3
 8003cec:	4a1b      	ldr	r2, [pc, #108]	@ (8003d5c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003cee:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf2:	0c9b      	lsrs	r3, r3, #18
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cf8:	e002      	b.n	8003d00 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d00:	4b14      	ldr	r3, [pc, #80]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d0c:	d102      	bne.n	8003d14 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1f2      	bne.n	8003cfa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d14:	4b0f      	ldr	r3, [pc, #60]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d20:	d110      	bne.n	8003d44 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e00f      	b.n	8003d46 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d26:	4b0b      	ldr	r3, [pc, #44]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d32:	d007      	beq.n	8003d44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d34:	4b07      	ldr	r3, [pc, #28]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d3c:	4a05      	ldr	r2, [pc, #20]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d42:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40007000 	.word	0x40007000
 8003d58:	20000050 	.word	0x20000050
 8003d5c:	431bde83 	.word	0x431bde83

08003d60 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003d64:	4b05      	ldr	r3, [pc, #20]	@ (8003d7c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	4a04      	ldr	r2, [pc, #16]	@ (8003d7c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003d6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d6e:	6053      	str	r3, [r2, #4]
}
 8003d70:	bf00      	nop
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40007000 	.word	0x40007000

08003d80 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b088      	sub	sp, #32
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e3ca      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d92:	4b97      	ldr	r3, [pc, #604]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 030c 	and.w	r3, r3, #12
 8003d9a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d9c:	4b94      	ldr	r3, [pc, #592]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	f003 0303 	and.w	r3, r3, #3
 8003da4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0310 	and.w	r3, r3, #16
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 80e4 	beq.w	8003f7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d007      	beq.n	8003dca <HAL_RCC_OscConfig+0x4a>
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	2b0c      	cmp	r3, #12
 8003dbe:	f040 808b 	bne.w	8003ed8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	f040 8087 	bne.w	8003ed8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003dca:	4b89      	ldr	r3, [pc, #548]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d005      	beq.n	8003de2 <HAL_RCC_OscConfig+0x62>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e3a2      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1a      	ldr	r2, [r3, #32]
 8003de6:	4b82      	ldr	r3, [pc, #520]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d004      	beq.n	8003dfc <HAL_RCC_OscConfig+0x7c>
 8003df2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003dfa:	e005      	b.n	8003e08 <HAL_RCC_OscConfig+0x88>
 8003dfc:	4b7c      	ldr	r3, [pc, #496]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e02:	091b      	lsrs	r3, r3, #4
 8003e04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d223      	bcs.n	8003e54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f000 fd1d 	bl	8004850 <RCC_SetFlashLatencyFromMSIRange>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d001      	beq.n	8003e20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e383      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e20:	4b73      	ldr	r3, [pc, #460]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a72      	ldr	r2, [pc, #456]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e26:	f043 0308 	orr.w	r3, r3, #8
 8003e2a:	6013      	str	r3, [r2, #0]
 8003e2c:	4b70      	ldr	r3, [pc, #448]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a1b      	ldr	r3, [r3, #32]
 8003e38:	496d      	ldr	r1, [pc, #436]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e3e:	4b6c      	ldr	r3, [pc, #432]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	69db      	ldr	r3, [r3, #28]
 8003e4a:	021b      	lsls	r3, r3, #8
 8003e4c:	4968      	ldr	r1, [pc, #416]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	604b      	str	r3, [r1, #4]
 8003e52:	e025      	b.n	8003ea0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e54:	4b66      	ldr	r3, [pc, #408]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a65      	ldr	r2, [pc, #404]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e5a:	f043 0308 	orr.w	r3, r3, #8
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	4b63      	ldr	r3, [pc, #396]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a1b      	ldr	r3, [r3, #32]
 8003e6c:	4960      	ldr	r1, [pc, #384]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e72:	4b5f      	ldr	r3, [pc, #380]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	021b      	lsls	r3, r3, #8
 8003e80:	495b      	ldr	r1, [pc, #364]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d109      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f000 fcdd 	bl	8004850 <RCC_SetFlashLatencyFromMSIRange>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e343      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ea0:	f000 fc4a 	bl	8004738 <HAL_RCC_GetSysClockFreq>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	4b52      	ldr	r3, [pc, #328]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	091b      	lsrs	r3, r3, #4
 8003eac:	f003 030f 	and.w	r3, r3, #15
 8003eb0:	4950      	ldr	r1, [pc, #320]	@ (8003ff4 <HAL_RCC_OscConfig+0x274>)
 8003eb2:	5ccb      	ldrb	r3, [r1, r3]
 8003eb4:	f003 031f 	and.w	r3, r3, #31
 8003eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ebc:	4a4e      	ldr	r2, [pc, #312]	@ (8003ff8 <HAL_RCC_OscConfig+0x278>)
 8003ebe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003ec0:	4b4e      	ldr	r3, [pc, #312]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7fd fa85 	bl	80013d4 <HAL_InitTick>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d052      	beq.n	8003f7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003ed4:	7bfb      	ldrb	r3, [r7, #15]
 8003ed6:	e327      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d032      	beq.n	8003f46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ee0:	4b43      	ldr	r3, [pc, #268]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a42      	ldr	r2, [pc, #264]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003ee6:	f043 0301 	orr.w	r3, r3, #1
 8003eea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003eec:	f7fd fac2 	bl	8001474 <HAL_GetTick>
 8003ef0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ef2:	e008      	b.n	8003f06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ef4:	f7fd fabe 	bl	8001474 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d901      	bls.n	8003f06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e310      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f06:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d0f0      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f12:	4b37      	ldr	r3, [pc, #220]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a36      	ldr	r2, [pc, #216]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f18:	f043 0308 	orr.w	r3, r3, #8
 8003f1c:	6013      	str	r3, [r2, #0]
 8003f1e:	4b34      	ldr	r3, [pc, #208]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	4931      	ldr	r1, [pc, #196]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f30:	4b2f      	ldr	r3, [pc, #188]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	021b      	lsls	r3, r3, #8
 8003f3e:	492c      	ldr	r1, [pc, #176]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	604b      	str	r3, [r1, #4]
 8003f44:	e01a      	b.n	8003f7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f46:	4b2a      	ldr	r3, [pc, #168]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a29      	ldr	r2, [pc, #164]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f4c:	f023 0301 	bic.w	r3, r3, #1
 8003f50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f52:	f7fd fa8f 	bl	8001474 <HAL_GetTick>
 8003f56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f58:	e008      	b.n	8003f6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f5a:	f7fd fa8b 	bl	8001474 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e2dd      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f6c:	4b20      	ldr	r3, [pc, #128]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d1f0      	bne.n	8003f5a <HAL_RCC_OscConfig+0x1da>
 8003f78:	e000      	b.n	8003f7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d074      	beq.n	8004072 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2b08      	cmp	r3, #8
 8003f8c:	d005      	beq.n	8003f9a <HAL_RCC_OscConfig+0x21a>
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	2b0c      	cmp	r3, #12
 8003f92:	d10e      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	2b03      	cmp	r3, #3
 8003f98:	d10b      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f9a:	4b15      	ldr	r3, [pc, #84]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d064      	beq.n	8004070 <HAL_RCC_OscConfig+0x2f0>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d160      	bne.n	8004070 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e2ba      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x24a>
 8003fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	e026      	b.n	8004018 <HAL_RCC_OscConfig+0x298>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fd2:	d115      	bne.n	8004000 <HAL_RCC_OscConfig+0x280>
 8003fd4:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a05      	ldr	r2, [pc, #20]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003fda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fde:	6013      	str	r3, [r2, #0]
 8003fe0:	4b03      	ldr	r3, [pc, #12]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a02      	ldr	r2, [pc, #8]	@ (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003fe6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fea:	6013      	str	r3, [r2, #0]
 8003fec:	e014      	b.n	8004018 <HAL_RCC_OscConfig+0x298>
 8003fee:	bf00      	nop
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	08009f40 	.word	0x08009f40
 8003ff8:	20000050 	.word	0x20000050
 8003ffc:	20000054 	.word	0x20000054
 8004000:	4ba0      	ldr	r3, [pc, #640]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a9f      	ldr	r2, [pc, #636]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004006:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800400a:	6013      	str	r3, [r2, #0]
 800400c:	4b9d      	ldr	r3, [pc, #628]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a9c      	ldr	r2, [pc, #624]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004012:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d013      	beq.n	8004048 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004020:	f7fd fa28 	bl	8001474 <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004028:	f7fd fa24 	bl	8001474 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b64      	cmp	r3, #100	@ 0x64
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e276      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800403a:	4b92      	ldr	r3, [pc, #584]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d0f0      	beq.n	8004028 <HAL_RCC_OscConfig+0x2a8>
 8004046:	e014      	b.n	8004072 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004048:	f7fd fa14 	bl	8001474 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004050:	f7fd fa10 	bl	8001474 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b64      	cmp	r3, #100	@ 0x64
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e262      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004062:	4b88      	ldr	r3, [pc, #544]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1f0      	bne.n	8004050 <HAL_RCC_OscConfig+0x2d0>
 800406e:	e000      	b.n	8004072 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d060      	beq.n	8004140 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	2b04      	cmp	r3, #4
 8004082:	d005      	beq.n	8004090 <HAL_RCC_OscConfig+0x310>
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	2b0c      	cmp	r3, #12
 8004088:	d119      	bne.n	80040be <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d116      	bne.n	80040be <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004090:	4b7c      	ldr	r3, [pc, #496]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004098:	2b00      	cmp	r3, #0
 800409a:	d005      	beq.n	80040a8 <HAL_RCC_OscConfig+0x328>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d101      	bne.n	80040a8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e23f      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a8:	4b76      	ldr	r3, [pc, #472]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	061b      	lsls	r3, r3, #24
 80040b6:	4973      	ldr	r1, [pc, #460]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040bc:	e040      	b.n	8004140 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d023      	beq.n	800410e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040c6:	4b6f      	ldr	r3, [pc, #444]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a6e      	ldr	r2, [pc, #440]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80040cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d2:	f7fd f9cf 	bl	8001474 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040d8:	e008      	b.n	80040ec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040da:	f7fd f9cb 	bl	8001474 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e21d      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040ec:	4b65      	ldr	r3, [pc, #404]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d0f0      	beq.n	80040da <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f8:	4b62      	ldr	r3, [pc, #392]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	061b      	lsls	r3, r3, #24
 8004106:	495f      	ldr	r1, [pc, #380]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004108:	4313      	orrs	r3, r2
 800410a:	604b      	str	r3, [r1, #4]
 800410c:	e018      	b.n	8004140 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800410e:	4b5d      	ldr	r3, [pc, #372]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a5c      	ldr	r2, [pc, #368]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004114:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800411a:	f7fd f9ab 	bl	8001474 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004120:	e008      	b.n	8004134 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004122:	f7fd f9a7 	bl	8001474 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e1f9      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004134:	4b53      	ldr	r3, [pc, #332]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1f0      	bne.n	8004122 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0308 	and.w	r3, r3, #8
 8004148:	2b00      	cmp	r3, #0
 800414a:	d03c      	beq.n	80041c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d01c      	beq.n	800418e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004154:	4b4b      	ldr	r3, [pc, #300]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004156:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800415a:	4a4a      	ldr	r2, [pc, #296]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 800415c:	f043 0301 	orr.w	r3, r3, #1
 8004160:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004164:	f7fd f986 	bl	8001474 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800416c:	f7fd f982 	bl	8001474 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e1d4      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800417e:	4b41      	ldr	r3, [pc, #260]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0ef      	beq.n	800416c <HAL_RCC_OscConfig+0x3ec>
 800418c:	e01b      	b.n	80041c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800418e:	4b3d      	ldr	r3, [pc, #244]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004190:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004194:	4a3b      	ldr	r2, [pc, #236]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004196:	f023 0301 	bic.w	r3, r3, #1
 800419a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800419e:	f7fd f969 	bl	8001474 <HAL_GetTick>
 80041a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041a4:	e008      	b.n	80041b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041a6:	f7fd f965 	bl	8001474 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d901      	bls.n	80041b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e1b7      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041b8:	4b32      	ldr	r3, [pc, #200]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80041ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1ef      	bne.n	80041a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0304 	and.w	r3, r3, #4
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 80a6 	beq.w	8004320 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041d4:	2300      	movs	r3, #0
 80041d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80041d8:	4b2a      	ldr	r3, [pc, #168]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80041da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10d      	bne.n	8004200 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041e4:	4b27      	ldr	r3, [pc, #156]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80041e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e8:	4a26      	ldr	r2, [pc, #152]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80041ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80041f0:	4b24      	ldr	r3, [pc, #144]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 80041f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f8:	60bb      	str	r3, [r7, #8]
 80041fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041fc:	2301      	movs	r3, #1
 80041fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004200:	4b21      	ldr	r3, [pc, #132]	@ (8004288 <HAL_RCC_OscConfig+0x508>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004208:	2b00      	cmp	r3, #0
 800420a:	d118      	bne.n	800423e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800420c:	4b1e      	ldr	r3, [pc, #120]	@ (8004288 <HAL_RCC_OscConfig+0x508>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a1d      	ldr	r2, [pc, #116]	@ (8004288 <HAL_RCC_OscConfig+0x508>)
 8004212:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004216:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004218:	f7fd f92c 	bl	8001474 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004220:	f7fd f928 	bl	8001474 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e17a      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004232:	4b15      	ldr	r3, [pc, #84]	@ (8004288 <HAL_RCC_OscConfig+0x508>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0f0      	beq.n	8004220 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d108      	bne.n	8004258 <HAL_RCC_OscConfig+0x4d8>
 8004246:	4b0f      	ldr	r3, [pc, #60]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800424c:	4a0d      	ldr	r2, [pc, #52]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004256:	e029      	b.n	80042ac <HAL_RCC_OscConfig+0x52c>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	2b05      	cmp	r3, #5
 800425e:	d115      	bne.n	800428c <HAL_RCC_OscConfig+0x50c>
 8004260:	4b08      	ldr	r3, [pc, #32]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004266:	4a07      	ldr	r2, [pc, #28]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004268:	f043 0304 	orr.w	r3, r3, #4
 800426c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004270:	4b04      	ldr	r3, [pc, #16]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004276:	4a03      	ldr	r2, [pc, #12]	@ (8004284 <HAL_RCC_OscConfig+0x504>)
 8004278:	f043 0301 	orr.w	r3, r3, #1
 800427c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004280:	e014      	b.n	80042ac <HAL_RCC_OscConfig+0x52c>
 8004282:	bf00      	nop
 8004284:	40021000 	.word	0x40021000
 8004288:	40007000 	.word	0x40007000
 800428c:	4b9c      	ldr	r3, [pc, #624]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 800428e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004292:	4a9b      	ldr	r2, [pc, #620]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004294:	f023 0301 	bic.w	r3, r3, #1
 8004298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800429c:	4b98      	ldr	r3, [pc, #608]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 800429e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a2:	4a97      	ldr	r2, [pc, #604]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80042a4:	f023 0304 	bic.w	r3, r3, #4
 80042a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d016      	beq.n	80042e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b4:	f7fd f8de 	bl	8001474 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ba:	e00a      	b.n	80042d2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042bc:	f7fd f8da 	bl	8001474 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d901      	bls.n	80042d2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e12a      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042d2:	4b8b      	ldr	r3, [pc, #556]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80042d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d0ed      	beq.n	80042bc <HAL_RCC_OscConfig+0x53c>
 80042e0:	e015      	b.n	800430e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042e2:	f7fd f8c7 	bl	8001474 <HAL_GetTick>
 80042e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042e8:	e00a      	b.n	8004300 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ea:	f7fd f8c3 	bl	8001474 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d901      	bls.n	8004300 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e113      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004300:	4b7f      	ldr	r3, [pc, #508]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1ed      	bne.n	80042ea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800430e:	7ffb      	ldrb	r3, [r7, #31]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d105      	bne.n	8004320 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004314:	4b7a      	ldr	r3, [pc, #488]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004318:	4a79      	ldr	r2, [pc, #484]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 800431a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800431e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 80fe 	beq.w	8004526 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432e:	2b02      	cmp	r3, #2
 8004330:	f040 80d0 	bne.w	80044d4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004334:	4b72      	ldr	r3, [pc, #456]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f003 0203 	and.w	r2, r3, #3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004344:	429a      	cmp	r2, r3
 8004346:	d130      	bne.n	80043aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004352:	3b01      	subs	r3, #1
 8004354:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004356:	429a      	cmp	r2, r3
 8004358:	d127      	bne.n	80043aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004364:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004366:	429a      	cmp	r2, r3
 8004368:	d11f      	bne.n	80043aa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004374:	2a07      	cmp	r2, #7
 8004376:	bf14      	ite	ne
 8004378:	2201      	movne	r2, #1
 800437a:	2200      	moveq	r2, #0
 800437c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800437e:	4293      	cmp	r3, r2
 8004380:	d113      	bne.n	80043aa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800438c:	085b      	lsrs	r3, r3, #1
 800438e:	3b01      	subs	r3, #1
 8004390:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004392:	429a      	cmp	r2, r3
 8004394:	d109      	bne.n	80043aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	085b      	lsrs	r3, r3, #1
 80043a2:	3b01      	subs	r3, #1
 80043a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d06e      	beq.n	8004488 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	2b0c      	cmp	r3, #12
 80043ae:	d069      	beq.n	8004484 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80043b0:	4b53      	ldr	r3, [pc, #332]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d105      	bne.n	80043c8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80043bc:	4b50      	ldr	r3, [pc, #320]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e0ad      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80043cc:	4b4c      	ldr	r3, [pc, #304]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a4b      	ldr	r2, [pc, #300]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80043d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043d6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80043d8:	f7fd f84c 	bl	8001474 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e0:	f7fd f848 	bl	8001474 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e09a      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043f2:	4b43      	ldr	r3, [pc, #268]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043fe:	4b40      	ldr	r3, [pc, #256]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	4b40      	ldr	r3, [pc, #256]	@ (8004504 <HAL_RCC_OscConfig+0x784>)
 8004404:	4013      	ands	r3, r2
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800440e:	3a01      	subs	r2, #1
 8004410:	0112      	lsls	r2, r2, #4
 8004412:	4311      	orrs	r1, r2
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004418:	0212      	lsls	r2, r2, #8
 800441a:	4311      	orrs	r1, r2
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004420:	0852      	lsrs	r2, r2, #1
 8004422:	3a01      	subs	r2, #1
 8004424:	0552      	lsls	r2, r2, #21
 8004426:	4311      	orrs	r1, r2
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800442c:	0852      	lsrs	r2, r2, #1
 800442e:	3a01      	subs	r2, #1
 8004430:	0652      	lsls	r2, r2, #25
 8004432:	4311      	orrs	r1, r2
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004438:	0912      	lsrs	r2, r2, #4
 800443a:	0452      	lsls	r2, r2, #17
 800443c:	430a      	orrs	r2, r1
 800443e:	4930      	ldr	r1, [pc, #192]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004440:	4313      	orrs	r3, r2
 8004442:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004444:	4b2e      	ldr	r3, [pc, #184]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a2d      	ldr	r2, [pc, #180]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 800444a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800444e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004450:	4b2b      	ldr	r3, [pc, #172]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	4a2a      	ldr	r2, [pc, #168]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004456:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800445a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800445c:	f7fd f80a 	bl	8001474 <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004462:	e008      	b.n	8004476 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004464:	f7fd f806 	bl	8001474 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e058      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004476:	4b22      	ldr	r3, [pc, #136]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d0f0      	beq.n	8004464 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004482:	e050      	b.n	8004526 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e04f      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004488:	4b1d      	ldr	r3, [pc, #116]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d148      	bne.n	8004526 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004494:	4b1a      	ldr	r3, [pc, #104]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a19      	ldr	r2, [pc, #100]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 800449a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800449e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044a0:	4b17      	ldr	r3, [pc, #92]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4a16      	ldr	r2, [pc, #88]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80044a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80044ac:	f7fc ffe2 	bl	8001474 <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044b4:	f7fc ffde 	bl	8001474 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e030      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0f0      	beq.n	80044b4 <HAL_RCC_OscConfig+0x734>
 80044d2:	e028      	b.n	8004526 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	2b0c      	cmp	r3, #12
 80044d8:	d023      	beq.n	8004522 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044da:	4b09      	ldr	r3, [pc, #36]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a08      	ldr	r2, [pc, #32]	@ (8004500 <HAL_RCC_OscConfig+0x780>)
 80044e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e6:	f7fc ffc5 	bl	8001474 <HAL_GetTick>
 80044ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044ec:	e00c      	b.n	8004508 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ee:	f7fc ffc1 	bl	8001474 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d905      	bls.n	8004508 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e013      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
 8004500:	40021000 	.word	0x40021000
 8004504:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004508:	4b09      	ldr	r3, [pc, #36]	@ (8004530 <HAL_RCC_OscConfig+0x7b0>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1ec      	bne.n	80044ee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004514:	4b06      	ldr	r3, [pc, #24]	@ (8004530 <HAL_RCC_OscConfig+0x7b0>)
 8004516:	68da      	ldr	r2, [r3, #12]
 8004518:	4905      	ldr	r1, [pc, #20]	@ (8004530 <HAL_RCC_OscConfig+0x7b0>)
 800451a:	4b06      	ldr	r3, [pc, #24]	@ (8004534 <HAL_RCC_OscConfig+0x7b4>)
 800451c:	4013      	ands	r3, r2
 800451e:	60cb      	str	r3, [r1, #12]
 8004520:	e001      	b.n	8004526 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e000      	b.n	8004528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004526:	2300      	movs	r3, #0
}
 8004528:	4618      	mov	r0, r3
 800452a:	3720      	adds	r7, #32
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	40021000 	.word	0x40021000
 8004534:	feeefffc 	.word	0xfeeefffc

08004538 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d101      	bne.n	800454c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e0e7      	b.n	800471c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800454c:	4b75      	ldr	r3, [pc, #468]	@ (8004724 <HAL_RCC_ClockConfig+0x1ec>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0307 	and.w	r3, r3, #7
 8004554:	683a      	ldr	r2, [r7, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d910      	bls.n	800457c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800455a:	4b72      	ldr	r3, [pc, #456]	@ (8004724 <HAL_RCC_ClockConfig+0x1ec>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f023 0207 	bic.w	r2, r3, #7
 8004562:	4970      	ldr	r1, [pc, #448]	@ (8004724 <HAL_RCC_ClockConfig+0x1ec>)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	4313      	orrs	r3, r2
 8004568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800456a:	4b6e      	ldr	r3, [pc, #440]	@ (8004724 <HAL_RCC_ClockConfig+0x1ec>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d001      	beq.n	800457c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e0cf      	b.n	800471c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d010      	beq.n	80045aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689a      	ldr	r2, [r3, #8]
 800458c:	4b66      	ldr	r3, [pc, #408]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004594:	429a      	cmp	r2, r3
 8004596:	d908      	bls.n	80045aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004598:	4b63      	ldr	r3, [pc, #396]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	4960      	ldr	r1, [pc, #384]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d04c      	beq.n	8004650 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2b03      	cmp	r3, #3
 80045bc:	d107      	bne.n	80045ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045be:	4b5a      	ldr	r3, [pc, #360]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d121      	bne.n	800460e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e0a6      	b.n	800471c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d107      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045d6:	4b54      	ldr	r3, [pc, #336]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d115      	bne.n	800460e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e09a      	b.n	800471c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d107      	bne.n	80045fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045ee:	4b4e      	ldr	r3, [pc, #312]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d109      	bne.n	800460e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e08e      	b.n	800471c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004606:	2b00      	cmp	r3, #0
 8004608:	d101      	bne.n	800460e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e086      	b.n	800471c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800460e:	4b46      	ldr	r3, [pc, #280]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f023 0203 	bic.w	r2, r3, #3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	4943      	ldr	r1, [pc, #268]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 800461c:	4313      	orrs	r3, r2
 800461e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004620:	f7fc ff28 	bl	8001474 <HAL_GetTick>
 8004624:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004626:	e00a      	b.n	800463e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004628:	f7fc ff24 	bl	8001474 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004636:	4293      	cmp	r3, r2
 8004638:	d901      	bls.n	800463e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e06e      	b.n	800471c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800463e:	4b3a      	ldr	r3, [pc, #232]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 020c 	and.w	r2, r3, #12
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	429a      	cmp	r2, r3
 800464e:	d1eb      	bne.n	8004628 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d010      	beq.n	800467e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689a      	ldr	r2, [r3, #8]
 8004660:	4b31      	ldr	r3, [pc, #196]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004668:	429a      	cmp	r2, r3
 800466a:	d208      	bcs.n	800467e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800466c:	4b2e      	ldr	r3, [pc, #184]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	492b      	ldr	r1, [pc, #172]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 800467a:	4313      	orrs	r3, r2
 800467c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800467e:	4b29      	ldr	r3, [pc, #164]	@ (8004724 <HAL_RCC_ClockConfig+0x1ec>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	429a      	cmp	r2, r3
 800468a:	d210      	bcs.n	80046ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800468c:	4b25      	ldr	r3, [pc, #148]	@ (8004724 <HAL_RCC_ClockConfig+0x1ec>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f023 0207 	bic.w	r2, r3, #7
 8004694:	4923      	ldr	r1, [pc, #140]	@ (8004724 <HAL_RCC_ClockConfig+0x1ec>)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	4313      	orrs	r3, r2
 800469a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800469c:	4b21      	ldr	r3, [pc, #132]	@ (8004724 <HAL_RCC_ClockConfig+0x1ec>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d001      	beq.n	80046ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e036      	b.n	800471c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0304 	and.w	r3, r3, #4
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d008      	beq.n	80046cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	4918      	ldr	r1, [pc, #96]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d009      	beq.n	80046ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046d8:	4b13      	ldr	r3, [pc, #76]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	00db      	lsls	r3, r3, #3
 80046e6:	4910      	ldr	r1, [pc, #64]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046ec:	f000 f824 	bl	8004738 <HAL_RCC_GetSysClockFreq>
 80046f0:	4602      	mov	r2, r0
 80046f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004728 <HAL_RCC_ClockConfig+0x1f0>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	091b      	lsrs	r3, r3, #4
 80046f8:	f003 030f 	and.w	r3, r3, #15
 80046fc:	490b      	ldr	r1, [pc, #44]	@ (800472c <HAL_RCC_ClockConfig+0x1f4>)
 80046fe:	5ccb      	ldrb	r3, [r1, r3]
 8004700:	f003 031f 	and.w	r3, r3, #31
 8004704:	fa22 f303 	lsr.w	r3, r2, r3
 8004708:	4a09      	ldr	r2, [pc, #36]	@ (8004730 <HAL_RCC_ClockConfig+0x1f8>)
 800470a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800470c:	4b09      	ldr	r3, [pc, #36]	@ (8004734 <HAL_RCC_ClockConfig+0x1fc>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4618      	mov	r0, r3
 8004712:	f7fc fe5f 	bl	80013d4 <HAL_InitTick>
 8004716:	4603      	mov	r3, r0
 8004718:	72fb      	strb	r3, [r7, #11]

  return status;
 800471a:	7afb      	ldrb	r3, [r7, #11]
}
 800471c:	4618      	mov	r0, r3
 800471e:	3710      	adds	r7, #16
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40022000 	.word	0x40022000
 8004728:	40021000 	.word	0x40021000
 800472c:	08009f40 	.word	0x08009f40
 8004730:	20000050 	.word	0x20000050
 8004734:	20000054 	.word	0x20000054

08004738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004738:	b480      	push	{r7}
 800473a:	b089      	sub	sp, #36	@ 0x24
 800473c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800473e:	2300      	movs	r3, #0
 8004740:	61fb      	str	r3, [r7, #28]
 8004742:	2300      	movs	r3, #0
 8004744:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004746:	4b3e      	ldr	r3, [pc, #248]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 030c 	and.w	r3, r3, #12
 800474e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004750:	4b3b      	ldr	r3, [pc, #236]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	f003 0303 	and.w	r3, r3, #3
 8004758:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d005      	beq.n	800476c <HAL_RCC_GetSysClockFreq+0x34>
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	2b0c      	cmp	r3, #12
 8004764:	d121      	bne.n	80047aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d11e      	bne.n	80047aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800476c:	4b34      	ldr	r3, [pc, #208]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0308 	and.w	r3, r3, #8
 8004774:	2b00      	cmp	r3, #0
 8004776:	d107      	bne.n	8004788 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004778:	4b31      	ldr	r3, [pc, #196]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 800477a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800477e:	0a1b      	lsrs	r3, r3, #8
 8004780:	f003 030f 	and.w	r3, r3, #15
 8004784:	61fb      	str	r3, [r7, #28]
 8004786:	e005      	b.n	8004794 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004788:	4b2d      	ldr	r3, [pc, #180]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	091b      	lsrs	r3, r3, #4
 800478e:	f003 030f 	and.w	r3, r3, #15
 8004792:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004794:	4a2b      	ldr	r2, [pc, #172]	@ (8004844 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800479c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d10d      	bne.n	80047c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047a8:	e00a      	b.n	80047c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d102      	bne.n	80047b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047b0:	4b25      	ldr	r3, [pc, #148]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x110>)
 80047b2:	61bb      	str	r3, [r7, #24]
 80047b4:	e004      	b.n	80047c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d101      	bne.n	80047c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80047bc:	4b23      	ldr	r3, [pc, #140]	@ (800484c <HAL_RCC_GetSysClockFreq+0x114>)
 80047be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	2b0c      	cmp	r3, #12
 80047c4:	d134      	bne.n	8004830 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d003      	beq.n	80047de <HAL_RCC_GetSysClockFreq+0xa6>
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	2b03      	cmp	r3, #3
 80047da:	d003      	beq.n	80047e4 <HAL_RCC_GetSysClockFreq+0xac>
 80047dc:	e005      	b.n	80047ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80047de:	4b1a      	ldr	r3, [pc, #104]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x110>)
 80047e0:	617b      	str	r3, [r7, #20]
      break;
 80047e2:	e005      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80047e4:	4b19      	ldr	r3, [pc, #100]	@ (800484c <HAL_RCC_GetSysClockFreq+0x114>)
 80047e6:	617b      	str	r3, [r7, #20]
      break;
 80047e8:	e002      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	617b      	str	r3, [r7, #20]
      break;
 80047ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047f0:	4b13      	ldr	r3, [pc, #76]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	f003 0307 	and.w	r3, r3, #7
 80047fa:	3301      	adds	r3, #1
 80047fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80047fe:	4b10      	ldr	r3, [pc, #64]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	0a1b      	lsrs	r3, r3, #8
 8004804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	fb03 f202 	mul.w	r2, r3, r2
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	fbb2 f3f3 	udiv	r3, r2, r3
 8004814:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004816:	4b0a      	ldr	r3, [pc, #40]	@ (8004840 <HAL_RCC_GetSysClockFreq+0x108>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	0e5b      	lsrs	r3, r3, #25
 800481c:	f003 0303 	and.w	r3, r3, #3
 8004820:	3301      	adds	r3, #1
 8004822:	005b      	lsls	r3, r3, #1
 8004824:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	fbb2 f3f3 	udiv	r3, r2, r3
 800482e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004830:	69bb      	ldr	r3, [r7, #24]
}
 8004832:	4618      	mov	r0, r3
 8004834:	3724      	adds	r7, #36	@ 0x24
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	40021000 	.word	0x40021000
 8004844:	08009f50 	.word	0x08009f50
 8004848:	00f42400 	.word	0x00f42400
 800484c:	007a1200 	.word	0x007a1200

08004850 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004858:	2300      	movs	r3, #0
 800485a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800485c:	4b2a      	ldr	r3, [pc, #168]	@ (8004908 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800485e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004860:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d003      	beq.n	8004870 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004868:	f7ff fa16 	bl	8003c98 <HAL_PWREx_GetVoltageRange>
 800486c:	6178      	str	r0, [r7, #20]
 800486e:	e014      	b.n	800489a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004870:	4b25      	ldr	r3, [pc, #148]	@ (8004908 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004874:	4a24      	ldr	r2, [pc, #144]	@ (8004908 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800487a:	6593      	str	r3, [r2, #88]	@ 0x58
 800487c:	4b22      	ldr	r3, [pc, #136]	@ (8004908 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800487e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004884:	60fb      	str	r3, [r7, #12]
 8004886:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004888:	f7ff fa06 	bl	8003c98 <HAL_PWREx_GetVoltageRange>
 800488c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800488e:	4b1e      	ldr	r3, [pc, #120]	@ (8004908 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004892:	4a1d      	ldr	r2, [pc, #116]	@ (8004908 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004894:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004898:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048a0:	d10b      	bne.n	80048ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2b80      	cmp	r3, #128	@ 0x80
 80048a6:	d919      	bls.n	80048dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2ba0      	cmp	r3, #160	@ 0xa0
 80048ac:	d902      	bls.n	80048b4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048ae:	2302      	movs	r3, #2
 80048b0:	613b      	str	r3, [r7, #16]
 80048b2:	e013      	b.n	80048dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048b4:	2301      	movs	r3, #1
 80048b6:	613b      	str	r3, [r7, #16]
 80048b8:	e010      	b.n	80048dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2b80      	cmp	r3, #128	@ 0x80
 80048be:	d902      	bls.n	80048c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80048c0:	2303      	movs	r3, #3
 80048c2:	613b      	str	r3, [r7, #16]
 80048c4:	e00a      	b.n	80048dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2b80      	cmp	r3, #128	@ 0x80
 80048ca:	d102      	bne.n	80048d2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048cc:	2302      	movs	r3, #2
 80048ce:	613b      	str	r3, [r7, #16]
 80048d0:	e004      	b.n	80048dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b70      	cmp	r3, #112	@ 0x70
 80048d6:	d101      	bne.n	80048dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048d8:	2301      	movs	r3, #1
 80048da:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80048dc:	4b0b      	ldr	r3, [pc, #44]	@ (800490c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f023 0207 	bic.w	r2, r3, #7
 80048e4:	4909      	ldr	r1, [pc, #36]	@ (800490c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80048ec:	4b07      	ldr	r3, [pc, #28]	@ (800490c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0307 	and.w	r3, r3, #7
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d001      	beq.n	80048fe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e000      	b.n	8004900 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	3718      	adds	r7, #24
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40021000 	.word	0x40021000
 800490c:	40022000 	.word	0x40022000

08004910 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004918:	2300      	movs	r3, #0
 800491a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800491c:	2300      	movs	r3, #0
 800491e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004928:	2b00      	cmp	r3, #0
 800492a:	d041      	beq.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004930:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004934:	d02a      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004936:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800493a:	d824      	bhi.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800493c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004940:	d008      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004942:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004946:	d81e      	bhi.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00a      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800494c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004950:	d010      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004952:	e018      	b.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004954:	4b86      	ldr	r3, [pc, #536]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	4a85      	ldr	r2, [pc, #532]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800495a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800495e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004960:	e015      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3304      	adds	r3, #4
 8004966:	2100      	movs	r1, #0
 8004968:	4618      	mov	r0, r3
 800496a:	f000 facb 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 800496e:	4603      	mov	r3, r0
 8004970:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004972:	e00c      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3320      	adds	r3, #32
 8004978:	2100      	movs	r1, #0
 800497a:	4618      	mov	r0, r3
 800497c:	f000 fbb6 	bl	80050ec <RCCEx_PLLSAI2_Config>
 8004980:	4603      	mov	r3, r0
 8004982:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004984:	e003      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	74fb      	strb	r3, [r7, #19]
      break;
 800498a:	e000      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800498c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800498e:	7cfb      	ldrb	r3, [r7, #19]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10b      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004994:	4b76      	ldr	r3, [pc, #472]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049a2:	4973      	ldr	r1, [pc, #460]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80049aa:	e001      	b.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049ac:	7cfb      	ldrb	r3, [r7, #19]
 80049ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d041      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049c4:	d02a      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80049c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049ca:	d824      	bhi.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80049cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049d0:	d008      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80049d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049d6:	d81e      	bhi.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00a      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80049dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049e0:	d010      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80049e2:	e018      	b.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80049e4:	4b62      	ldr	r3, [pc, #392]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	4a61      	ldr	r2, [pc, #388]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80049f0:	e015      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	3304      	adds	r3, #4
 80049f6:	2100      	movs	r1, #0
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fa83 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 80049fe:	4603      	mov	r3, r0
 8004a00:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a02:	e00c      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3320      	adds	r3, #32
 8004a08:	2100      	movs	r1, #0
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 fb6e 	bl	80050ec <RCCEx_PLLSAI2_Config>
 8004a10:	4603      	mov	r3, r0
 8004a12:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a14:	e003      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	74fb      	strb	r3, [r7, #19]
      break;
 8004a1a:	e000      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004a1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a1e:	7cfb      	ldrb	r3, [r7, #19]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10b      	bne.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a24:	4b52      	ldr	r3, [pc, #328]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a32:	494f      	ldr	r1, [pc, #316]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004a3a:	e001      	b.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a3c:	7cfb      	ldrb	r3, [r7, #19]
 8004a3e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 80a0 	beq.w	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a52:	4b47      	ldr	r3, [pc, #284]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e000      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004a62:	2300      	movs	r3, #0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00d      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a68:	4b41      	ldr	r3, [pc, #260]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a6c:	4a40      	ldr	r2, [pc, #256]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a72:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a74:	4b3e      	ldr	r3, [pc, #248]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a7c:	60bb      	str	r3, [r7, #8]
 8004a7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a80:	2301      	movs	r3, #1
 8004a82:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a84:	4b3b      	ldr	r3, [pc, #236]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a3a      	ldr	r2, [pc, #232]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a90:	f7fc fcf0 	bl	8001474 <HAL_GetTick>
 8004a94:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a96:	e009      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a98:	f7fc fcec 	bl	8001474 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d902      	bls.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	74fb      	strb	r3, [r7, #19]
        break;
 8004aaa:	e005      	b.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004aac:	4b31      	ldr	r3, [pc, #196]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0ef      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004ab8:	7cfb      	ldrb	r3, [r7, #19]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d15c      	bne.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004abe:	4b2c      	ldr	r3, [pc, #176]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ac8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d01f      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d019      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004adc:	4b24      	ldr	r3, [pc, #144]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ae6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ae8:	4b21      	ldr	r3, [pc, #132]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aee:	4a20      	ldr	r2, [pc, #128]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004af8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004afe:	4a1c      	ldr	r2, [pc, #112]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b08:	4a19      	ldr	r2, [pc, #100]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d016      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b1a:	f7fc fcab 	bl	8001474 <HAL_GetTick>
 8004b1e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b20:	e00b      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b22:	f7fc fca7 	bl	8001474 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d902      	bls.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	74fb      	strb	r3, [r7, #19]
            break;
 8004b38:	e006      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d0ec      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004b48:	7cfb      	ldrb	r3, [r7, #19]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10c      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b4e:	4b08      	ldr	r3, [pc, #32]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b5e:	4904      	ldr	r1, [pc, #16]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b60:	4313      	orrs	r3, r2
 8004b62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004b66:	e009      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b68:	7cfb      	ldrb	r3, [r7, #19]
 8004b6a:	74bb      	strb	r3, [r7, #18]
 8004b6c:	e006      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004b6e:	bf00      	nop
 8004b70:	40021000 	.word	0x40021000
 8004b74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b78:	7cfb      	ldrb	r3, [r7, #19]
 8004b7a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b7c:	7c7b      	ldrb	r3, [r7, #17]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d105      	bne.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b82:	4b9e      	ldr	r3, [pc, #632]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b86:	4a9d      	ldr	r2, [pc, #628]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b8c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b9a:	4b98      	ldr	r3, [pc, #608]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba0:	f023 0203 	bic.w	r2, r3, #3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba8:	4994      	ldr	r1, [pc, #592]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00a      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004bbc:	4b8f      	ldr	r3, [pc, #572]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bc2:	f023 020c 	bic.w	r2, r3, #12
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bca:	498c      	ldr	r1, [pc, #560]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0304 	and.w	r3, r3, #4
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00a      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bde:	4b87      	ldr	r3, [pc, #540]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bec:	4983      	ldr	r1, [pc, #524]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0308 	and.w	r3, r3, #8
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00a      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c00:	4b7e      	ldr	r3, [pc, #504]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0e:	497b      	ldr	r1, [pc, #492]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0310 	and.w	r3, r3, #16
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00a      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c22:	4b76      	ldr	r3, [pc, #472]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c30:	4972      	ldr	r1, [pc, #456]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0320 	and.w	r3, r3, #32
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00a      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c44:	4b6d      	ldr	r3, [pc, #436]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c52:	496a      	ldr	r1, [pc, #424]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c66:	4b65      	ldr	r3, [pc, #404]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c6c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c74:	4961      	ldr	r1, [pc, #388]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00a      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c88:	4b5c      	ldr	r3, [pc, #368]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c96:	4959      	ldr	r1, [pc, #356]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004caa:	4b54      	ldr	r3, [pc, #336]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cb0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cb8:	4950      	ldr	r1, [pc, #320]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00a      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ccc:	4b4b      	ldr	r3, [pc, #300]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cda:	4948      	ldr	r1, [pc, #288]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cee:	4b43      	ldr	r3, [pc, #268]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cfc:	493f      	ldr	r1, [pc, #252]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d028      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d10:	4b3a      	ldr	r3, [pc, #232]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d16:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d1e:	4937      	ldr	r1, [pc, #220]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d2e:	d106      	bne.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d30:	4b32      	ldr	r3, [pc, #200]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	4a31      	ldr	r2, [pc, #196]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d3a:	60d3      	str	r3, [r2, #12]
 8004d3c:	e011      	b.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d42:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d46:	d10c      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3304      	adds	r3, #4
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 f8d8 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004d54:	4603      	mov	r3, r0
 8004d56:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004d58:	7cfb      	ldrb	r3, [r7, #19]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004d5e:	7cfb      	ldrb	r3, [r7, #19]
 8004d60:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d028      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d6e:	4b23      	ldr	r3, [pc, #140]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d74:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7c:	491f      	ldr	r1, [pc, #124]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d8c:	d106      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	4a1a      	ldr	r2, [pc, #104]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d94:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d98:	60d3      	str	r3, [r2, #12]
 8004d9a:	e011      	b.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004da4:	d10c      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	3304      	adds	r3, #4
 8004daa:	2101      	movs	r1, #1
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 f8a9 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004db2:	4603      	mov	r3, r0
 8004db4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004db6:	7cfb      	ldrb	r3, [r7, #19]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d001      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004dbc:	7cfb      	ldrb	r3, [r7, #19]
 8004dbe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d02b      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dda:	4908      	ldr	r1, [pc, #32]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004de6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dea:	d109      	bne.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dec:	4b03      	ldr	r3, [pc, #12]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	4a02      	ldr	r2, [pc, #8]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004df2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004df6:	60d3      	str	r3, [r2, #12]
 8004df8:	e014      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004dfa:	bf00      	nop
 8004dfc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e08:	d10c      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	3304      	adds	r3, #4
 8004e0e:	2101      	movs	r1, #1
 8004e10:	4618      	mov	r0, r3
 8004e12:	f000 f877 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004e16:	4603      	mov	r3, r0
 8004e18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e1a:	7cfb      	ldrb	r3, [r7, #19]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004e20:	7cfb      	ldrb	r3, [r7, #19]
 8004e22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d02f      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e30:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e36:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e3e:	4928      	ldr	r1, [pc, #160]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e4e:	d10d      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3304      	adds	r3, #4
 8004e54:	2102      	movs	r1, #2
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 f854 	bl	8004f04 <RCCEx_PLLSAI1_Config>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e60:	7cfb      	ldrb	r3, [r7, #19]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d014      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004e66:	7cfb      	ldrb	r3, [r7, #19]
 8004e68:	74bb      	strb	r3, [r7, #18]
 8004e6a:	e011      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e74:	d10c      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	3320      	adds	r3, #32
 8004e7a:	2102      	movs	r1, #2
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 f935 	bl	80050ec <RCCEx_PLLSAI2_Config>
 8004e82:	4603      	mov	r3, r0
 8004e84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e86:	7cfb      	ldrb	r3, [r7, #19]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004e8c:	7cfb      	ldrb	r3, [r7, #19]
 8004e8e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00a      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e9c:	4b10      	ldr	r3, [pc, #64]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eaa:	490d      	ldr	r1, [pc, #52]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00b      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ebe:	4b08      	ldr	r3, [pc, #32]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ece:	4904      	ldr	r1, [pc, #16]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ed6:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40021000 	.word	0x40021000

08004ee4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004ee8:	4b05      	ldr	r3, [pc, #20]	@ (8004f00 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a04      	ldr	r2, [pc, #16]	@ (8004f00 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004eee:	f043 0304 	orr.w	r3, r3, #4
 8004ef2:	6013      	str	r3, [r2, #0]
}
 8004ef4:	bf00      	nop
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40021000 	.word	0x40021000

08004f04 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f12:	4b75      	ldr	r3, [pc, #468]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f003 0303 	and.w	r3, r3, #3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d018      	beq.n	8004f50 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f1e:	4b72      	ldr	r3, [pc, #456]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f003 0203 	and.w	r2, r3, #3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d10d      	bne.n	8004f4a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
       ||
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d009      	beq.n	8004f4a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004f36:	4b6c      	ldr	r3, [pc, #432]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	091b      	lsrs	r3, r3, #4
 8004f3c:	f003 0307 	and.w	r3, r3, #7
 8004f40:	1c5a      	adds	r2, r3, #1
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
       ||
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d047      	beq.n	8004fda <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	73fb      	strb	r3, [r7, #15]
 8004f4e:	e044      	b.n	8004fda <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b03      	cmp	r3, #3
 8004f56:	d018      	beq.n	8004f8a <RCCEx_PLLSAI1_Config+0x86>
 8004f58:	2b03      	cmp	r3, #3
 8004f5a:	d825      	bhi.n	8004fa8 <RCCEx_PLLSAI1_Config+0xa4>
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d002      	beq.n	8004f66 <RCCEx_PLLSAI1_Config+0x62>
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d009      	beq.n	8004f78 <RCCEx_PLLSAI1_Config+0x74>
 8004f64:	e020      	b.n	8004fa8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f66:	4b60      	ldr	r3, [pc, #384]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d11d      	bne.n	8004fae <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f76:	e01a      	b.n	8004fae <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f78:	4b5b      	ldr	r3, [pc, #364]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d116      	bne.n	8004fb2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f88:	e013      	b.n	8004fb2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f8a:	4b57      	ldr	r3, [pc, #348]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10f      	bne.n	8004fb6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f96:	4b54      	ldr	r3, [pc, #336]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d109      	bne.n	8004fb6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004fa6:	e006      	b.n	8004fb6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	73fb      	strb	r3, [r7, #15]
      break;
 8004fac:	e004      	b.n	8004fb8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004fae:	bf00      	nop
 8004fb0:	e002      	b.n	8004fb8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004fb2:	bf00      	nop
 8004fb4:	e000      	b.n	8004fb8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004fb6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fb8:	7bfb      	ldrb	r3, [r7, #15]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10d      	bne.n	8004fda <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004fbe:	4b4a      	ldr	r3, [pc, #296]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6819      	ldr	r1, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	011b      	lsls	r3, r3, #4
 8004fd2:	430b      	orrs	r3, r1
 8004fd4:	4944      	ldr	r1, [pc, #272]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d17d      	bne.n	80050dc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004fe0:	4b41      	ldr	r3, [pc, #260]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a40      	ldr	r2, [pc, #256]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fe6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004fea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fec:	f7fc fa42 	bl	8001474 <HAL_GetTick>
 8004ff0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ff2:	e009      	b.n	8005008 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ff4:	f7fc fa3e 	bl	8001474 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d902      	bls.n	8005008 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	73fb      	strb	r3, [r7, #15]
        break;
 8005006:	e005      	b.n	8005014 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005008:	4b37      	ldr	r3, [pc, #220]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1ef      	bne.n	8004ff4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005014:	7bfb      	ldrb	r3, [r7, #15]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d160      	bne.n	80050dc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d111      	bne.n	8005044 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005020:	4b31      	ldr	r3, [pc, #196]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005022:	691b      	ldr	r3, [r3, #16]
 8005024:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005028:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	6892      	ldr	r2, [r2, #8]
 8005030:	0211      	lsls	r1, r2, #8
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68d2      	ldr	r2, [r2, #12]
 8005036:	0912      	lsrs	r2, r2, #4
 8005038:	0452      	lsls	r2, r2, #17
 800503a:	430a      	orrs	r2, r1
 800503c:	492a      	ldr	r1, [pc, #168]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800503e:	4313      	orrs	r3, r2
 8005040:	610b      	str	r3, [r1, #16]
 8005042:	e027      	b.n	8005094 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	2b01      	cmp	r3, #1
 8005048:	d112      	bne.n	8005070 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800504a:	4b27      	ldr	r3, [pc, #156]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005052:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	6892      	ldr	r2, [r2, #8]
 800505a:	0211      	lsls	r1, r2, #8
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6912      	ldr	r2, [r2, #16]
 8005060:	0852      	lsrs	r2, r2, #1
 8005062:	3a01      	subs	r2, #1
 8005064:	0552      	lsls	r2, r2, #21
 8005066:	430a      	orrs	r2, r1
 8005068:	491f      	ldr	r1, [pc, #124]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800506a:	4313      	orrs	r3, r2
 800506c:	610b      	str	r3, [r1, #16]
 800506e:	e011      	b.n	8005094 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005070:	4b1d      	ldr	r3, [pc, #116]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005078:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	6892      	ldr	r2, [r2, #8]
 8005080:	0211      	lsls	r1, r2, #8
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	6952      	ldr	r2, [r2, #20]
 8005086:	0852      	lsrs	r2, r2, #1
 8005088:	3a01      	subs	r2, #1
 800508a:	0652      	lsls	r2, r2, #25
 800508c:	430a      	orrs	r2, r1
 800508e:	4916      	ldr	r1, [pc, #88]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005090:	4313      	orrs	r3, r2
 8005092:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005094:	4b14      	ldr	r3, [pc, #80]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a13      	ldr	r2, [pc, #76]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800509a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800509e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a0:	f7fc f9e8 	bl	8001474 <HAL_GetTick>
 80050a4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050a6:	e009      	b.n	80050bc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050a8:	f7fc f9e4 	bl	8001474 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d902      	bls.n	80050bc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	73fb      	strb	r3, [r7, #15]
          break;
 80050ba:	e005      	b.n	80050c8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050bc:	4b0a      	ldr	r3, [pc, #40]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d0ef      	beq.n	80050a8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80050c8:	7bfb      	ldrb	r3, [r7, #15]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d106      	bne.n	80050dc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80050ce:	4b06      	ldr	r3, [pc, #24]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050d0:	691a      	ldr	r2, [r3, #16]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	4904      	ldr	r1, [pc, #16]	@ (80050e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80050dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3710      	adds	r7, #16
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	40021000 	.word	0x40021000

080050ec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050f6:	2300      	movs	r3, #0
 80050f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050fa:	4b6a      	ldr	r3, [pc, #424]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	f003 0303 	and.w	r3, r3, #3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d018      	beq.n	8005138 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005106:	4b67      	ldr	r3, [pc, #412]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0203 	and.w	r2, r3, #3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d10d      	bne.n	8005132 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
       ||
 800511a:	2b00      	cmp	r3, #0
 800511c:	d009      	beq.n	8005132 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800511e:	4b61      	ldr	r3, [pc, #388]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	091b      	lsrs	r3, r3, #4
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
       ||
 800512e:	429a      	cmp	r2, r3
 8005130:	d047      	beq.n	80051c2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	73fb      	strb	r3, [r7, #15]
 8005136:	e044      	b.n	80051c2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b03      	cmp	r3, #3
 800513e:	d018      	beq.n	8005172 <RCCEx_PLLSAI2_Config+0x86>
 8005140:	2b03      	cmp	r3, #3
 8005142:	d825      	bhi.n	8005190 <RCCEx_PLLSAI2_Config+0xa4>
 8005144:	2b01      	cmp	r3, #1
 8005146:	d002      	beq.n	800514e <RCCEx_PLLSAI2_Config+0x62>
 8005148:	2b02      	cmp	r3, #2
 800514a:	d009      	beq.n	8005160 <RCCEx_PLLSAI2_Config+0x74>
 800514c:	e020      	b.n	8005190 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800514e:	4b55      	ldr	r3, [pc, #340]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d11d      	bne.n	8005196 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800515e:	e01a      	b.n	8005196 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005160:	4b50      	ldr	r3, [pc, #320]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005168:	2b00      	cmp	r3, #0
 800516a:	d116      	bne.n	800519a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005170:	e013      	b.n	800519a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005172:	4b4c      	ldr	r3, [pc, #304]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10f      	bne.n	800519e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800517e:	4b49      	ldr	r3, [pc, #292]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800518e:	e006      	b.n	800519e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	73fb      	strb	r3, [r7, #15]
      break;
 8005194:	e004      	b.n	80051a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005196:	bf00      	nop
 8005198:	e002      	b.n	80051a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800519a:	bf00      	nop
 800519c:	e000      	b.n	80051a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800519e:	bf00      	nop
    }

    if(status == HAL_OK)
 80051a0:	7bfb      	ldrb	r3, [r7, #15]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10d      	bne.n	80051c2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80051a6:	4b3f      	ldr	r3, [pc, #252]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6819      	ldr	r1, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	011b      	lsls	r3, r3, #4
 80051ba:	430b      	orrs	r3, r1
 80051bc:	4939      	ldr	r1, [pc, #228]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80051c2:	7bfb      	ldrb	r3, [r7, #15]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d167      	bne.n	8005298 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80051c8:	4b36      	ldr	r3, [pc, #216]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a35      	ldr	r2, [pc, #212]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051d4:	f7fc f94e 	bl	8001474 <HAL_GetTick>
 80051d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051da:	e009      	b.n	80051f0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051dc:	f7fc f94a 	bl	8001474 <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d902      	bls.n	80051f0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	73fb      	strb	r3, [r7, #15]
        break;
 80051ee:	e005      	b.n	80051fc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051f0:	4b2c      	ldr	r3, [pc, #176]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1ef      	bne.n	80051dc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d14a      	bne.n	8005298 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d111      	bne.n	800522c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005208:	4b26      	ldr	r3, [pc, #152]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005210:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6892      	ldr	r2, [r2, #8]
 8005218:	0211      	lsls	r1, r2, #8
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	68d2      	ldr	r2, [r2, #12]
 800521e:	0912      	lsrs	r2, r2, #4
 8005220:	0452      	lsls	r2, r2, #17
 8005222:	430a      	orrs	r2, r1
 8005224:	491f      	ldr	r1, [pc, #124]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005226:	4313      	orrs	r3, r2
 8005228:	614b      	str	r3, [r1, #20]
 800522a:	e011      	b.n	8005250 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800522c:	4b1d      	ldr	r3, [pc, #116]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005234:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6892      	ldr	r2, [r2, #8]
 800523c:	0211      	lsls	r1, r2, #8
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	6912      	ldr	r2, [r2, #16]
 8005242:	0852      	lsrs	r2, r2, #1
 8005244:	3a01      	subs	r2, #1
 8005246:	0652      	lsls	r2, r2, #25
 8005248:	430a      	orrs	r2, r1
 800524a:	4916      	ldr	r1, [pc, #88]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800524c:	4313      	orrs	r3, r2
 800524e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005250:	4b14      	ldr	r3, [pc, #80]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a13      	ldr	r2, [pc, #76]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800525a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800525c:	f7fc f90a 	bl	8001474 <HAL_GetTick>
 8005260:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005262:	e009      	b.n	8005278 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005264:	f7fc f906 	bl	8001474 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	2b02      	cmp	r3, #2
 8005270:	d902      	bls.n	8005278 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	73fb      	strb	r3, [r7, #15]
          break;
 8005276:	e005      	b.n	8005284 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005278:	4b0a      	ldr	r3, [pc, #40]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0ef      	beq.n	8005264 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005284:	7bfb      	ldrb	r3, [r7, #15]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d106      	bne.n	8005298 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800528a:	4b06      	ldr	r3, [pc, #24]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800528c:	695a      	ldr	r2, [r3, #20]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	4904      	ldr	r1, [pc, #16]	@ (80052a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005294:	4313      	orrs	r3, r2
 8005296:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005298:	7bfb      	ldrb	r3, [r7, #15]
}
 800529a:	4618      	mov	r0, r3
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	40021000 	.word	0x40021000

080052a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80052a8:	b084      	sub	sp, #16
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b084      	sub	sp, #16
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
 80052b2:	f107 001c 	add.w	r0, r7, #28
 80052b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 f9bd 	bl	8005646 <USB_CoreReset>
 80052cc:	4603      	mov	r3, r0
 80052ce:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80052d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d106      	bne.n	80052e6 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80052e4:	e005      	b.n	80052f2 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80052f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80052fe:	b004      	add	sp, #16
 8005300:	4770      	bx	lr

08005302 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	f043 0201 	orr.w	r2, r3, #1
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f023 0201 	bic.w	r2, r3, #1
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005346:	b580      	push	{r7, lr}
 8005348:	b084      	sub	sp, #16
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
 800534e:	460b      	mov	r3, r1
 8005350:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005352:	2300      	movs	r3, #0
 8005354:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005362:	78fb      	ldrb	r3, [r7, #3]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d115      	bne.n	8005394 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005374:	200a      	movs	r0, #10
 8005376:	f7fc f889 	bl	800148c <HAL_Delay>
      ms += 10U;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	330a      	adds	r3, #10
 800537e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 f952 	bl	800562a <USB_GetMode>
 8005386:	4603      	mov	r3, r0
 8005388:	2b01      	cmp	r3, #1
 800538a:	d01e      	beq.n	80053ca <USB_SetCurrentMode+0x84>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005390:	d9f0      	bls.n	8005374 <USB_SetCurrentMode+0x2e>
 8005392:	e01a      	b.n	80053ca <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005394:	78fb      	ldrb	r3, [r7, #3]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d115      	bne.n	80053c6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80053a6:	200a      	movs	r0, #10
 80053a8:	f7fc f870 	bl	800148c <HAL_Delay>
      ms += 10U;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	330a      	adds	r3, #10
 80053b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f939 	bl	800562a <USB_GetMode>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d005      	beq.n	80053ca <USB_SetCurrentMode+0x84>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2bc7      	cmp	r3, #199	@ 0xc7
 80053c2:	d9f0      	bls.n	80053a6 <USB_SetCurrentMode+0x60>
 80053c4:	e001      	b.n	80053ca <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e005      	b.n	80053d6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2bc8      	cmp	r3, #200	@ 0xc8
 80053ce:	d101      	bne.n	80053d4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e000      	b.n	80053d6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80053de:	b480      	push	{r7}
 80053e0:	b085      	sub	sp, #20
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
 80053e6:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80053e8:	2300      	movs	r3, #0
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	3301      	adds	r3, #1
 80053f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053f8:	d901      	bls.n	80053fe <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e01b      	b.n	8005436 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	2b00      	cmp	r3, #0
 8005404:	daf2      	bge.n	80053ec <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005406:	2300      	movs	r3, #0
 8005408:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	019b      	lsls	r3, r3, #6
 800540e:	f043 0220 	orr.w	r2, r3, #32
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	3301      	adds	r3, #1
 800541a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005422:	d901      	bls.n	8005428 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e006      	b.n	8005436 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	f003 0320 	and.w	r3, r3, #32
 8005430:	2b20      	cmp	r3, #32
 8005432:	d0f0      	beq.n	8005416 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr

08005442 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005442:	b480      	push	{r7}
 8005444:	b085      	sub	sp, #20
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800544a:	2300      	movs	r3, #0
 800544c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	3301      	adds	r3, #1
 8005452:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800545a:	d901      	bls.n	8005460 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e018      	b.n	8005492 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	2b00      	cmp	r3, #0
 8005466:	daf2      	bge.n	800544e <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005468:	2300      	movs	r3, #0
 800546a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2210      	movs	r2, #16
 8005470:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	3301      	adds	r3, #1
 8005476:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800547e:	d901      	bls.n	8005484 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e006      	b.n	8005492 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	f003 0310 	and.w	r3, r3, #16
 800548c:	2b10      	cmp	r3, #16
 800548e:	d0f0      	beq.n	8005472 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3714      	adds	r7, #20
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800549e:	b480      	push	{r7}
 80054a0:	b089      	sub	sp, #36	@ 0x24
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	60f8      	str	r0, [r7, #12]
 80054a6:	60b9      	str	r1, [r7, #8]
 80054a8:	4611      	mov	r1, r2
 80054aa:	461a      	mov	r2, r3
 80054ac:	460b      	mov	r3, r1
 80054ae:	71fb      	strb	r3, [r7, #7]
 80054b0:	4613      	mov	r3, r2
 80054b2:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 80054bc:	88bb      	ldrh	r3, [r7, #4]
 80054be:	3303      	adds	r3, #3
 80054c0:	089b      	lsrs	r3, r3, #2
 80054c2:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 80054c4:	2300      	movs	r3, #0
 80054c6:	61bb      	str	r3, [r7, #24]
 80054c8:	e018      	b.n	80054fc <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80054ca:	79fb      	ldrb	r3, [r7, #7]
 80054cc:	031a      	lsls	r2, r3, #12
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	4413      	add	r3, r2
 80054d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054d6:	461a      	mov	r2, r3
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	6013      	str	r3, [r2, #0]
    pSrc++;
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	3301      	adds	r3, #1
 80054e2:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	3301      	adds	r3, #1
 80054e8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	3301      	adds	r3, #1
 80054ee:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	3301      	adds	r3, #1
 80054f4:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	3301      	adds	r3, #1
 80054fa:	61bb      	str	r3, [r7, #24]
 80054fc:	69ba      	ldr	r2, [r7, #24]
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	429a      	cmp	r2, r3
 8005502:	d3e2      	bcc.n	80054ca <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3724      	adds	r7, #36	@ 0x24
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005512:	b480      	push	{r7}
 8005514:	b08b      	sub	sp, #44	@ 0x2c
 8005516:	af00      	add	r7, sp, #0
 8005518:	60f8      	str	r0, [r7, #12]
 800551a:	60b9      	str	r1, [r7, #8]
 800551c:	4613      	mov	r3, r2
 800551e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005528:	88fb      	ldrh	r3, [r7, #6]
 800552a:	089b      	lsrs	r3, r3, #2
 800552c:	b29b      	uxth	r3, r3
 800552e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005530:	88fb      	ldrh	r3, [r7, #6]
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005538:	2300      	movs	r3, #0
 800553a:	623b      	str	r3, [r7, #32]
 800553c:	e014      	b.n	8005568 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005548:	601a      	str	r2, [r3, #0]
    pDest++;
 800554a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554c:	3301      	adds	r3, #1
 800554e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005552:	3301      	adds	r3, #1
 8005554:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005558:	3301      	adds	r3, #1
 800555a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800555c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555e:	3301      	adds	r3, #1
 8005560:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	3301      	adds	r3, #1
 8005566:	623b      	str	r3, [r7, #32]
 8005568:	6a3a      	ldr	r2, [r7, #32]
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	429a      	cmp	r2, r3
 800556e:	d3e6      	bcc.n	800553e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005570:	8bfb      	ldrh	r3, [r7, #30]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d01e      	beq.n	80055b4 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005576:	2300      	movs	r3, #0
 8005578:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005580:	461a      	mov	r2, r3
 8005582:	f107 0310 	add.w	r3, r7, #16
 8005586:	6812      	ldr	r2, [r2, #0]
 8005588:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	b2db      	uxtb	r3, r3
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	fa22 f303 	lsr.w	r3, r2, r3
 8005596:	b2da      	uxtb	r2, r3
 8005598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559a:	701a      	strb	r2, [r3, #0]
      i++;
 800559c:	6a3b      	ldr	r3, [r7, #32]
 800559e:	3301      	adds	r3, #1
 80055a0:	623b      	str	r3, [r7, #32]
      pDest++;
 80055a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a4:	3301      	adds	r3, #1
 80055a6:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80055a8:	8bfb      	ldrh	r3, [r7, #30]
 80055aa:	3b01      	subs	r3, #1
 80055ac:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80055ae:	8bfb      	ldrh	r3, [r7, #30]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1ea      	bne.n	800558a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80055b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	372c      	adds	r7, #44	@ 0x2c
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b085      	sub	sp, #20
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	4013      	ands	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80055da:	68fb      	ldr	r3, [r7, #12]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	460b      	mov	r3, r1
 80055f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80055f8:	78fb      	ldrb	r3, [r7, #3]
 80055fa:	015a      	lsls	r2, r3, #5
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	4413      	add	r3, r2
 8005600:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005608:	78fb      	ldrb	r3, [r7, #3]
 800560a:	015a      	lsls	r2, r3, #5
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	4413      	add	r3, r2
 8005610:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	4013      	ands	r3, r2
 800561a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800561c:	68bb      	ldr	r3, [r7, #8]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr

0800562a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800562a:	b480      	push	{r7}
 800562c:	b083      	sub	sp, #12
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	f003 0301 	and.w	r3, r3, #1
}
 800563a:	4618      	mov	r0, r3
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005646:	b480      	push	{r7}
 8005648:	b085      	sub	sp, #20
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800564e:	2300      	movs	r3, #0
 8005650:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	3301      	adds	r3, #1
 8005656:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800565e:	d901      	bls.n	8005664 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e022      	b.n	80056aa <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	2b00      	cmp	r3, #0
 800566a:	daf2      	bge.n	8005652 <USB_CoreReset+0xc>

  count = 10U;
 800566c:	230a      	movs	r3, #10
 800566e:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005670:	e002      	b.n	8005678 <USB_CoreReset+0x32>
  {
    count--;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	3b01      	subs	r3, #1
 8005676:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1f9      	bne.n	8005672 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	f043 0201 	orr.w	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	3301      	adds	r3, #1
 800568e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005696:	d901      	bls.n	800569c <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e006      	b.n	80056aa <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d0f0      	beq.n	800568a <USB_CoreReset+0x44>

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3714      	adds	r7, #20
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
	...

080056b8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80056b8:	b084      	sub	sp, #16
 80056ba:	b580      	push	{r7, lr}
 80056bc:	b086      	sub	sp, #24
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
 80056c2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80056c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80056d8:	461a      	mov	r2, r3
 80056da:	2300      	movs	r3, #0
 80056dc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005704:	f023 0304 	bic.w	r3, r3, #4
 8005708:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800570a:	2110      	movs	r1, #16
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7ff fe66 	bl	80053de <USB_FlushTxFifo>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d001      	beq.n	800571c <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f7ff fe90 	bl	8005442 <USB_FlushRxFifo>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d001      	beq.n	800572c <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800572c:	2300      	movs	r3, #0
 800572e:	613b      	str	r3, [r7, #16]
 8005730:	e015      	b.n	800575e <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	015a      	lsls	r2, r3, #5
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	4413      	add	r3, r2
 800573a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800573e:	461a      	mov	r2, r3
 8005740:	f04f 33ff 	mov.w	r3, #4294967295
 8005744:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	4413      	add	r3, r2
 800574e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005752:	461a      	mov	r2, r3
 8005754:	2300      	movs	r3, #0
 8005756:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	3301      	adds	r3, #1
 800575c:	613b      	str	r3, [r7, #16]
 800575e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005762:	461a      	mov	r2, r3
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	4293      	cmp	r3, r2
 8005768:	d3e3      	bcc.n	8005732 <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f04f 32ff 	mov.w	r2, #4294967295
 8005776:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2280      	movs	r2, #128	@ 0x80
 800577c:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60UL << 16) & USB_OTG_NPTXFD) | 0x80U);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a0c      	ldr	r2, [pc, #48]	@ (80057b4 <USB_HostInit+0xfc>)
 8005782:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40UL << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a0c      	ldr	r2, [pc, #48]	@ (80057b8 <USB_HostInit+0x100>)
 8005788:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	699b      	ldr	r3, [r3, #24]
 8005790:	f043 0210 	orr.w	r2, r3, #16
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	699a      	ldr	r2, [r3, #24]
 800579c:	4b07      	ldr	r3, [pc, #28]	@ (80057bc <USB_HostInit+0x104>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80057a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3718      	adds	r7, #24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80057b0:	b004      	add	sp, #16
 80057b2:	4770      	bx	lr
 80057b4:	00600080 	.word	0x00600080
 80057b8:	004000e0 	.word	0x004000e0
 80057bc:	a3200008 	.word	0xa3200008

080057c0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	460b      	mov	r3, r1
 80057ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80057de:	f023 0303 	bic.w	r3, r3, #3
 80057e2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	78fb      	ldrb	r3, [r7, #3]
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	68f9      	ldr	r1, [r7, #12]
 80057f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80057f8:	4313      	orrs	r3, r2
 80057fa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80057fc:	78fb      	ldrb	r3, [r7, #3]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d107      	bne.n	8005812 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005808:	461a      	mov	r2, r3
 800580a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800580e:	6053      	str	r3, [r2, #4]
 8005810:	e00c      	b.n	800582c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005812:	78fb      	ldrb	r3, [r7, #3]
 8005814:	2b02      	cmp	r3, #2
 8005816:	d107      	bne.n	8005828 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800581e:	461a      	mov	r2, r3
 8005820:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005824:	6053      	str	r3, [r2, #4]
 8005826:	e001      	b.n	800582c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e000      	b.n	800582e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3714      	adds	r7, #20
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr

0800583a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800583a:	b580      	push	{r7, lr}
 800583c:	b084      	sub	sp, #16
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005846:	2300      	movs	r3, #0
 8005848:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800585a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005864:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005868:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800586a:	2064      	movs	r0, #100	@ 0x64
 800586c:	f7fb fe0e 	bl	800148c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800587c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800587e:	200a      	movs	r0, #10
 8005880:	f7fb fe04 	bl	800148c <HAL_Delay>

  return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800588e:	b480      	push	{r7}
 8005890:	b085      	sub	sp, #20
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
 8005896:	460b      	mov	r3, r1
 8005898:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800589e:	2300      	movs	r3, #0
 80058a0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80058b2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d109      	bne.n	80058d2 <USB_DriveVbus+0x44>
 80058be:	78fb      	ldrb	r3, [r7, #3]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d106      	bne.n	80058d2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80058cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80058d0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058dc:	d109      	bne.n	80058f2 <USB_DriveVbus+0x64>
 80058de:	78fb      	ldrb	r3, [r7, #3]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d106      	bne.n	80058f2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80058ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058f0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	0c5b      	lsrs	r3, r3, #17
 800591e:	f003 0303 	and.w	r3, r3, #3
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800592e:	b480      	push	{r7}
 8005930:	b085      	sub	sp, #20
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	b29b      	uxth	r3, r3
}
 8005944:	4618      	mov	r0, r3
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b088      	sub	sp, #32
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	4608      	mov	r0, r1
 800595a:	4611      	mov	r1, r2
 800595c:	461a      	mov	r2, r3
 800595e:	4603      	mov	r3, r0
 8005960:	70fb      	strb	r3, [r7, #3]
 8005962:	460b      	mov	r3, r1
 8005964:	70bb      	strb	r3, [r7, #2]
 8005966:	4613      	mov	r3, r2
 8005968:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800596a:	2300      	movs	r3, #0
 800596c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005972:	78fb      	ldrb	r3, [r7, #3]
 8005974:	015a      	lsls	r2, r3, #5
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	4413      	add	r3, r2
 800597a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800597e:	461a      	mov	r2, r3
 8005980:	f04f 33ff 	mov.w	r3, #4294967295
 8005984:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005986:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800598a:	2b03      	cmp	r3, #3
 800598c:	d867      	bhi.n	8005a5e <USB_HC_Init+0x10e>
 800598e:	a201      	add	r2, pc, #4	@ (adr r2, 8005994 <USB_HC_Init+0x44>)
 8005990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005994:	080059a5 	.word	0x080059a5
 8005998:	08005a21 	.word	0x08005a21
 800599c:	080059a5 	.word	0x080059a5
 80059a0:	080059e3 	.word	0x080059e3
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80059a4:	78fb      	ldrb	r3, [r7, #3]
 80059a6:	015a      	lsls	r2, r3, #5
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	4413      	add	r3, r2
 80059ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059b0:	461a      	mov	r2, r3
 80059b2:	f240 439d 	movw	r3, #1181	@ 0x49d
 80059b6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80059b8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	da51      	bge.n	8005a64 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80059c0:	78fb      	ldrb	r3, [r7, #3]
 80059c2:	015a      	lsls	r2, r3, #5
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	4413      	add	r3, r2
 80059c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	78fa      	ldrb	r2, [r7, #3]
 80059d0:	0151      	lsls	r1, r2, #5
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	440a      	add	r2, r1
 80059d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80059da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059de:	60d3      	str	r3, [r2, #12]
      }
      break;
 80059e0:	e040      	b.n	8005a64 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80059e2:	78fb      	ldrb	r3, [r7, #3]
 80059e4:	015a      	lsls	r2, r3, #5
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	4413      	add	r3, r2
 80059ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059ee:	461a      	mov	r2, r3
 80059f0:	f240 639d 	movw	r3, #1693	@ 0x69d
 80059f4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80059f6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	da34      	bge.n	8005a68 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80059fe:	78fb      	ldrb	r3, [r7, #3]
 8005a00:	015a      	lsls	r2, r3, #5
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	4413      	add	r3, r2
 8005a06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	78fa      	ldrb	r2, [r7, #3]
 8005a0e:	0151      	lsls	r1, r2, #5
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	440a      	add	r2, r1
 8005a14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a1c:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005a1e:	e023      	b.n	8005a68 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005a20:	78fb      	ldrb	r3, [r7, #3]
 8005a22:	015a      	lsls	r2, r3, #5
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	4413      	add	r3, r2
 8005a28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	f240 2325 	movw	r3, #549	@ 0x225
 8005a32:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005a34:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	da17      	bge.n	8005a6c <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005a3c:	78fb      	ldrb	r3, [r7, #3]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	78fa      	ldrb	r2, [r7, #3]
 8005a4c:	0151      	lsls	r1, r2, #5
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	440a      	add	r2, r1
 8005a52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a56:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005a5a:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005a5c:	e006      	b.n	8005a6c <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	77fb      	strb	r3, [r7, #31]
      break;
 8005a62:	e004      	b.n	8005a6e <USB_HC_Init+0x11e>
      break;
 8005a64:	bf00      	nop
 8005a66:	e002      	b.n	8005a6e <USB_HC_Init+0x11e>
      break;
 8005a68:	bf00      	nop
 8005a6a:	e000      	b.n	8005a6e <USB_HC_Init+0x11e>
      break;
 8005a6c:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005a6e:	78fb      	ldrb	r3, [r7, #3]
 8005a70:	015a      	lsls	r2, r3, #5
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	4413      	add	r3, r2
 8005a76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	78fa      	ldrb	r2, [r7, #3]
 8005a7e:	0151      	lsls	r1, r2, #5
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	440a      	add	r2, r1
 8005a84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a88:	f043 0302 	orr.w	r3, r3, #2
 8005a8c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a94:	699a      	ldr	r2, [r3, #24]
 8005a96:	78fb      	ldrb	r3, [r7, #3]
 8005a98:	f003 030f 	and.w	r3, r3, #15
 8005a9c:	2101      	movs	r1, #1
 8005a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa2:	6939      	ldr	r1, [r7, #16]
 8005aa4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005ab8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	da03      	bge.n	8005ac8 <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1UL << 15) & USB_OTG_HCCHAR_EPDIR;
 8005ac0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ac4:	61bb      	str	r3, [r7, #24]
 8005ac6:	e001      	b.n	8005acc <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7ff ff17 	bl	8005900 <USB_GetHostSpeed>
 8005ad2:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005ad4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d106      	bne.n	8005aea <USB_HC_Init+0x19a>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d003      	beq.n	8005aea <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1UL << 17) & USB_OTG_HCCHAR_LSDEV;
 8005ae2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005ae6:	617b      	str	r3, [r7, #20]
 8005ae8:	e001      	b.n	8005aee <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005aee:	787b      	ldrb	r3, [r7, #1]
 8005af0:	059b      	lsls	r3, r3, #22
 8005af2:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005af6:	78bb      	ldrb	r3, [r7, #2]
 8005af8:	02db      	lsls	r3, r3, #11
 8005afa:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005afe:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005b00:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005b04:	049b      	lsls	r3, r3, #18
 8005b06:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005b0a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005b0c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005b0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005b12:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	431a      	orrs	r2, r3
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005b1c:	78fa      	ldrb	r2, [r7, #3]
 8005b1e:	0151      	lsls	r1, r2, #5
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	440a      	add	r2, r1
 8005b24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005b28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005b2c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005b2e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005b32:	2b03      	cmp	r3, #3
 8005b34:	d003      	beq.n	8005b3e <USB_HC_Init+0x1ee>
 8005b36:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d10f      	bne.n	8005b5e <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005b3e:	78fb      	ldrb	r3, [r7, #3]
 8005b40:	015a      	lsls	r2, r3, #5
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	4413      	add	r3, r2
 8005b46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	78fa      	ldrb	r2, [r7, #3]
 8005b4e:	0151      	lsls	r1, r2, #5
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	440a      	add	r2, r1
 8005b54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b5c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005b5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3720      	adds	r7, #32
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b088      	sub	sp, #32
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	785b      	ldrb	r3, [r3, #1]
 8005b7a:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005b7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b80:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d018      	beq.n	8005bbc <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	8952      	ldrh	r2, [r2, #10]
 8005b92:	4413      	add	r3, r2
 8005b94:	3b01      	subs	r3, #1
 8005b96:	683a      	ldr	r2, [r7, #0]
 8005b98:	8952      	ldrh	r2, [r2, #10]
 8005b9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b9e:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8005ba0:	8bfa      	ldrh	r2, [r7, #30]
 8005ba2:	8a7b      	ldrh	r3, [r7, #18]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d90b      	bls.n	8005bc0 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8005ba8:	8a7b      	ldrh	r3, [r7, #18]
 8005baa:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005bac:	8bfb      	ldrh	r3, [r7, #30]
 8005bae:	683a      	ldr	r2, [r7, #0]
 8005bb0:	8952      	ldrh	r2, [r2, #10]
 8005bb2:	fb03 f202 	mul.w	r2, r3, r2
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	615a      	str	r2, [r3, #20]
 8005bba:	e001      	b.n	8005bc0 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	78db      	ldrb	r3, [r3, #3]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d007      	beq.n	8005bd8 <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005bc8:	8bfb      	ldrh	r3, [r7, #30]
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	8952      	ldrh	r2, [r2, #10]
 8005bce:	fb03 f202 	mul.w	r2, r3, r2
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	615a      	str	r2, [r3, #20]
 8005bd6:	e003      	b.n	8005be0 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	699a      	ldr	r2, [r3, #24]
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	695b      	ldr	r3, [r3, #20]
 8005be4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005be8:	8bfb      	ldrh	r3, [r7, #30]
 8005bea:	04d9      	lsls	r1, r3, #19
 8005bec:	4b59      	ldr	r3, [pc, #356]	@ (8005d54 <USB_HC_StartXfer+0x1ec>)
 8005bee:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bf0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	7b1b      	ldrb	r3, [r3, #12]
 8005bf6:	075b      	lsls	r3, r3, #29
 8005bf8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bfc:	6979      	ldr	r1, [r7, #20]
 8005bfe:	0148      	lsls	r0, r1, #5
 8005c00:	69b9      	ldr	r1, [r7, #24]
 8005c02:	4401      	add	r1, r0
 8005c04:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005c08:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005c0a:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f003 0301 	and.w	r3, r3, #1
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	bf0c      	ite	eq
 8005c1c:	2301      	moveq	r3, #1
 8005c1e:	2300      	movne	r3, #0
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	015a      	lsls	r2, r3, #5
 8005c28:	69bb      	ldr	r3, [r7, #24]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	0151      	lsls	r1, r2, #5
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	440a      	add	r2, r1
 8005c3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c3e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005c42:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	015a      	lsls	r2, r3, #5
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	4413      	add	r3, r2
 8005c4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	7c7b      	ldrb	r3, [r7, #17]
 8005c54:	075b      	lsls	r3, r3, #29
 8005c56:	6979      	ldr	r1, [r7, #20]
 8005c58:	0148      	lsls	r0, r1, #5
 8005c5a:	69b9      	ldr	r1, [r7, #24]
 8005c5c:	4401      	add	r1, r0
 8005c5e:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8005c62:	4313      	orrs	r3, r2
 8005c64:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005c7c:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	78db      	ldrb	r3, [r3, #3]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d004      	beq.n	8005c90 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c8c:	60bb      	str	r3, [r7, #8]
 8005c8e:	e003      	b.n	8005c98 <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c96:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005c9e:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	015a      	lsls	r2, r3, #5
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cac:	461a      	mov	r2, r3
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	78db      	ldrb	r3, [r3, #3]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d147      	bne.n	8005d4a <USB_HC_StartXfer+0x1e2>
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d043      	beq.n	8005d4a <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	7a5b      	ldrb	r3, [r3, #9]
 8005cc6:	2b03      	cmp	r3, #3
 8005cc8:	d830      	bhi.n	8005d2c <USB_HC_StartXfer+0x1c4>
 8005cca:	a201      	add	r2, pc, #4	@ (adr r2, 8005cd0 <USB_HC_StartXfer+0x168>)
 8005ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd0:	08005ce1 	.word	0x08005ce1
 8005cd4:	08005d05 	.word	0x08005d05
 8005cd8:	08005ce1 	.word	0x08005ce1
 8005cdc:	08005d05 	.word	0x08005d05
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	3303      	adds	r3, #3
 8005ce6:	089b      	lsrs	r3, r3, #2
 8005ce8:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005cea:	89fa      	ldrh	r2, [r7, #14]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d91c      	bls.n	8005d30 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	f043 0220 	orr.w	r2, r3, #32
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	619a      	str	r2, [r3, #24]
        }
        break;
 8005d02:	e015      	b.n	8005d30 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	3303      	adds	r3, #3
 8005d0a:	089b      	lsrs	r3, r3, #2
 8005d0c:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005d0e:	89fa      	ldrh	r2, [r7, #14]
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d90a      	bls.n	8005d34 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	619a      	str	r2, [r3, #24]
        }
        break;
 8005d2a:	e003      	b.n	8005d34 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 8005d2c:	bf00      	nop
 8005d2e:	e002      	b.n	8005d36 <USB_HC_StartXfer+0x1ce>
        break;
 8005d30:	bf00      	nop
 8005d32:	e000      	b.n	8005d36 <USB_HC_StartXfer+0x1ce>
        break;
 8005d34:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	6919      	ldr	r1, [r3, #16]
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	785a      	ldrb	r2, [r3, #1]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f7ff fbaa 	bl	800549e <USB_WritePacket>
  }

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3720      	adds	r7, #32
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	1ff80000 	.word	0x1ff80000

08005d58 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b085      	sub	sp, #20
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d6a:	695b      	ldr	r3, [r3, #20]
 8005d6c:	b29b      	uxth	r3, r3
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3714      	adds	r7, #20
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr

08005d7a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005d7a:	b480      	push	{r7}
 8005d7c:	b089      	sub	sp, #36	@ 0x24
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
 8005d82:	460b      	mov	r3, r1
 8005d84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005d8a:	78fb      	ldrb	r3, [r7, #3]
 8005d8c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	015a      	lsls	r2, r3, #5
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	4413      	add	r3, r2
 8005d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	0c9b      	lsrs	r3, r3, #18
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	015a      	lsls	r2, r3, #5
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	4413      	add	r3, r2
 8005db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	0fdb      	lsrs	r3, r3, #31
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	015a      	lsls	r2, r3, #5
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	0fdb      	lsrs	r3, r3, #31
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f003 0320 	and.w	r3, r3, #32
 8005ddc:	2b20      	cmp	r3, #32
 8005dde:	d10d      	bne.n	8005dfc <USB_HC_Halt+0x82>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d10a      	bne.n	8005dfc <USB_HC_Halt+0x82>
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d005      	beq.n	8005df8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d002      	beq.n	8005df8 <USB_HC_Halt+0x7e>
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b03      	cmp	r3, #3
 8005df6:	d101      	bne.n	8005dfc <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	e0d8      	b.n	8005fae <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <USB_HC_Halt+0x8e>
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d173      	bne.n	8005ef0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	015a      	lsls	r2, r3, #5
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	69ba      	ldr	r2, [r7, #24]
 8005e18:	0151      	lsls	r1, r2, #5
 8005e1a:	69fa      	ldr	r2, [r7, #28]
 8005e1c:	440a      	add	r2, r1
 8005e1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e22:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e26:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	f003 0320 	and.w	r3, r3, #32
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d14a      	bne.n	8005eca <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFUL << 16)) == 0U)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e38:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d133      	bne.n	8005ea8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	015a      	lsls	r2, r3, #5
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	4413      	add	r3, r2
 8005e48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69ba      	ldr	r2, [r7, #24]
 8005e50:	0151      	lsls	r1, r2, #5
 8005e52:	69fa      	ldr	r2, [r7, #28]
 8005e54:	440a      	add	r2, r1
 8005e56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e5e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	015a      	lsls	r2, r3, #5
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	4413      	add	r3, r2
 8005e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	69ba      	ldr	r2, [r7, #24]
 8005e70:	0151      	lsls	r1, r2, #5
 8005e72:	69fa      	ldr	r2, [r7, #28]
 8005e74:	440a      	add	r2, r1
 8005e76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005e7e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	3301      	adds	r3, #1
 8005e84:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e8c:	d82e      	bhi.n	8005eec <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	015a      	lsls	r2, r3, #5
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	4413      	add	r3, r2
 8005e96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ea0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ea4:	d0ec      	beq.n	8005e80 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ea6:	e081      	b.n	8005fac <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	0151      	lsls	r1, r2, #5
 8005eba:	69fa      	ldr	r2, [r7, #28]
 8005ebc:	440a      	add	r2, r1
 8005ebe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ec2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ec6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ec8:	e070      	b.n	8005fac <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	015a      	lsls	r2, r3, #5
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	69ba      	ldr	r2, [r7, #24]
 8005eda:	0151      	lsls	r1, r2, #5
 8005edc:	69fa      	ldr	r2, [r7, #28]
 8005ede:	440a      	add	r2, r1
 8005ee0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ee4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ee8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005eea:	e05f      	b.n	8005fac <USB_HC_Halt+0x232>
            break;
 8005eec:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005eee:	e05d      	b.n	8005fac <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69ba      	ldr	r2, [r7, #24]
 8005f00:	0151      	lsls	r1, r2, #5
 8005f02:	69fa      	ldr	r2, [r7, #28]
 8005f04:	440a      	add	r2, r1
 8005f06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f0e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFUL << 16)) == 0U)
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d133      	bne.n	8005f88 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	015a      	lsls	r2, r3, #5
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	4413      	add	r3, r2
 8005f28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	0151      	lsls	r1, r2, #5
 8005f32:	69fa      	ldr	r2, [r7, #28]
 8005f34:	440a      	add	r2, r1
 8005f36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f3e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	015a      	lsls	r2, r3, #5
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	4413      	add	r3, r2
 8005f48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	69ba      	ldr	r2, [r7, #24]
 8005f50:	0151      	lsls	r1, r2, #5
 8005f52:	69fa      	ldr	r2, [r7, #28]
 8005f54:	440a      	add	r2, r1
 8005f56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f5e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	3301      	adds	r3, #1
 8005f64:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f6c:	d81d      	bhi.n	8005faa <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	015a      	lsls	r2, r3, #5
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	4413      	add	r3, r2
 8005f76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f84:	d0ec      	beq.n	8005f60 <USB_HC_Halt+0x1e6>
 8005f86:	e011      	b.n	8005fac <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	69ba      	ldr	r2, [r7, #24]
 8005f98:	0151      	lsls	r1, r2, #5
 8005f9a:	69fa      	ldr	r2, [r7, #28]
 8005f9c:	440a      	add	r2, r1
 8005f9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005fa6:	6013      	str	r3, [r2, #0]
 8005fa8:	e000      	b.n	8005fac <USB_HC_Halt+0x232>
          break;
 8005faa:	bf00      	nop
    }
  }

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3724      	adds	r7, #36	@ 0x24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr

08005fba <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b088      	sub	sp, #32
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7ff f9a8 	bl	8005324 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005fd4:	2110      	movs	r1, #16
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f7ff fa01 	bl	80053de <USB_FlushTxFifo>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f7ff fa2b 	bl	8005442 <USB_FlushRxFifo>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d001      	beq.n	8005ff6 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	61bb      	str	r3, [r7, #24]
 8005ffa:	e01f      	b.n	800603c <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	015a      	lsls	r2, r3, #5
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	4413      	add	r3, r2
 8006004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006012:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800601a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006022:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006024:	69bb      	ldr	r3, [r7, #24]
 8006026:	015a      	lsls	r2, r3, #5
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	4413      	add	r3, r2
 800602c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006030:	461a      	mov	r2, r3
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	3301      	adds	r3, #1
 800603a:	61bb      	str	r3, [r7, #24]
 800603c:	69bb      	ldr	r3, [r7, #24]
 800603e:	2b0f      	cmp	r3, #15
 8006040:	d9dc      	bls.n	8005ffc <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006042:	2300      	movs	r3, #0
 8006044:	61bb      	str	r3, [r7, #24]
 8006046:	e034      	b.n	80060b2 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	015a      	lsls	r2, r3, #5
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	4413      	add	r3, r2
 8006050:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800605e:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006066:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800606e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	015a      	lsls	r2, r3, #5
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	4413      	add	r3, r2
 8006078:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800607c:	461a      	mov	r2, r3
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	3301      	adds	r3, #1
 8006086:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800608e:	d80c      	bhi.n	80060aa <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	015a      	lsls	r2, r3, #5
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	4413      	add	r3, r2
 8006098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060a6:	d0ec      	beq.n	8006082 <USB_StopHost+0xc8>
 80060a8:	e000      	b.n	80060ac <USB_StopHost+0xf2>
        break;
 80060aa:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	3301      	adds	r3, #1
 80060b0:	61bb      	str	r3, [r7, #24]
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	2b0f      	cmp	r3, #15
 80060b6:	d9c7      	bls.n	8006048 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80060be:	461a      	mov	r2, r3
 80060c0:	f04f 33ff 	mov.w	r3, #4294967295
 80060c4:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f04f 32ff 	mov.w	r2, #4294967295
 80060cc:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f7ff f917 	bl	8005302 <USB_EnableGlobalInt>

  return ret;
 80060d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3720      	adds	r7, #32
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
	...

080060e0 <USBH_MIDI_Init>:
    USBH_MIDI_SOFProcess
};

/* USBH_MIDI_Init: called upon device connection for MIDI class */
static USBH_StatusTypeDef USBH_MIDI_Init(USBH_HandleTypeDef *phost)
{
 80060e0:	b590      	push	{r4, r7, lr}
 80060e2:	b08d      	sub	sp, #52	@ 0x34
 80060e4:	af04      	add	r7, sp, #16
 80060e6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL;
 80060e8:	2302      	movs	r3, #2
 80060ea:	773b      	strb	r3, [r7, #28]
  MIDI_HandleTypeDef *MIDI_Handle;

  /* Allocate memory for MIDI class handle */
  MIDI_Handle = (MIDI_HandleTypeDef *)USBH_malloc(sizeof(MIDI_HandleTypeDef));
 80060ec:	208e      	movs	r0, #142	@ 0x8e
 80060ee:	f002 fa55 	bl	800859c <malloc>
 80060f2:	4603      	mov	r3, r0
 80060f4:	61bb      	str	r3, [r7, #24]
  if (MIDI_Handle == NULL)
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d104      	bne.n	8006106 <USBH_MIDI_Init+0x26>
  {
    printf("USBH_MIDI_Init: Failed to allocate MIDI class handle\r\n");
 80060fc:	4883      	ldr	r0, [pc, #524]	@ (800630c <USBH_MIDI_Init+0x22c>)
 80060fe:	f002 fc35 	bl	800896c <puts>
    return USBH_FAIL;
 8006102:	2302      	movs	r3, #2
 8006104:	e0fd      	b.n	8006302 <USBH_MIDI_Init+0x222>
  }
  memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef));
 8006106:	228e      	movs	r2, #142	@ 0x8e
 8006108:	2100      	movs	r1, #0
 800610a:	69b8      	ldr	r0, [r7, #24]
 800610c:	f002 fd44 	bl	8008b98 <memset>
  phost->pActiveClass->pData = (void *)MIDI_Handle;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006116:	69ba      	ldr	r2, [r7, #24]
 8006118:	61da      	str	r2, [r3, #28]

  /* Find the MIDI Streaming interface (Audio class 0x01, subclass 0x03) */
  uint8_t interface = 0xFF;
 800611a:	23ff      	movs	r3, #255	@ 0xff
 800611c:	77fb      	strb	r3, [r7, #31]
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 800611e:	2300      	movs	r3, #0
 8006120:	77bb      	strb	r3, [r7, #30]
 8006122:	e01b      	b.n	800615c <USBH_MIDI_Init+0x7c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8006124:	7fbb      	ldrb	r3, [r7, #30]
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	211a      	movs	r1, #26
 800612a:	fb01 f303 	mul.w	r3, r1, r3
 800612e:	4413      	add	r3, r2
 8006130:	f203 3347 	addw	r3, r3, #839	@ 0x347
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d10d      	bne.n	8006156 <USBH_MIDI_Init+0x76>
        (phost->device.CfgDesc.Itf_Desc[idx].bInterfaceSubClass == USB_MIDI_SUBCLASS_STREAMING))
 800613a:	7fbb      	ldrb	r3, [r7, #30]
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	211a      	movs	r1, #26
 8006140:	fb01 f303 	mul.w	r3, r1, r3
 8006144:	4413      	add	r3, r2
 8006146:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800614a:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 800614c:	2b03      	cmp	r3, #3
 800614e:	d102      	bne.n	8006156 <USBH_MIDI_Init+0x76>
    {
      interface = idx;
 8006150:	7fbb      	ldrb	r3, [r7, #30]
 8006152:	77fb      	strb	r3, [r7, #31]
      break;
 8006154:	e008      	b.n	8006168 <USBH_MIDI_Init+0x88>
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 8006156:	7fbb      	ldrb	r3, [r7, #30]
 8006158:	3301      	adds	r3, #1
 800615a:	77bb      	strb	r3, [r7, #30]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8006162:	7fba      	ldrb	r2, [r7, #30]
 8006164:	429a      	cmp	r2, r3
 8006166:	d3dd      	bcc.n	8006124 <USBH_MIDI_Init+0x44>
    }
  }
  if (interface == 0xFF)
 8006168:	7ffb      	ldrb	r3, [r7, #31]
 800616a:	2bff      	cmp	r3, #255	@ 0xff
 800616c:	d104      	bne.n	8006178 <USBH_MIDI_Init+0x98>
  {
    printf("USBH_MIDI_Init: No MIDI Streaming interface found\r\n");
 800616e:	4868      	ldr	r0, [pc, #416]	@ (8006310 <USBH_MIDI_Init+0x230>)
 8006170:	f002 fbfc 	bl	800896c <puts>
    return USBH_FAIL;
 8006174:	2302      	movs	r3, #2
 8006176:	e0c4      	b.n	8006302 <USBH_MIDI_Init+0x222>
  }
  printf("USBH_MIDI_Init: MIDI Streaming interface found at index %d\r\n", interface);
 8006178:	7ffb      	ldrb	r3, [r7, #31]
 800617a:	4619      	mov	r1, r3
 800617c:	4865      	ldr	r0, [pc, #404]	@ (8006314 <USBH_MIDI_Init+0x234>)
 800617e:	f002 fb8d 	bl	800889c <iprintf>

  /* Get the interface descriptor and parse its endpoints */
  USBH_InterfaceDescTypeDef *itf_desc = &phost->device.CfgDesc.Itf_Desc[interface];
 8006182:	7ffb      	ldrb	r3, [r7, #31]
 8006184:	221a      	movs	r2, #26
 8006186:	fb02 f303 	mul.w	r3, r2, r3
 800618a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	4413      	add	r3, r2
 8006192:	330a      	adds	r3, #10
 8006194:	617b      	str	r3, [r7, #20]
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 8006196:	2300      	movs	r3, #0
 8006198:	777b      	strb	r3, [r7, #29]
 800619a:	e090      	b.n	80062be <USBH_MIDI_Init+0x1de>
  {
    USBH_EpDescTypeDef *ep_desc = &itf_desc->Ep_Desc[ep_idx];
 800619c:	7f7b      	ldrb	r3, [r7, #29]
 800619e:	3301      	adds	r3, #1
 80061a0:	00db      	lsls	r3, r3, #3
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	4413      	add	r3, r2
 80061a6:	3302      	adds	r3, #2
 80061a8:	613b      	str	r3, [r7, #16]
    uint8_t ep_addr = ep_desc->bEndpointAddress;
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	789b      	ldrb	r3, [r3, #2]
 80061ae:	73fb      	strb	r3, [r7, #15]
    uint8_t ep_type = ep_desc->bmAttributes & 0x03U;  // lower 2 bits indicate type
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	78db      	ldrb	r3, [r3, #3]
 80061b4:	f003 0303 	and.w	r3, r3, #3
 80061b8:	73bb      	strb	r3, [r7, #14]
    if ((ep_addr & 0x80U) && (ep_type == 0x02U))
 80061ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	da3b      	bge.n	800623a <USBH_MIDI_Init+0x15a>
 80061c2:	7bbb      	ldrb	r3, [r7, #14]
 80061c4:	2b02      	cmp	r3, #2
 80061c6:	d138      	bne.n	800623a <USBH_MIDI_Init+0x15a>
    {
      /* MIDI IN endpoint (Bulk IN) */
      MIDI_Handle->InEp = ep_addr;
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	7bfa      	ldrb	r2, [r7, #15]
 80061cc:	709a      	strb	r2, [r3, #2]
      MIDI_Handle->InEpSize = ep_desc->wMaxPacketSize;
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	889a      	ldrh	r2, [r3, #4]
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	809a      	strh	r2, [r3, #4]
      MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	789b      	ldrb	r3, [r3, #2]
 80061da:	4619      	mov	r1, r3
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f001 fe67 	bl	8007eb0 <USBH_AllocPipe>
 80061e2:	4603      	mov	r3, r0
 80061e4:	461a      	mov	r2, r3
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	701a      	strb	r2, [r3, #0]
      USBH_OpenPipe(phost, MIDI_Handle->InPipe, MIDI_Handle->InEp,
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	7819      	ldrb	r1, [r3, #0]
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	7898      	ldrb	r0, [r3, #2]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80061fe:	69ba      	ldr	r2, [r7, #24]
 8006200:	8892      	ldrh	r2, [r2, #4]
 8006202:	9202      	str	r2, [sp, #8]
 8006204:	2202      	movs	r2, #2
 8006206:	9201      	str	r2, [sp, #4]
 8006208:	9300      	str	r3, [sp, #0]
 800620a:	4623      	mov	r3, r4
 800620c:	4602      	mov	r2, r0
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f001 fe1f 	bl	8007e52 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->InEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->InPipe, 0);
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	2200      	movs	r2, #0
 800621a:	4619      	mov	r1, r3
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f002 f956 	bl	80084ce <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8006226:	4619      	mov	r1, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 800622c:	461a      	mov	r2, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	889b      	ldrh	r3, [r3, #4]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8006232:	4839      	ldr	r0, [pc, #228]	@ (8006318 <USBH_MIDI_Init+0x238>)
 8006234:	f002 fb32 	bl	800889c <iprintf>
 8006238:	e03e      	b.n	80062b8 <USBH_MIDI_Init+0x1d8>
    }
    else if (!(ep_addr & 0x80U) && (ep_type == 0x02U))
 800623a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800623e:	2b00      	cmp	r3, #0
 8006240:	db3a      	blt.n	80062b8 <USBH_MIDI_Init+0x1d8>
 8006242:	7bbb      	ldrb	r3, [r7, #14]
 8006244:	2b02      	cmp	r3, #2
 8006246:	d137      	bne.n	80062b8 <USBH_MIDI_Init+0x1d8>
    {
      /* MIDI OUT endpoint (Bulk OUT) */
      MIDI_Handle->OutEp = ep_addr;
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	7bfa      	ldrb	r2, [r7, #15]
 800624c:	70da      	strb	r2, [r3, #3]
      MIDI_Handle->OutEpSize = ep_desc->wMaxPacketSize;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	889a      	ldrh	r2, [r3, #4]
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	80da      	strh	r2, [r3, #6]
      MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	78db      	ldrb	r3, [r3, #3]
 800625a:	4619      	mov	r1, r3
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f001 fe27 	bl	8007eb0 <USBH_AllocPipe>
 8006262:	4603      	mov	r3, r0
 8006264:	461a      	mov	r2, r3
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	705a      	strb	r2, [r3, #1]
      USBH_OpenPipe(phost, MIDI_Handle->OutPipe, MIDI_Handle->OutEp,
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	7859      	ldrb	r1, [r3, #1]
 800626e:	69bb      	ldr	r3, [r7, #24]
 8006270:	78d8      	ldrb	r0, [r3, #3]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800627e:	69ba      	ldr	r2, [r7, #24]
 8006280:	88d2      	ldrh	r2, [r2, #6]
 8006282:	9202      	str	r2, [sp, #8]
 8006284:	2202      	movs	r2, #2
 8006286:	9201      	str	r2, [sp, #4]
 8006288:	9300      	str	r3, [sp, #0]
 800628a:	4623      	mov	r3, r4
 800628c:	4602      	mov	r2, r0
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f001 fddf 	bl	8007e52 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->OutEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->OutPipe, 0);
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	785b      	ldrb	r3, [r3, #1]
 8006298:	2200      	movs	r2, #0
 800629a:	4619      	mov	r1, r3
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f002 f916 	bl	80084ce <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80062a6:	4619      	mov	r1, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80062ac:	461a      	mov	r2, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	88db      	ldrh	r3, [r3, #6]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80062b2:	481a      	ldr	r0, [pc, #104]	@ (800631c <USBH_MIDI_Init+0x23c>)
 80062b4:	f002 faf2 	bl	800889c <iprintf>
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 80062b8:	7f7b      	ldrb	r3, [r7, #29]
 80062ba:	3301      	adds	r3, #1
 80062bc:	777b      	strb	r3, [r7, #29]
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	791b      	ldrb	r3, [r3, #4]
 80062c2:	7f7a      	ldrb	r2, [r7, #29]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	f4ff af69 	bcc.w	800619c <USBH_MIDI_Init+0xbc>
    }
  }

  /* Initialize FIFO and state */
  MIDI_Handle->EventFIFOHead = 0;
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
  MIDI_Handle->EventFIFOTail = 0;
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  MIDI_Handle->state = MIDI_IDLE;
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	2200      	movs	r2, #0
 80062de:	721a      	strb	r2, [r3, #8]
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 80062e6:	4619      	mov	r1, r3
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 80062ee:	461a      	mov	r2, r3
 80062f0:	480b      	ldr	r0, [pc, #44]	@ (8006320 <USBH_MIDI_Init+0x240>)
 80062f2:	f002 fad3 	bl	800889c <iprintf>

  /* Indicate successful initialization */
  printf("USBH_MIDI_Init: MIDI class driver initialized successfully\r\n");
 80062f6:	480b      	ldr	r0, [pc, #44]	@ (8006324 <USBH_MIDI_Init+0x244>)
 80062f8:	f002 fb38 	bl	800896c <puts>
  status = USBH_OK;
 80062fc:	2300      	movs	r3, #0
 80062fe:	773b      	strb	r3, [r7, #28]
  return status;
 8006300:	7f3b      	ldrb	r3, [r7, #28]
}
 8006302:	4618      	mov	r0, r3
 8006304:	3724      	adds	r7, #36	@ 0x24
 8006306:	46bd      	mov	sp, r7
 8006308:	bd90      	pop	{r4, r7, pc}
 800630a:	bf00      	nop
 800630c:	08009a88 	.word	0x08009a88
 8006310:	08009ac0 	.word	0x08009ac0
 8006314:	08009af4 	.word	0x08009af4
 8006318:	08009b34 	.word	0x08009b34
 800631c:	08009b84 	.word	0x08009b84
 8006320:	08009bd8 	.word	0x08009bd8
 8006324:	08009c14 	.word	0x08009c14

08006328 <USBH_MIDI_DeInit>:

/* USBH_MIDI_DeInit: called on device disconnection for cleanup */
static USBH_StatusTypeDef USBH_MIDI_DeInit(USBH_HandleTypeDef *phost)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006336:	69db      	ldr	r3, [r3, #28]
 8006338:	60fb      	str	r3, [r7, #12]
  if (MIDI_Handle != NULL)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d045      	beq.n	80063cc <USBH_MIDI_DeInit+0xa4>
  {
    /* Close and free IN pipe */
    if (MIDI_Handle->InPipe)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d017      	beq.n	8006378 <USBH_MIDI_DeInit+0x50>
    {
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 800634c:	4619      	mov	r1, r3
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8006352:	461a      	mov	r2, r3
 8006354:	4820      	ldr	r0, [pc, #128]	@ (80063d8 <USBH_MIDI_DeInit+0xb0>)
 8006356:	f002 faa1 	bl	800889c <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	4619      	mov	r1, r3
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f001 fd95 	bl	8007e90 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->InPipe);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	781b      	ldrb	r3, [r3, #0]
 800636a:	4619      	mov	r1, r3
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f001 fdc0 	bl	8007ef2 <USBH_FreePipe>
      MIDI_Handle->InPipe = 0;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	701a      	strb	r2, [r3, #0]
    }
    /* Close and free OUT pipe */
    if (MIDI_Handle->OutPipe)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	785b      	ldrb	r3, [r3, #1]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d017      	beq.n	80063b0 <USBH_MIDI_DeInit+0x88>
    {
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8006384:	4619      	mov	r1, r3
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 800638a:	461a      	mov	r2, r3
 800638c:	4813      	ldr	r0, [pc, #76]	@ (80063dc <USBH_MIDI_DeInit+0xb4>)
 800638e:	f002 fa85 	bl	800889c <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	785b      	ldrb	r3, [r3, #1]
 8006396:	4619      	mov	r1, r3
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f001 fd79 	bl	8007e90 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->OutPipe);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	785b      	ldrb	r3, [r3, #1]
 80063a2:	4619      	mov	r1, r3
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f001 fda4 	bl	8007ef2 <USBH_FreePipe>
      MIDI_Handle->OutPipe = 0;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	705a      	strb	r2, [r3, #1]
    }
    /* Free MIDI class handle */
    USBH_free(MIDI_Handle);
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f002 f8fb 	bl	80085ac <free>
    phost->pActiveClass->pData = NULL;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80063bc:	2200      	movs	r2, #0
 80063be:	61da      	str	r2, [r3, #28]
    printf("USBH_MIDI_DeInit: Freed MIDI class handle memory\r\n");
 80063c0:	4807      	ldr	r0, [pc, #28]	@ (80063e0 <USBH_MIDI_DeInit+0xb8>)
 80063c2:	f002 fad3 	bl	800896c <puts>
    printf("USBH_MIDI_DeInit: De-initialization complete\r\n");
 80063c6:	4807      	ldr	r0, [pc, #28]	@ (80063e4 <USBH_MIDI_DeInit+0xbc>)
 80063c8:	f002 fad0 	bl	800896c <puts>
  }
  return USBH_OK;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3710      	adds	r7, #16
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop
 80063d8:	08009c50 	.word	0x08009c50
 80063dc:	08009c84 	.word	0x08009c84
 80063e0:	08009cb8 	.word	0x08009cb8
 80063e4:	08009cec 	.word	0x08009cec

080063e8 <USBH_MIDI_ClassRequest>:

/* USBH_MIDI_ClassRequest: no class-specific requests needed for basic MIDI */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  /* No special control requests; simply return OK */
  return USBH_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	370c      	adds	r7, #12
 80063f6:	46bd      	mov	sp, r7
 80063f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fc:	4770      	bx	lr
	...

08006400 <USBH_MIDI_Process>:

/* USBH_MIDI_Process: polling handler for incoming MIDI data */
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b08a      	sub	sp, #40	@ 0x28
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	61fb      	str	r3, [r7, #28]
  USBH_StatusTypeDef status = USBH_OK;
 8006412:	2300      	movs	r3, #0
 8006414:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t urb_state;
  uint32_t length;

  if (MIDI_Handle == NULL)
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d101      	bne.n	8006422 <USBH_MIDI_Process+0x22>
  {
    return USBH_FAIL;  // Should not happen if class is active
 800641e:	2302      	movs	r3, #2
 8006420:	e0dd      	b.n	80065de <USBH_MIDI_Process+0x1de>
  }

  switch (MIDI_Handle->state)
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	7a1b      	ldrb	r3, [r3, #8]
 8006426:	2b02      	cmp	r3, #2
 8006428:	f000 80cc 	beq.w	80065c4 <USBH_MIDI_Process+0x1c4>
 800642c:	2b02      	cmp	r3, #2
 800642e:	f300 80d0 	bgt.w	80065d2 <USBH_MIDI_Process+0x1d2>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <USBH_MIDI_Process+0x3c>
 8006436:	2b01      	cmp	r3, #1
 8006438:	d017      	beq.n	800646a <USBH_MIDI_Process+0x6a>
 800643a:	e0ca      	b.n	80065d2 <USBH_MIDI_Process+0x1d2>
  {
    case MIDI_IDLE:
      /* Idle: start a new IN transfer */
      printf("USBH_MIDI_Process: State=MIDI_IDLE, initiating IN transfer\r\n");
 800643c:	486a      	ldr	r0, [pc, #424]	@ (80065e8 <USBH_MIDI_Process+0x1e8>)
 800643e:	f002 fa95 	bl	800896c <puts>
      USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	f103 0109 	add.w	r1, r3, #9
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	889a      	ldrh	r2, [r3, #4]
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f001 fce0 	bl	8007e16 <USBH_BulkReceiveData>
                           MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
      MIDI_Handle->state = MIDI_TRANSFER;
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	2201      	movs	r2, #1
 800645a:	721a      	strb	r2, [r3, #8]
      printf("USBH_MIDI_Process: State -> MIDI_TRANSFER (waiting for data)\r\n");
 800645c:	4863      	ldr	r0, [pc, #396]	@ (80065ec <USBH_MIDI_Process+0x1ec>)
 800645e:	f002 fa85 	bl	800896c <puts>
      status = USBH_BUSY;
 8006462:	2301      	movs	r3, #1
 8006464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006468:	e0b7      	b.n	80065da <USBH_MIDI_Process+0x1da>

    case MIDI_TRANSFER:
      /* Check the state of the last USB transfer */
      urb_state = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	781b      	ldrb	r3, [r3, #0]
 800646e:	4619      	mov	r1, r3
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f002 f80b 	bl	800848c <USBH_LL_GetURBState>
 8006476:	4603      	mov	r3, r0
 8006478:	61bb      	str	r3, [r7, #24]
      if (urb_state == USBH_URB_DONE)
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d173      	bne.n	8006568 <USBH_MIDI_Process+0x168>
      {
        /* Data packet received */
        length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	781b      	ldrb	r3, [r3, #0]
 8006484:	4619      	mov	r1, r3
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f001 ff6e 	bl	8008368 <USBH_LL_GetLastXferSize>
 800648c:	6178      	str	r0, [r7, #20]
        printf("USBH_MIDI_Process: URB done, received %lu bytes\r\n", (unsigned long)length);
 800648e:	6979      	ldr	r1, [r7, #20]
 8006490:	4857      	ldr	r0, [pc, #348]	@ (80065f0 <USBH_MIDI_Process+0x1f0>)
 8006492:	f002 fa03 	bl	800889c <iprintf>
        if (length > 0 && length <= USBH_MIDI_MAX_PACKET_SIZE)
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d04d      	beq.n	8006538 <USBH_MIDI_Process+0x138>
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	2b40      	cmp	r3, #64	@ 0x40
 80064a0:	d84a      	bhi.n	8006538 <USBH_MIDI_Process+0x138>
        {
          uint32_t i = 0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 80064a6:	e026      	b.n	80064f6 <USBH_MIDI_Process+0xf6>
          {
            uint16_t nextHead = (MIDI_Handle->EventFIFOHead + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80064ae:	3304      	adds	r3, #4
 80064b0:	425a      	negs	r2, r3
 80064b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064b6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80064ba:	bf58      	it	pl
 80064bc:	4253      	negpl	r3, r2
 80064be:	827b      	strh	r3, [r7, #18]
            if (nextHead == MIDI_Handle->EventFIFOTail)
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 80064c6:	8a7a      	ldrh	r2, [r7, #18]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d01e      	beq.n	800650a <USBH_MIDI_Process+0x10a>
            {
              /* FIFO full  cannot add more events */
              break;  // drop remaining events
            }
            /* Copy one 4-byte MIDI event into FIFO */
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80064d2:	3348      	adds	r3, #72	@ 0x48
 80064d4:	69fa      	ldr	r2, [r7, #28]
 80064d6:	4413      	add	r3, r2
 80064d8:	3301      	adds	r3, #1
                   &MIDI_Handle->RxBuffer[i], 4);
 80064da:	6a3a      	ldr	r2, [r7, #32]
 80064dc:	3208      	adds	r2, #8
 80064de:	69f9      	ldr	r1, [r7, #28]
 80064e0:	440a      	add	r2, r1
 80064e2:	3201      	adds	r2, #1
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 80064e4:	6812      	ldr	r2, [r2, #0]
 80064e6:	601a      	str	r2, [r3, #0]
            MIDI_Handle->EventFIFOHead = nextHead;
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	8a7a      	ldrh	r2, [r7, #18]
 80064ec:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            i += 4;
 80064f0:	6a3b      	ldr	r3, [r7, #32]
 80064f2:	3304      	adds	r3, #4
 80064f4:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 80064f6:	6a3a      	ldr	r2, [r7, #32]
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d206      	bcs.n	800650c <USBH_MIDI_Process+0x10c>
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	6a3b      	ldr	r3, [r7, #32]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	2b03      	cmp	r3, #3
 8006506:	d8cf      	bhi.n	80064a8 <USBH_MIDI_Process+0xa8>
 8006508:	e000      	b.n	800650c <USBH_MIDI_Process+0x10c>
              break;  // drop remaining events
 800650a:	bf00      	nop
          }
          uint32_t eventsAdded = i / 4;
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	089b      	lsrs	r3, r3, #2
 8006510:	60fb      	str	r3, [r7, #12]
          if (eventsAdded > 0)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d003      	beq.n	8006520 <USBH_MIDI_Process+0x120>
          {
            printf("USBH_MIDI_Process: Added %lu MIDI events to FIFO\r\n", (unsigned long)eventsAdded);
 8006518:	68f9      	ldr	r1, [r7, #12]
 800651a:	4836      	ldr	r0, [pc, #216]	@ (80065f4 <USBH_MIDI_Process+0x1f4>)
 800651c:	f002 f9be 	bl	800889c <iprintf>
          }
          if (i < length)
 8006520:	6a3a      	ldr	r2, [r7, #32]
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	429a      	cmp	r2, r3
 8006526:	d210      	bcs.n	800654a <USBH_MIDI_Process+0x14a>
          {
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
                   (unsigned long)(length - i));
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	1ad3      	subs	r3, r2, r3
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
 800652e:	4619      	mov	r1, r3
 8006530:	4831      	ldr	r0, [pc, #196]	@ (80065f8 <USBH_MIDI_Process+0x1f8>)
 8006532:	f002 f9b3 	bl	800889c <iprintf>
        {
 8006536:	e008      	b.n	800654a <USBH_MIDI_Process+0x14a>
          }
        }
        else if (length > USBH_MIDI_MAX_PACKET_SIZE)
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	2b40      	cmp	r3, #64	@ 0x40
 800653c:	d906      	bls.n	800654c <USBH_MIDI_Process+0x14c>
        {
          /* Received packet larger than our buffer (should not happen in FS) */
          printf("USBH_MIDI_Process: Packet size %lu exceeds max %d, ignoring\r\n",
 800653e:	2240      	movs	r2, #64	@ 0x40
 8006540:	6979      	ldr	r1, [r7, #20]
 8006542:	482e      	ldr	r0, [pc, #184]	@ (80065fc <USBH_MIDI_Process+0x1fc>)
 8006544:	f002 f9aa 	bl	800889c <iprintf>
 8006548:	e000      	b.n	800654c <USBH_MIDI_Process+0x14c>
        {
 800654a:	bf00      	nop
                 (unsigned long)length, USBH_MIDI_MAX_PACKET_SIZE);
        }
        /* Submit a new read transfer immediately to continue polling */
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	f103 0109 	add.w	r1, r3, #9
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	889a      	ldrh	r2, [r3, #4]
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f001 fc5b 	bl	8007e16 <USBH_BulkReceiveData>
                             MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
        /* Stay in MIDI_TRANSFER state */
        status = USBH_OK;
 8006560:	2300      	movs	r3, #0
 8006562:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      {
        /* URB_BUSY or NOTREADY: no new data yet, keep waiting */
        status = USBH_BUSY;
        // (No log here to avoid excessive output on each poll cycle)
      }
      break;
 8006566:	e038      	b.n	80065da <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_STALL)
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	2b05      	cmp	r3, #5
 800656c:	d119      	bne.n	80065a2 <USBH_MIDI_Process+0x1a2>
               MIDI_Handle->InEp);
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	789b      	ldrb	r3, [r3, #2]
        printf("USBH_MIDI_Process: IN endpoint 0x%02X stalled, clearing halt condition\r\n",
 8006572:	4619      	mov	r1, r3
 8006574:	4822      	ldr	r0, [pc, #136]	@ (8006600 <USBH_MIDI_Process+0x200>)
 8006576:	f002 f991 	bl	800889c <iprintf>
        USBH_ClrFeature(phost, MIDI_Handle->InEp);  // clear stall on the IN endpoint
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	789b      	ldrb	r3, [r3, #2]
 800657e:	4619      	mov	r1, r3
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 ff03 	bl	800738c <USBH_ClrFeature>
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	f103 0109 	add.w	r1, r3, #9
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	889a      	ldrh	r2, [r3, #4]
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f001 fc3e 	bl	8007e16 <USBH_BulkReceiveData>
        status = USBH_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80065a0:	e01b      	b.n	80065da <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_ERROR)
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b04      	cmp	r3, #4
 80065a6:	d109      	bne.n	80065bc <USBH_MIDI_Process+0x1bc>
        MIDI_Handle->state = MIDI_ERROR;
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	2202      	movs	r2, #2
 80065ac:	721a      	strb	r2, [r3, #8]
        printf("USBH_MIDI_Process: USB transfer error, state -> MIDI_ERROR\r\n");
 80065ae:	4815      	ldr	r0, [pc, #84]	@ (8006604 <USBH_MIDI_Process+0x204>)
 80065b0:	f002 f9dc 	bl	800896c <puts>
        status = USBH_FAIL;
 80065b4:	2302      	movs	r3, #2
 80065b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80065ba:	e00e      	b.n	80065da <USBH_MIDI_Process+0x1da>
        status = USBH_BUSY;
 80065bc:	2301      	movs	r3, #1
 80065be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80065c2:	e00a      	b.n	80065da <USBH_MIDI_Process+0x1da>

    case MIDI_ERROR:
      /* Error state - no recovery implemented */
      printf("USBH_MIDI_Process: State=MIDI_ERROR, unrecoverable error\r\n");
 80065c4:	4810      	ldr	r0, [pc, #64]	@ (8006608 <USBH_MIDI_Process+0x208>)
 80065c6:	f002 f9d1 	bl	800896c <puts>
      status = USBH_FAIL;
 80065ca:	2302      	movs	r3, #2
 80065cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80065d0:	e003      	b.n	80065da <USBH_MIDI_Process+0x1da>

    default:
      status = USBH_FAIL;
 80065d2:	2302      	movs	r3, #2
 80065d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80065d8:	bf00      	nop
  }

  return status;
 80065da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3728      	adds	r7, #40	@ 0x28
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	08009d1c 	.word	0x08009d1c
 80065ec:	08009d58 	.word	0x08009d58
 80065f0:	08009d98 	.word	0x08009d98
 80065f4:	08009dcc 	.word	0x08009dcc
 80065f8:	08009e00 	.word	0x08009e00
 80065fc:	08009e3c 	.word	0x08009e3c
 8006600:	08009e7c 	.word	0x08009e7c
 8006604:	08009ec8 	.word	0x08009ec8
 8006608:	08009f04 	.word	0x08009f04

0800660c <USBH_MIDI_SOFProcess>:

/* USBH_MIDI_SOFProcess: not used (included for completeness) */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  /* No periodic SOF handling needed for this class */
  return USBH_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr

08006622 <USBH_MIDI_GetEvent>:

/* Public API function to get a MIDI event from the FIFO */
USBH_StatusTypeDef USBH_MIDI_GetEvent(USBH_HandleTypeDef *phost, uint8_t *event_buf)
{
 8006622:	b480      	push	{r7}
 8006624:	b085      	sub	sp, #20
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
 800662a:	6039      	str	r1, [r7, #0]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006632:	69db      	ldr	r3, [r3, #28]
 8006634:	60bb      	str	r3, [r7, #8]
  if (MIDI_Handle == NULL)
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d101      	bne.n	8006640 <USBH_MIDI_GetEvent+0x1e>
  {
    return USBH_FAIL;  // Class not initialized or device not connected
 800663c:	2302      	movs	r3, #2
 800663e:	e030      	b.n	80066a2 <USBH_MIDI_GetEvent+0x80>
  }
  /* Check FIFO */
  if (MIDI_Handle->EventFIFOHead == MIDI_Handle->EventFIFOTail)
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800664c:	429a      	cmp	r2, r3
 800664e:	d101      	bne.n	8006654 <USBH_MIDI_GetEvent+0x32>
  {
    // FIFO empty
    return USBH_FAIL;
 8006650:	2302      	movs	r3, #2
 8006652:	e026      	b.n	80066a2 <USBH_MIDI_GetEvent+0x80>
  }
  /* Copy one 4-byte event from FIFO to user buffer */
  for (uint8_t j = 0; j < 4; j++)
 8006654:	2300      	movs	r3, #0
 8006656:	73fb      	strb	r3, [r7, #15]
 8006658:	e010      	b.n	800667c <USBH_MIDI_GetEvent+0x5a>
  {
    event_buf[j] = MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOTail + j];
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8006660:	461a      	mov	r2, r3
 8006662:	7bfb      	ldrb	r3, [r7, #15]
 8006664:	441a      	add	r2, r3
 8006666:	7bfb      	ldrb	r3, [r7, #15]
 8006668:	6839      	ldr	r1, [r7, #0]
 800666a:	440b      	add	r3, r1
 800666c:	68b9      	ldr	r1, [r7, #8]
 800666e:	440a      	add	r2, r1
 8006670:	f892 2049 	ldrb.w	r2, [r2, #73]	@ 0x49
 8006674:	701a      	strb	r2, [r3, #0]
  for (uint8_t j = 0; j < 4; j++)
 8006676:	7bfb      	ldrb	r3, [r7, #15]
 8006678:	3301      	adds	r3, #1
 800667a:	73fb      	strb	r3, [r7, #15]
 800667c:	7bfb      	ldrb	r3, [r7, #15]
 800667e:	2b03      	cmp	r3, #3
 8006680:	d9eb      	bls.n	800665a <USBH_MIDI_GetEvent+0x38>
  }
  /* Advance tail index by 4 (one event) */
  MIDI_Handle->EventFIFOTail = (MIDI_Handle->EventFIFOTail + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8006688:	3304      	adds	r3, #4
 800668a:	425a      	negs	r2, r3
 800668c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006690:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006694:	bf58      	it	pl
 8006696:	4253      	negpl	r3, r2
 8006698:	b29a      	uxth	r2, r3
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  return USBH_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3714      	adds	r7, #20
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr

080066ae <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80066ae:	b580      	push	{r7, lr}
 80066b0:	b084      	sub	sp, #16
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	60f8      	str	r0, [r7, #12]
 80066b6:	60b9      	str	r1, [r7, #8]
 80066b8:	4613      	mov	r3, r2
 80066ba:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d101      	bne.n	80066c6 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80066c2:	2302      	movs	r3, #2
 80066c4:	e029      	b.n	800671a <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	79fa      	ldrb	r2, [r7, #7]
 80066ca:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f000 f81f 	bl	8006722 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f001 fd74 	bl	8008200 <USBH_LL_Init>

  return USBH_OK;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	3710      	adds	r7, #16
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}

08006722 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006722:	b580      	push	{r7, lr}
 8006724:	b084      	sub	sp, #16
 8006726:	af00      	add	r7, sp, #0
 8006728:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800672a:	2300      	movs	r3, #0
 800672c:	60fb      	str	r3, [r7, #12]
 800672e:	e009      	b.n	8006744 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	33e0      	adds	r3, #224	@ 0xe0
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	4413      	add	r3, r2
 800673a:	2200      	movs	r2, #0
 800673c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	3301      	adds	r3, #1
 8006742:	60fb      	str	r3, [r7, #12]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2b0f      	cmp	r3, #15
 8006748:	d9f2      	bls.n	8006730 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800674a:	2300      	movs	r3, #0
 800674c:	60fb      	str	r3, [r7, #12]
 800674e:	e009      	b.n	8006764 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	4413      	add	r3, r2
 8006756:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800675a:	2200      	movs	r2, #0
 800675c:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	3301      	adds	r3, #1
 8006762:	60fb      	str	r3, [r7, #12]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800676a:	d3f1      	bcc.n	8006750 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2201      	movs	r2, #1
 800678a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2240      	movs	r2, #64	@ 0x40
 8006790:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	331c      	adds	r3, #28
 80067bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80067c0:	2100      	movs	r1, #0
 80067c2:	4618      	mov	r0, r3
 80067c4:	f002 f9e8 	bl	8008b98 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80067ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067d2:	2100      	movs	r1, #0
 80067d4:	4618      	mov	r0, r3
 80067d6:	f002 f9df 	bl	8008b98 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80067e0:	2212      	movs	r2, #18
 80067e2:	2100      	movs	r1, #0
 80067e4:	4618      	mov	r0, r3
 80067e6:	f002 f9d7 	bl	8008b98 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80067f0:	223e      	movs	r2, #62	@ 0x3e
 80067f2:	2100      	movs	r1, #0
 80067f4:	4618      	mov	r0, r3
 80067f6:	f002 f9cf 	bl	8008b98 <memset>

  return USBH_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800680e:	2300      	movs	r3, #0
 8006810:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d016      	beq.n	8006846 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10e      	bne.n	8006840 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006828:	1c59      	adds	r1, r3, #1
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	33de      	adds	r3, #222	@ 0xde
 8006834:	6839      	ldr	r1, [r7, #0]
 8006836:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800683a:	2300      	movs	r3, #0
 800683c:	73fb      	strb	r3, [r7, #15]
 800683e:	e004      	b.n	800684a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006840:	2302      	movs	r3, #2
 8006842:	73fb      	strb	r3, [r7, #15]
 8006844:	e001      	b.n	800684a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006846:	2302      	movs	r3, #2
 8006848:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800684a:	7bfb      	ldrb	r3, [r7, #15]
}
 800684c:	4618      	mov	r0, r3
 800684e:	3714      	adds	r7, #20
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f001 fd09 	bl	8008278 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006866:	2101      	movs	r1, #1
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f001 fe22 	bl	80084b2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800686e:	2300      	movs	r3, #0
}
 8006870:	4618      	mov	r0, r3
 8006872:	3708      	adds	r7, #8
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b088      	sub	sp, #32
 800687c:	af04      	add	r7, sp, #16
 800687e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006880:	2302      	movs	r3, #2
 8006882:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006884:	2300      	movs	r3, #0
 8006886:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if ((phost->device.is_disconnected == 1U)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800688e:	b2db      	uxtb	r3, r3
 8006890:	2b01      	cmp	r3, #1
 8006892:	d005      	beq.n	80068a0 <USBH_Process+0x28>
      || (phost->device.is_ReEnumerated == 1U))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800689a:	b2db      	uxtb	r3, r3
 800689c:	2b01      	cmp	r3, #1
 800689e:	d102      	bne.n	80068a6 <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2203      	movs	r2, #3
 80068a4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	2b0b      	cmp	r3, #11
 80068ae:	f200 81bc 	bhi.w	8006c2a <USBH_Process+0x3b2>
 80068b2:	a201      	add	r2, pc, #4	@ (adr r2, 80068b8 <USBH_Process+0x40>)
 80068b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b8:	080068e9 	.word	0x080068e9
 80068bc:	0800691b 	.word	0x0800691b
 80068c0:	08006985 	.word	0x08006985
 80068c4:	08006bc5 	.word	0x08006bc5
 80068c8:	08006c2b 	.word	0x08006c2b
 80068cc:	08006a25 	.word	0x08006a25
 80068d0:	08006b6b 	.word	0x08006b6b
 80068d4:	08006a5b 	.word	0x08006a5b
 80068d8:	08006a7b 	.word	0x08006a7b
 80068dc:	08006a99 	.word	0x08006a99
 80068e0:	08006add 	.word	0x08006add
 80068e4:	08006bad 	.word	0x08006bad
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f000 819c 	beq.w	8006c2e <USBH_Process+0x3b6>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2201      	movs	r2, #1
 80068fa:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80068fc:	20c8      	movs	r0, #200	@ 0xc8
 80068fe:	f001 fe16 	bl	800852e <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f001 fd15 	bl	8008332 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006918:	e189      	b.n	8006c2e <USBH_Process+0x3b6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8006920:	b2db      	uxtb	r3, r3
 8006922:	2b01      	cmp	r3, #1
 8006924:	d107      	bne.n	8006936 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2202      	movs	r2, #2
 8006932:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006934:	e18a      	b.n	8006c4c <USBH_Process+0x3d4>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800693c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006940:	d914      	bls.n	800696c <USBH_Process+0xf4>
          phost->device.RstCnt++;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006948:	3301      	adds	r3, #1
 800694a:	b2da      	uxtb	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006958:	2b03      	cmp	r3, #3
 800695a:	d903      	bls.n	8006964 <USBH_Process+0xec>
            phost->gState = HOST_ABORT_STATE;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	220d      	movs	r2, #13
 8006960:	701a      	strb	r2, [r3, #0]
      break;
 8006962:	e173      	b.n	8006c4c <USBH_Process+0x3d4>
            phost->gState = HOST_IDLE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	701a      	strb	r2, [r3, #0]
      break;
 800696a:	e16f      	b.n	8006c4c <USBH_Process+0x3d4>
          phost->Timeout += 10U;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8006972:	f103 020a 	add.w	r2, r3, #10
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800697c:	200a      	movs	r0, #10
 800697e:	f001 fdd6 	bl	800852e <USBH_Delay>
      break;
 8006982:	e163      	b.n	8006c4c <USBH_Process+0x3d4>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800698a:	2b00      	cmp	r3, #0
 800698c:	d005      	beq.n	800699a <USBH_Process+0x122>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006994:	2104      	movs	r1, #4
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800699a:	2064      	movs	r0, #100	@ 0x64
 800699c:	f001 fdc7 	bl	800852e <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f001 fc9f 	bl	80082e4 <USBH_LL_GetSpeed>
 80069a6:	4603      	mov	r3, r0
 80069a8:	461a      	mov	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2205      	movs	r2, #5
 80069b4:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80069b6:	2100      	movs	r1, #0
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f001 fa79 	bl	8007eb0 <USBH_AllocPipe>
 80069be:	4603      	mov	r3, r0
 80069c0:	461a      	mov	r2, r3
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80069c6:	2180      	movs	r1, #128	@ 0x80
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f001 fa71 	bl	8007eb0 <USBH_AllocPipe>
 80069ce:	4603      	mov	r3, r0
 80069d0:	461a      	mov	r2, r3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	7919      	ldrb	r1, [r3, #4]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80069ea:	9202      	str	r2, [sp, #8]
 80069ec:	2200      	movs	r2, #0
 80069ee:	9201      	str	r2, [sp, #4]
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	4603      	mov	r3, r0
 80069f4:	2280      	movs	r2, #128	@ 0x80
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f001 fa2b 	bl	8007e52 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	7959      	ldrb	r1, [r3, #5]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006a10:	9202      	str	r2, [sp, #8]
 8006a12:	2200      	movs	r2, #0
 8006a14:	9201      	str	r2, [sp, #4]
 8006a16:	9300      	str	r3, [sp, #0]
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f001 fa18 	bl	8007e52 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006a22:	e113      	b.n	8006c4c <USBH_Process+0x3d4>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 f917 	bl	8006c58 <USBH_HandleEnum>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006a2e:	7bbb      	ldrb	r3, [r7, #14]
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	f040 80fd 	bne.w	8006c32 <USBH_Process+0x3ba>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d103      	bne.n	8006a52 <USBH_Process+0x1da>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2208      	movs	r2, #8
 8006a4e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006a50:	e0ef      	b.n	8006c32 <USBH_Process+0x3ba>
          phost->gState = HOST_INPUT;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2207      	movs	r2, #7
 8006a56:	701a      	strb	r2, [r3, #0]
      break;
 8006a58:	e0eb      	b.n	8006c32 <USBH_Process+0x3ba>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 80e8 	beq.w	8006c36 <USBH_Process+0x3be>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2208      	movs	r2, #8
 8006a76:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8006a78:	e0dd      	b.n	8006c36 <USBH_Process+0x3be>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8006a80:	4619      	mov	r1, r3
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 fc3b 	bl	80072fe <USBH_SetCfg>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	f040 80d5 	bne.w	8006c3a <USBH_Process+0x3c2>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2209      	movs	r2, #9
 8006a94:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006a96:	e0d0      	b.n	8006c3a <USBH_Process+0x3c2>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8006a9e:	f003 0320 	and.w	r3, r3, #32
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d016      	beq.n	8006ad4 <USBH_Process+0x25c>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006aa6:	2101      	movs	r1, #1
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 fc4b 	bl	8007344 <USBH_SetFeature>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006ab2:	7bbb      	ldrb	r3, [r7, #14]
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d103      	bne.n	8006ac2 <USBH_Process+0x24a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	220a      	movs	r2, #10
 8006abe:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006ac0:	e0bd      	b.n	8006c3e <USBH_Process+0x3c6>
        else if (status == USBH_NOT_SUPPORTED)
 8006ac2:	7bbb      	ldrb	r3, [r7, #14]
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b03      	cmp	r3, #3
 8006ac8:	f040 80b9 	bne.w	8006c3e <USBH_Process+0x3c6>
          phost->gState = HOST_CHECK_CLASS;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	220a      	movs	r2, #10
 8006ad0:	701a      	strb	r2, [r3, #0]
      break;
 8006ad2:	e0b4      	b.n	8006c3e <USBH_Process+0x3c6>
        phost->gState = HOST_CHECK_CLASS;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	220a      	movs	r2, #10
 8006ad8:	701a      	strb	r2, [r3, #0]
      break;
 8006ada:	e0b0      	b.n	8006c3e <USBH_Process+0x3c6>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f000 80ad 	beq.w	8006c42 <USBH_Process+0x3ca>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006af0:	2300      	movs	r3, #0
 8006af2:	73fb      	strb	r3, [r7, #15]
 8006af4:	e016      	b.n	8006b24 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006af6:	7bfa      	ldrb	r2, [r7, #15]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	32de      	adds	r2, #222	@ 0xde
 8006afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b00:	791a      	ldrb	r2, [r3, #4]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d108      	bne.n	8006b1e <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006b0c:	7bfa      	ldrb	r2, [r7, #15]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	32de      	adds	r2, #222	@ 0xde
 8006b12:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8006b1c:	e005      	b.n	8006b2a <USBH_Process+0x2b2>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
 8006b20:	3301      	adds	r3, #1
 8006b22:	73fb      	strb	r3, [r7, #15]
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d0e5      	beq.n	8006af6 <USBH_Process+0x27e>
          }
        }

        if (phost->pActiveClass != NULL)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d016      	beq.n	8006b62 <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	4798      	blx	r3
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d109      	bne.n	8006b5a <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2206      	movs	r2, #6
 8006b4a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006b52:	2103      	movs	r1, #3
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006b58:	e073      	b.n	8006c42 <USBH_Process+0x3ca>
            phost->gState = HOST_ABORT_STATE;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	220d      	movs	r2, #13
 8006b5e:	701a      	strb	r2, [r3, #0]
      break;
 8006b60:	e06f      	b.n	8006c42 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	220d      	movs	r2, #13
 8006b66:	701a      	strb	r2, [r3, #0]
      break;
 8006b68:	e06b      	b.n	8006c42 <USBH_Process+0x3ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d017      	beq.n	8006ba4 <USBH_Process+0x32c>
      {
        status = phost->pActiveClass->Requests(phost);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	4798      	blx	r3
 8006b80:	4603      	mov	r3, r0
 8006b82:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006b84:	7bbb      	ldrb	r3, [r7, #14]
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d103      	bne.n	8006b94 <USBH_Process+0x31c>
        {
          phost->gState = HOST_CLASS;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	220b      	movs	r2, #11
 8006b90:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006b92:	e058      	b.n	8006c46 <USBH_Process+0x3ce>
        else if (status == USBH_FAIL)
 8006b94:	7bbb      	ldrb	r3, [r7, #14]
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	d154      	bne.n	8006c46 <USBH_Process+0x3ce>
          phost->gState = HOST_ABORT_STATE;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	220d      	movs	r2, #13
 8006ba0:	701a      	strb	r2, [r3, #0]
      break;
 8006ba2:	e050      	b.n	8006c46 <USBH_Process+0x3ce>
        phost->gState = HOST_ABORT_STATE;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	220d      	movs	r2, #13
 8006ba8:	701a      	strb	r2, [r3, #0]
      break;
 8006baa:	e04c      	b.n	8006c46 <USBH_Process+0x3ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d049      	beq.n	8006c4a <USBH_Process+0x3d2>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006bbc:	695b      	ldr	r3, [r3, #20]
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	4798      	blx	r3
      }
      break;
 8006bc2:	e042      	b.n	8006c4a <USBH_Process+0x3d2>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d009      	beq.n	8006bea <USBH_Process+0x372>
      {
        phost->pActiveClass->DeInit(phost);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      (void)DeInitStateMachine(phost);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f7ff fd99 	bl	8006722 <DeInitStateMachine>

      if (phost->pUser != NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d005      	beq.n	8006c06 <USBH_Process+0x38e>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006c00:	2105      	movs	r1, #5
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d107      	bne.n	8006c22 <USBH_Process+0x3aa>
      {
        phost->device.is_ReEnumerated = 0U;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7ff fe1c 	bl	8006858 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006c20:	e014      	b.n	8006c4c <USBH_Process+0x3d4>
        (void)USBH_LL_Start(phost);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f001 fb28 	bl	8008278 <USBH_LL_Start>
      break;
 8006c28:	e010      	b.n	8006c4c <USBH_Process+0x3d4>

    case HOST_ABORT_STATE:
    default :
      break;
 8006c2a:	bf00      	nop
 8006c2c:	e00e      	b.n	8006c4c <USBH_Process+0x3d4>
      break;
 8006c2e:	bf00      	nop
 8006c30:	e00c      	b.n	8006c4c <USBH_Process+0x3d4>
      break;
 8006c32:	bf00      	nop
 8006c34:	e00a      	b.n	8006c4c <USBH_Process+0x3d4>
    break;
 8006c36:	bf00      	nop
 8006c38:	e008      	b.n	8006c4c <USBH_Process+0x3d4>
      break;
 8006c3a:	bf00      	nop
 8006c3c:	e006      	b.n	8006c4c <USBH_Process+0x3d4>
      break;
 8006c3e:	bf00      	nop
 8006c40:	e004      	b.n	8006c4c <USBH_Process+0x3d4>
      break;
 8006c42:	bf00      	nop
 8006c44:	e002      	b.n	8006c4c <USBH_Process+0x3d4>
      break;
 8006c46:	bf00      	nop
 8006c48:	e000      	b.n	8006c4c <USBH_Process+0x3d4>
      break;
 8006c4a:	bf00      	nop
  }
  return USBH_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop

08006c58 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b088      	sub	sp, #32
 8006c5c:	af04      	add	r7, sp, #16
 8006c5e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006c60:	2301      	movs	r3, #1
 8006c62:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006c64:	2301      	movs	r3, #1
 8006c66:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	785b      	ldrb	r3, [r3, #1]
 8006c6c:	2b07      	cmp	r3, #7
 8006c6e:	f200 81bd 	bhi.w	8006fec <USBH_HandleEnum+0x394>
 8006c72:	a201      	add	r2, pc, #4	@ (adr r2, 8006c78 <USBH_HandleEnum+0x20>)
 8006c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c78:	08006c99 	.word	0x08006c99
 8006c7c:	08006d53 	.word	0x08006d53
 8006c80:	08006dbd 	.word	0x08006dbd
 8006c84:	08006e47 	.word	0x08006e47
 8006c88:	08006eb1 	.word	0x08006eb1
 8006c8c:	08006f21 	.word	0x08006f21
 8006c90:	08006f67 	.word	0x08006f67
 8006c94:	08006fad 	.word	0x08006fad
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006c98:	2108      	movs	r1, #8
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 fa4c 	bl	8007138 <USBH_Get_DevDesc>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006ca4:	7bbb      	ldrb	r3, [r7, #14]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d12e      	bne.n	8006d08 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	7919      	ldrb	r1, [r3, #4]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006cce:	9202      	str	r2, [sp, #8]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	9201      	str	r2, [sp, #4]
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2280      	movs	r2, #128	@ 0x80
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f001 f8b9 	bl	8007e52 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	7959      	ldrb	r1, [r3, #5]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006cf4:	9202      	str	r2, [sp, #8]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	9201      	str	r2, [sp, #4]
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2200      	movs	r2, #0
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f001 f8a6 	bl	8007e52 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006d06:	e173      	b.n	8006ff0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d08:	7bbb      	ldrb	r3, [r7, #14]
 8006d0a:	2b03      	cmp	r3, #3
 8006d0c:	f040 8170 	bne.w	8006ff0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006d16:	3301      	adds	r3, #1
 8006d18:	b2da      	uxtb	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006d26:	2b03      	cmp	r3, #3
 8006d28:	d903      	bls.n	8006d32 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	220d      	movs	r2, #13
 8006d2e:	701a      	strb	r2, [r3, #0]
      break;
 8006d30:	e15e      	b.n	8006ff0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	795b      	ldrb	r3, [r3, #5]
 8006d36:	4619      	mov	r1, r3
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f001 f8da 	bl	8007ef2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	791b      	ldrb	r3, [r3, #4]
 8006d42:	4619      	mov	r1, r3
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f001 f8d4 	bl	8007ef2 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	701a      	strb	r2, [r3, #0]
      break;
 8006d50:	e14e      	b.n	8006ff0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006d52:	2112      	movs	r1, #18
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f9ef 	bl	8007138 <USBH_Get_DevDesc>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006d5e:	7bbb      	ldrb	r3, [r7, #14]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d103      	bne.n	8006d6c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2202      	movs	r2, #2
 8006d68:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006d6a:	e143      	b.n	8006ff4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d6c:	7bbb      	ldrb	r3, [r7, #14]
 8006d6e:	2b03      	cmp	r3, #3
 8006d70:	f040 8140 	bne.w	8006ff4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006d8a:	2b03      	cmp	r3, #3
 8006d8c:	d903      	bls.n	8006d96 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	220d      	movs	r2, #13
 8006d92:	701a      	strb	r2, [r3, #0]
      break;
 8006d94:	e12e      	b.n	8006ff4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	795b      	ldrb	r3, [r3, #5]
 8006d9a:	4619      	mov	r1, r3
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f001 f8a8 	bl	8007ef2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	791b      	ldrb	r3, [r3, #4]
 8006da6:	4619      	mov	r1, r3
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f001 f8a2 	bl	8007ef2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	701a      	strb	r2, [r3, #0]
      break;
 8006dba:	e11b      	b.n	8006ff4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006dbc:	2101      	movs	r1, #1
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 fa79 	bl	80072b6 <USBH_SetAddress>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006dc8:	7bbb      	ldrb	r3, [r7, #14]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d130      	bne.n	8006e30 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8006dce:	2002      	movs	r0, #2
 8006dd0:	f001 fbad 	bl	800852e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2203      	movs	r2, #3
 8006de0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	7919      	ldrb	r1, [r3, #4]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006df6:	9202      	str	r2, [sp, #8]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	9201      	str	r2, [sp, #4]
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2280      	movs	r2, #128	@ 0x80
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f001 f825 	bl	8007e52 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	7959      	ldrb	r1, [r3, #5]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006e18:	687a      	ldr	r2, [r7, #4]
 8006e1a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006e1c:	9202      	str	r2, [sp, #8]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	9201      	str	r2, [sp, #4]
 8006e22:	9300      	str	r3, [sp, #0]
 8006e24:	4603      	mov	r3, r0
 8006e26:	2200      	movs	r2, #0
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f001 f812 	bl	8007e52 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006e2e:	e0e3      	b.n	8006ff8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006e30:	7bbb      	ldrb	r3, [r7, #14]
 8006e32:	2b03      	cmp	r3, #3
 8006e34:	f040 80e0 	bne.w	8006ff8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	220d      	movs	r2, #13
 8006e3c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	705a      	strb	r2, [r3, #1]
      break;
 8006e44:	e0d8      	b.n	8006ff8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006e46:	2109      	movs	r1, #9
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f000 f9a1 	bl	8007190 <USBH_Get_CfgDesc>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006e52:	7bbb      	ldrb	r3, [r7, #14]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d103      	bne.n	8006e60 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2204      	movs	r2, #4
 8006e5c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006e5e:	e0cd      	b.n	8006ffc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006e60:	7bbb      	ldrb	r3, [r7, #14]
 8006e62:	2b03      	cmp	r3, #3
 8006e64:	f040 80ca 	bne.w	8006ffc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006e6e:	3301      	adds	r3, #1
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006e7e:	2b03      	cmp	r3, #3
 8006e80:	d903      	bls.n	8006e8a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	220d      	movs	r2, #13
 8006e86:	701a      	strb	r2, [r3, #0]
      break;
 8006e88:	e0b8      	b.n	8006ffc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	795b      	ldrb	r3, [r3, #5]
 8006e8e:	4619      	mov	r1, r3
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f001 f82e 	bl	8007ef2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	791b      	ldrb	r3, [r3, #4]
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f001 f828 	bl	8007ef2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	701a      	strb	r2, [r3, #0]
      break;
 8006eae:	e0a5      	b.n	8006ffc <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 f969 	bl	8007190 <USBH_Get_CfgDesc>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006ec2:	7bbb      	ldrb	r3, [r7, #14]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d103      	bne.n	8006ed0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2205      	movs	r2, #5
 8006ecc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006ece:	e097      	b.n	8007000 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006ed0:	7bbb      	ldrb	r3, [r7, #14]
 8006ed2:	2b03      	cmp	r3, #3
 8006ed4:	f040 8094 	bne.w	8007000 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006ede:	3301      	adds	r3, #1
 8006ee0:	b2da      	uxtb	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006eee:	2b03      	cmp	r3, #3
 8006ef0:	d903      	bls.n	8006efa <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	220d      	movs	r2, #13
 8006ef6:	701a      	strb	r2, [r3, #0]
      break;
 8006ef8:	e082      	b.n	8007000 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	795b      	ldrb	r3, [r3, #5]
 8006efe:	4619      	mov	r1, r3
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 fff6 	bl	8007ef2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	791b      	ldrb	r3, [r3, #4]
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 fff0 	bl	8007ef2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	701a      	strb	r2, [r3, #0]
      break;
 8006f1e:	e06f      	b.n	8007000 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d019      	beq.n	8006f5e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006f36:	23ff      	movs	r3, #255	@ 0xff
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 f953 	bl	80071e4 <USBH_Get_StringDesc>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006f42:	7bbb      	ldrb	r3, [r7, #14]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d103      	bne.n	8006f50 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2206      	movs	r2, #6
 8006f4c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006f4e:	e059      	b.n	8007004 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f50:	7bbb      	ldrb	r3, [r7, #14]
 8006f52:	2b03      	cmp	r3, #3
 8006f54:	d156      	bne.n	8007004 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2206      	movs	r2, #6
 8006f5a:	705a      	strb	r2, [r3, #1]
      break;
 8006f5c:	e052      	b.n	8007004 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2206      	movs	r2, #6
 8006f62:	705a      	strb	r2, [r3, #1]
      break;
 8006f64:	e04e      	b.n	8007004 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d019      	beq.n	8006fa4 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006f7c:	23ff      	movs	r3, #255	@ 0xff
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 f930 	bl	80071e4 <USBH_Get_StringDesc>
 8006f84:	4603      	mov	r3, r0
 8006f86:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006f88:	7bbb      	ldrb	r3, [r7, #14]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d103      	bne.n	8006f96 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2207      	movs	r2, #7
 8006f92:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006f94:	e038      	b.n	8007008 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f96:	7bbb      	ldrb	r3, [r7, #14]
 8006f98:	2b03      	cmp	r3, #3
 8006f9a:	d135      	bne.n	8007008 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2207      	movs	r2, #7
 8006fa0:	705a      	strb	r2, [r3, #1]
      break;
 8006fa2:	e031      	b.n	8007008 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2207      	movs	r2, #7
 8006fa8:	705a      	strb	r2, [r3, #1]
      break;
 8006faa:	e02d      	b.n	8007008 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d017      	beq.n	8006fe6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006fc2:	23ff      	movs	r3, #255	@ 0xff
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 f90d 	bl	80071e4 <USBH_Get_StringDesc>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006fce:	7bbb      	ldrb	r3, [r7, #14]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d102      	bne.n	8006fda <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006fd8:	e018      	b.n	800700c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006fda:	7bbb      	ldrb	r3, [r7, #14]
 8006fdc:	2b03      	cmp	r3, #3
 8006fde:	d115      	bne.n	800700c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8006fe4:	e012      	b.n	800700c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	73fb      	strb	r3, [r7, #15]
      break;
 8006fea:	e00f      	b.n	800700c <USBH_HandleEnum+0x3b4>

    default:
      break;
 8006fec:	bf00      	nop
 8006fee:	e00e      	b.n	800700e <USBH_HandleEnum+0x3b6>
      break;
 8006ff0:	bf00      	nop
 8006ff2:	e00c      	b.n	800700e <USBH_HandleEnum+0x3b6>
      break;
 8006ff4:	bf00      	nop
 8006ff6:	e00a      	b.n	800700e <USBH_HandleEnum+0x3b6>
      break;
 8006ff8:	bf00      	nop
 8006ffa:	e008      	b.n	800700e <USBH_HandleEnum+0x3b6>
      break;
 8006ffc:	bf00      	nop
 8006ffe:	e006      	b.n	800700e <USBH_HandleEnum+0x3b6>
      break;
 8007000:	bf00      	nop
 8007002:	e004      	b.n	800700e <USBH_HandleEnum+0x3b6>
      break;
 8007004:	bf00      	nop
 8007006:	e002      	b.n	800700e <USBH_HandleEnum+0x3b6>
      break;
 8007008:	bf00      	nop
 800700a:	e000      	b.n	800700e <USBH_HandleEnum+0x3b6>
      break;
 800700c:	bf00      	nop
  }
  return Status;
 800700e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007010:	4618      	mov	r0, r3
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	683a      	ldr	r2, [r7, #0]
 8007026:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800702a:	bf00      	nop
 800702c:	370c      	adds	r7, #12
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr

08007036 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b082      	sub	sp, #8
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007044:	1c5a      	adds	r2, r3, #1
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f804 	bl	800705a <USBH_HandleSof>
}
 8007052:	bf00      	nop
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b082      	sub	sp, #8
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	b2db      	uxtb	r3, r3
 8007068:	2b0b      	cmp	r3, #11
 800706a:	d10a      	bne.n	8007082 <USBH_HandleSof+0x28>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007072:	2b00      	cmp	r3, #0
 8007074:	d005      	beq.n	8007082 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800707c:	699b      	ldr	r3, [r3, #24]
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	4798      	blx	r3
  }
}
 8007082:	bf00      	nop
 8007084:	3708      	adds	r7, #8
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}

0800708a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800708a:	b480      	push	{r7}
 800708c:	b083      	sub	sp, #12
 800708e:	af00      	add	r7, sp, #0
 8007090:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2201      	movs	r2, #1
 8007096:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800709a:	bf00      	nop
}
 800709c:	370c      	adds	r7, #12
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr

080070a6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80070a6:	b480      	push	{r7}
 80070a8:	b083      	sub	sp, #12
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80070b6:	bf00      	nop
}
 80070b8:	370c      	adds	r7, #12
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr

080070c2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80070c2:	b480      	push	{r7}
 80070c4:	b083      	sub	sp, #12
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f001 f8cc 	bl	80082ae <USBH_LL_Stop>

  /* Free Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	791b      	ldrb	r3, [r3, #4]
 800711a:	4619      	mov	r1, r3
 800711c:	6878      	ldr	r0, [r7, #4]
 800711e:	f000 fee8 	bl	8007ef2 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	795b      	ldrb	r3, [r3, #5]
 8007126:	4619      	mov	r1, r3
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 fee2 	bl	8007ef2 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3708      	adds	r7, #8
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b086      	sub	sp, #24
 800713c:	af02      	add	r7, sp, #8
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	460b      	mov	r3, r1
 8007142:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007144:	887b      	ldrh	r3, [r7, #2]
 8007146:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800714a:	d901      	bls.n	8007150 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800714c:	2303      	movs	r3, #3
 800714e:	e01b      	b.n	8007188 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007156:	887b      	ldrh	r3, [r7, #2]
 8007158:	9300      	str	r3, [sp, #0]
 800715a:	4613      	mov	r3, r2
 800715c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007160:	2100      	movs	r1, #0
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f000 f872 	bl	800724c <USBH_GetDescriptor>
 8007168:	4603      	mov	r3, r0
 800716a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800716c:	7bfb      	ldrb	r3, [r7, #15]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d109      	bne.n	8007186 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007178:	887a      	ldrh	r2, [r7, #2]
 800717a:	4619      	mov	r1, r3
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 f929 	bl	80073d4 <USBH_ParseDevDesc>
 8007182:	4603      	mov	r3, r0
 8007184:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007186:	7bfb      	ldrb	r3, [r7, #15]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b086      	sub	sp, #24
 8007194:	af02      	add	r7, sp, #8
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	460b      	mov	r3, r1
 800719a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	331c      	adds	r3, #28
 80071a0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80071a2:	887b      	ldrh	r3, [r7, #2]
 80071a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071a8:	d901      	bls.n	80071ae <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e016      	b.n	80071dc <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80071ae:	887b      	ldrh	r3, [r7, #2]
 80071b0:	9300      	str	r3, [sp, #0]
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071b8:	2100      	movs	r1, #0
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f000 f846 	bl	800724c <USBH_GetDescriptor>
 80071c0:	4603      	mov	r3, r0
 80071c2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d107      	bne.n	80071da <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80071ca:	887b      	ldrh	r3, [r7, #2]
 80071cc:	461a      	mov	r2, r3
 80071ce:	68b9      	ldr	r1, [r7, #8]
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 f9af 	bl	8007534 <USBH_ParseCfgDesc>
 80071d6:	4603      	mov	r3, r0
 80071d8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80071da:	7bfb      	ldrb	r3, [r7, #15]
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3710      	adds	r7, #16
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b088      	sub	sp, #32
 80071e8:	af02      	add	r7, sp, #8
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	607a      	str	r2, [r7, #4]
 80071ee:	461a      	mov	r2, r3
 80071f0:	460b      	mov	r3, r1
 80071f2:	72fb      	strb	r3, [r7, #11]
 80071f4:	4613      	mov	r3, r2
 80071f6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80071f8:	893b      	ldrh	r3, [r7, #8]
 80071fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071fe:	d802      	bhi.n	8007206 <USBH_Get_StringDesc+0x22>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d101      	bne.n	800720a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007206:	2303      	movs	r3, #3
 8007208:	e01c      	b.n	8007244 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800720a:	7afb      	ldrb	r3, [r7, #11]
 800720c:	b29b      	uxth	r3, r3
 800720e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007212:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800721a:	893b      	ldrh	r3, [r7, #8]
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	460b      	mov	r3, r1
 8007220:	2100      	movs	r1, #0
 8007222:	68f8      	ldr	r0, [r7, #12]
 8007224:	f000 f812 	bl	800724c <USBH_GetDescriptor>
 8007228:	4603      	mov	r3, r0
 800722a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800722c:	7dfb      	ldrb	r3, [r7, #23]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d107      	bne.n	8007242 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007238:	893a      	ldrh	r2, [r7, #8]
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	4618      	mov	r0, r3
 800723e:	f000 fb8c 	bl	800795a <USBH_ParseStringDesc>
  }

  return status;
 8007242:	7dfb      	ldrb	r3, [r7, #23]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3718      	adds	r7, #24
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	607b      	str	r3, [r7, #4]
 8007256:	460b      	mov	r3, r1
 8007258:	72fb      	strb	r3, [r7, #11]
 800725a:	4613      	mov	r3, r2
 800725c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	789b      	ldrb	r3, [r3, #2]
 8007262:	2b01      	cmp	r3, #1
 8007264:	d11c      	bne.n	80072a0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007266:	7afb      	ldrb	r3, [r7, #11]
 8007268:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800726c:	b2da      	uxtb	r2, r3
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2206      	movs	r2, #6
 8007276:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	893a      	ldrh	r2, [r7, #8]
 800727c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800727e:	893b      	ldrh	r3, [r7, #8]
 8007280:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007284:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007288:	d104      	bne.n	8007294 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f240 4209 	movw	r2, #1033	@ 0x409
 8007290:	829a      	strh	r2, [r3, #20]
 8007292:	e002      	b.n	800729a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	8b3a      	ldrh	r2, [r7, #24]
 800729e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80072a0:	8b3b      	ldrh	r3, [r7, #24]
 80072a2:	461a      	mov	r2, r3
 80072a4:	6879      	ldr	r1, [r7, #4]
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f000 fba4 	bl	80079f4 <USBH_CtlReq>
 80072ac:	4603      	mov	r3, r0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80072b6:	b580      	push	{r7, lr}
 80072b8:	b082      	sub	sp, #8
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	460b      	mov	r3, r1
 80072c0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	789b      	ldrb	r3, [r3, #2]
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d10f      	bne.n	80072ea <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2205      	movs	r2, #5
 80072d4:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80072d6:	78fb      	ldrb	r3, [r7, #3]
 80072d8:	b29a      	uxth	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80072ea:	2200      	movs	r2, #0
 80072ec:	2100      	movs	r1, #0
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 fb80 	bl	80079f4 <USBH_CtlReq>
 80072f4:	4603      	mov	r3, r0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3708      	adds	r7, #8
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b082      	sub	sp, #8
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
 8007306:	460b      	mov	r3, r1
 8007308:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	789b      	ldrb	r3, [r3, #2]
 800730e:	2b01      	cmp	r3, #1
 8007310:	d10e      	bne.n	8007330 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2209      	movs	r2, #9
 800731c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	887a      	ldrh	r2, [r7, #2]
 8007322:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007330:	2200      	movs	r2, #0
 8007332:	2100      	movs	r1, #0
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 fb5d 	bl	80079f4 <USBH_CtlReq>
 800733a:	4603      	mov	r3, r0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3708      	adds	r7, #8
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	460b      	mov	r3, r1
 800734e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	789b      	ldrb	r3, [r3, #2]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d10f      	bne.n	8007378 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2203      	movs	r2, #3
 8007362:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007364:	78fb      	ldrb	r3, [r7, #3]
 8007366:	b29a      	uxth	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007378:	2200      	movs	r2, #0
 800737a:	2100      	movs	r1, #0
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f000 fb39 	bl	80079f4 <USBH_CtlReq>
 8007382:	4603      	mov	r3, r0
}
 8007384:	4618      	mov	r0, r3
 8007386:	3708      	adds	r7, #8
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	460b      	mov	r3, r1
 8007396:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	789b      	ldrb	r3, [r3, #2]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d10f      	bne.n	80073c0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2202      	movs	r2, #2
 80073a4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2201      	movs	r2, #1
 80073aa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80073b2:	78fb      	ldrb	r3, [r7, #3]
 80073b4:	b29a      	uxth	r2, r3
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80073c0:	2200      	movs	r2, #0
 80073c2:	2100      	movs	r1, #0
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fb15 	bl	80079f4 <USBH_CtlReq>
 80073ca:	4603      	mov	r3, r0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3708      	adds	r7, #8
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b087      	sub	sp, #28
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	4613      	mov	r3, r2
 80073e0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80073e8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d101      	bne.n	80073f8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80073f4:	2302      	movs	r3, #2
 80073f6:	e094      	b.n	8007522 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	781a      	ldrb	r2, [r3, #0]
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	785a      	ldrb	r2, [r3, #1]
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	3302      	adds	r3, #2
 800740c:	781b      	ldrb	r3, [r3, #0]
 800740e:	461a      	mov	r2, r3
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	3303      	adds	r3, #3
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	021b      	lsls	r3, r3, #8
 8007418:	b29b      	uxth	r3, r3
 800741a:	4313      	orrs	r3, r2
 800741c:	b29a      	uxth	r2, r3
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	791a      	ldrb	r2, [r3, #4]
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	795a      	ldrb	r2, [r3, #5]
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	799a      	ldrb	r2, [r3, #6]
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	79da      	ldrb	r2, [r3, #7]
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007448:	2b00      	cmp	r3, #0
 800744a:	d004      	beq.n	8007456 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007452:	2b01      	cmp	r3, #1
 8007454:	d11b      	bne.n	800748e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	79db      	ldrb	r3, [r3, #7]
 800745a:	2b20      	cmp	r3, #32
 800745c:	dc0f      	bgt.n	800747e <USBH_ParseDevDesc+0xaa>
 800745e:	2b08      	cmp	r3, #8
 8007460:	db0f      	blt.n	8007482 <USBH_ParseDevDesc+0xae>
 8007462:	3b08      	subs	r3, #8
 8007464:	4a32      	ldr	r2, [pc, #200]	@ (8007530 <USBH_ParseDevDesc+0x15c>)
 8007466:	fa22 f303 	lsr.w	r3, r2, r3
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	2b00      	cmp	r3, #0
 8007470:	bf14      	ite	ne
 8007472:	2301      	movne	r3, #1
 8007474:	2300      	moveq	r3, #0
 8007476:	b2db      	uxtb	r3, r3
 8007478:	2b00      	cmp	r3, #0
 800747a:	d106      	bne.n	800748a <USBH_ParseDevDesc+0xb6>
 800747c:	e001      	b.n	8007482 <USBH_ParseDevDesc+0xae>
 800747e:	2b40      	cmp	r3, #64	@ 0x40
 8007480:	d003      	beq.n	800748a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	2208      	movs	r2, #8
 8007486:	71da      	strb	r2, [r3, #7]
        break;
 8007488:	e000      	b.n	800748c <USBH_ParseDevDesc+0xb8>
        break;
 800748a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800748c:	e00e      	b.n	80074ac <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007494:	2b02      	cmp	r3, #2
 8007496:	d107      	bne.n	80074a8 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	79db      	ldrb	r3, [r3, #7]
 800749c:	2b08      	cmp	r3, #8
 800749e:	d005      	beq.n	80074ac <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	2208      	movs	r2, #8
 80074a4:	71da      	strb	r2, [r3, #7]
 80074a6:	e001      	b.n	80074ac <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80074a8:	2303      	movs	r3, #3
 80074aa:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80074ac:	88fb      	ldrh	r3, [r7, #6]
 80074ae:	2b08      	cmp	r3, #8
 80074b0:	d936      	bls.n	8007520 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	3308      	adds	r3, #8
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	461a      	mov	r2, r3
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	3309      	adds	r3, #9
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	021b      	lsls	r3, r3, #8
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	4313      	orrs	r3, r2
 80074c6:	b29a      	uxth	r2, r3
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	330a      	adds	r3, #10
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	461a      	mov	r2, r3
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	330b      	adds	r3, #11
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	021b      	lsls	r3, r3, #8
 80074dc:	b29b      	uxth	r3, r3
 80074de:	4313      	orrs	r3, r2
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	330c      	adds	r3, #12
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	461a      	mov	r2, r3
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	330d      	adds	r3, #13
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	021b      	lsls	r3, r3, #8
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	4313      	orrs	r3, r2
 80074fa:	b29a      	uxth	r2, r3
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	7b9a      	ldrb	r2, [r3, #14]
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	7bda      	ldrb	r2, [r3, #15]
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	7c1a      	ldrb	r2, [r3, #16]
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	7c5a      	ldrb	r2, [r3, #17]
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8007520:	7dfb      	ldrb	r3, [r7, #23]
}
 8007522:	4618      	mov	r0, r3
 8007524:	371c      	adds	r7, #28
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	01000101 	.word	0x01000101

08007534 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b08c      	sub	sp, #48	@ 0x30
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	4613      	mov	r3, r2
 8007540:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007548:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800754a:	2300      	movs	r3, #0
 800754c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007550:	2300      	movs	r3, #0
 8007552:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8007556:	2300      	movs	r3, #0
 8007558:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d101      	bne.n	8007566 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8007562:	2302      	movs	r3, #2
 8007564:	e0de      	b.n	8007724 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800756a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	2b09      	cmp	r3, #9
 8007570:	d002      	beq.n	8007578 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007574:	2209      	movs	r2, #9
 8007576:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	781a      	ldrb	r2, [r3, #0]
 800757c:	6a3b      	ldr	r3, [r7, #32]
 800757e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	785a      	ldrb	r2, [r3, #1]
 8007584:	6a3b      	ldr	r3, [r7, #32]
 8007586:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	3302      	adds	r3, #2
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	461a      	mov	r2, r3
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	3303      	adds	r3, #3
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	021b      	lsls	r3, r3, #8
 8007598:	b29b      	uxth	r3, r3
 800759a:	4313      	orrs	r3, r2
 800759c:	b29b      	uxth	r3, r3
 800759e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075a2:	bf28      	it	cs
 80075a4:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80075a8:	b29a      	uxth	r2, r3
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	791a      	ldrb	r2, [r3, #4]
 80075b2:	6a3b      	ldr	r3, [r7, #32]
 80075b4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	795a      	ldrb	r2, [r3, #5]
 80075ba:	6a3b      	ldr	r3, [r7, #32]
 80075bc:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	799a      	ldrb	r2, [r3, #6]
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	79da      	ldrb	r2, [r3, #7]
 80075ca:	6a3b      	ldr	r3, [r7, #32]
 80075cc:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	7a1a      	ldrb	r2, [r3, #8]
 80075d2:	6a3b      	ldr	r3, [r7, #32]
 80075d4:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80075d6:	88fb      	ldrh	r3, [r7, #6]
 80075d8:	2b09      	cmp	r3, #9
 80075da:	f240 80a1 	bls.w	8007720 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80075de:	2309      	movs	r3, #9
 80075e0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80075e6:	e085      	b.n	80076f4 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80075e8:	f107 0316 	add.w	r3, r7, #22
 80075ec:	4619      	mov	r1, r3
 80075ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075f0:	f000 f9e6 	bl	80079c0 <USBH_GetNextDesc>
 80075f4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80075f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f8:	785b      	ldrb	r3, [r3, #1]
 80075fa:	2b04      	cmp	r3, #4
 80075fc:	d17a      	bne.n	80076f4 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80075fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	2b09      	cmp	r3, #9
 8007604:	d002      	beq.n	800760c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007608:	2209      	movs	r2, #9
 800760a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800760c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007610:	221a      	movs	r2, #26
 8007612:	fb02 f303 	mul.w	r3, r2, r3
 8007616:	3308      	adds	r3, #8
 8007618:	6a3a      	ldr	r2, [r7, #32]
 800761a:	4413      	add	r3, r2
 800761c:	3302      	adds	r3, #2
 800761e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007620:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007622:	69f8      	ldr	r0, [r7, #28]
 8007624:	f000 f882 	bl	800772c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007628:	2300      	movs	r3, #0
 800762a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800762e:	2300      	movs	r3, #0
 8007630:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007632:	e043      	b.n	80076bc <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007634:	f107 0316 	add.w	r3, r7, #22
 8007638:	4619      	mov	r1, r3
 800763a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800763c:	f000 f9c0 	bl	80079c0 <USBH_GetNextDesc>
 8007640:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007644:	785b      	ldrb	r3, [r3, #1]
 8007646:	2b05      	cmp	r3, #5
 8007648:	d138      	bne.n	80076bc <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	795b      	ldrb	r3, [r3, #5]
 800764e:	2b01      	cmp	r3, #1
 8007650:	d113      	bne.n	800767a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8007656:	2b02      	cmp	r3, #2
 8007658:	d003      	beq.n	8007662 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	799b      	ldrb	r3, [r3, #6]
 800765e:	2b03      	cmp	r3, #3
 8007660:	d10b      	bne.n	800767a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007662:	69fb      	ldr	r3, [r7, #28]
 8007664:	79db      	ldrb	r3, [r3, #7]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10b      	bne.n	8007682 <USBH_ParseCfgDesc+0x14e>
 800766a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	2b09      	cmp	r3, #9
 8007670:	d007      	beq.n	8007682 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8007672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007674:	2209      	movs	r2, #9
 8007676:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007678:	e003      	b.n	8007682 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800767a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800767c:	2207      	movs	r2, #7
 800767e:	701a      	strb	r2, [r3, #0]
 8007680:	e000      	b.n	8007684 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007682:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007684:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007688:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800768c:	3201      	adds	r2, #1
 800768e:	00d2      	lsls	r2, r2, #3
 8007690:	211a      	movs	r1, #26
 8007692:	fb01 f303 	mul.w	r3, r1, r3
 8007696:	4413      	add	r3, r2
 8007698:	3308      	adds	r3, #8
 800769a:	6a3a      	ldr	r2, [r7, #32]
 800769c:	4413      	add	r3, r2
 800769e:	3304      	adds	r3, #4
 80076a0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80076a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076a4:	69b9      	ldr	r1, [r7, #24]
 80076a6:	68f8      	ldr	r0, [r7, #12]
 80076a8:	f000 f86f 	bl	800778a <USBH_ParseEPDesc>
 80076ac:	4603      	mov	r3, r0
 80076ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80076b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80076b6:	3301      	adds	r3, #1
 80076b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80076bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d80a      	bhi.n	80076da <USBH_ParseCfgDesc+0x1a6>
 80076c4:	69fb      	ldr	r3, [r7, #28]
 80076c6:	791b      	ldrb	r3, [r3, #4]
 80076c8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d204      	bcs.n	80076da <USBH_ParseCfgDesc+0x1a6>
 80076d0:	6a3b      	ldr	r3, [r7, #32]
 80076d2:	885a      	ldrh	r2, [r3, #2]
 80076d4:	8afb      	ldrh	r3, [r7, #22]
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d8ac      	bhi.n	8007634 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	791b      	ldrb	r3, [r3, #4]
 80076de:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d201      	bcs.n	80076ea <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e01c      	b.n	8007724 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80076ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076ee:	3301      	adds	r3, #1
 80076f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80076f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d805      	bhi.n	8007708 <USBH_ParseCfgDesc+0x1d4>
 80076fc:	6a3b      	ldr	r3, [r7, #32]
 80076fe:	885a      	ldrh	r2, [r3, #2]
 8007700:	8afb      	ldrh	r3, [r7, #22]
 8007702:	429a      	cmp	r2, r3
 8007704:	f63f af70 	bhi.w	80075e8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007708:	6a3b      	ldr	r3, [r7, #32]
 800770a:	791b      	ldrb	r3, [r3, #4]
 800770c:	2b02      	cmp	r3, #2
 800770e:	bf28      	it	cs
 8007710:	2302      	movcs	r3, #2
 8007712:	b2db      	uxtb	r3, r3
 8007714:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007718:	429a      	cmp	r2, r3
 800771a:	d201      	bcs.n	8007720 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800771c:	2303      	movs	r3, #3
 800771e:	e001      	b.n	8007724 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8007720:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007724:	4618      	mov	r0, r3
 8007726:	3730      	adds	r7, #48	@ 0x30
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	781a      	ldrb	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	785a      	ldrb	r2, [r3, #1]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	789a      	ldrb	r2, [r3, #2]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	78da      	ldrb	r2, [r3, #3]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	791a      	ldrb	r2, [r3, #4]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	795a      	ldrb	r2, [r3, #5]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	799a      	ldrb	r2, [r3, #6]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	79da      	ldrb	r2, [r3, #7]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	7a1a      	ldrb	r2, [r3, #8]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	721a      	strb	r2, [r3, #8]
}
 800777e:	bf00      	nop
 8007780:	370c      	adds	r7, #12
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr

0800778a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800778a:	b480      	push	{r7}
 800778c:	b087      	sub	sp, #28
 800778e:	af00      	add	r7, sp, #0
 8007790:	60f8      	str	r0, [r7, #12]
 8007792:	60b9      	str	r1, [r7, #8]
 8007794:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	781a      	ldrb	r2, [r3, #0]
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	785a      	ldrb	r2, [r3, #1]
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	789a      	ldrb	r2, [r3, #2]
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	78da      	ldrb	r2, [r3, #3]
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	3304      	adds	r3, #4
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	461a      	mov	r2, r3
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	3305      	adds	r3, #5
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	021b      	lsls	r3, r3, #8
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	4313      	orrs	r3, r2
 80077ce:	b29a      	uxth	r2, r3
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	799a      	ldrb	r2, [r3, #6]
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	889b      	ldrh	r3, [r3, #4]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d009      	beq.n	80077f8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80077e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077ec:	d804      	bhi.n	80077f8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80077f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077f6:	d901      	bls.n	80077fc <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80077f8:	2303      	movs	r3, #3
 80077fa:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007802:	2b00      	cmp	r3, #0
 8007804:	d136      	bne.n	8007874 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	78db      	ldrb	r3, [r3, #3]
 800780a:	f003 0303 	and.w	r3, r3, #3
 800780e:	2b02      	cmp	r3, #2
 8007810:	d108      	bne.n	8007824 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	889b      	ldrh	r3, [r3, #4]
 8007816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800781a:	f240 8097 	bls.w	800794c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800781e:	2303      	movs	r3, #3
 8007820:	75fb      	strb	r3, [r7, #23]
 8007822:	e093      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	78db      	ldrb	r3, [r3, #3]
 8007828:	f003 0303 	and.w	r3, r3, #3
 800782c:	2b00      	cmp	r3, #0
 800782e:	d107      	bne.n	8007840 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	889b      	ldrh	r3, [r3, #4]
 8007834:	2b40      	cmp	r3, #64	@ 0x40
 8007836:	f240 8089 	bls.w	800794c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800783a:	2303      	movs	r3, #3
 800783c:	75fb      	strb	r3, [r7, #23]
 800783e:	e085      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	78db      	ldrb	r3, [r3, #3]
 8007844:	f003 0303 	and.w	r3, r3, #3
 8007848:	2b01      	cmp	r3, #1
 800784a:	d005      	beq.n	8007858 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	78db      	ldrb	r3, [r3, #3]
 8007850:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007854:	2b03      	cmp	r3, #3
 8007856:	d10a      	bne.n	800786e <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	799b      	ldrb	r3, [r3, #6]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d003      	beq.n	8007868 <USBH_ParseEPDesc+0xde>
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	799b      	ldrb	r3, [r3, #6]
 8007864:	2b10      	cmp	r3, #16
 8007866:	d970      	bls.n	800794a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8007868:	2303      	movs	r3, #3
 800786a:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800786c:	e06d      	b.n	800794a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800786e:	2303      	movs	r3, #3
 8007870:	75fb      	strb	r3, [r7, #23]
 8007872:	e06b      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800787a:	2b01      	cmp	r3, #1
 800787c:	d13c      	bne.n	80078f8 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	78db      	ldrb	r3, [r3, #3]
 8007882:	f003 0303 	and.w	r3, r3, #3
 8007886:	2b02      	cmp	r3, #2
 8007888:	d005      	beq.n	8007896 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	78db      	ldrb	r3, [r3, #3]
 800788e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007892:	2b00      	cmp	r3, #0
 8007894:	d106      	bne.n	80078a4 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	889b      	ldrh	r3, [r3, #4]
 800789a:	2b40      	cmp	r3, #64	@ 0x40
 800789c:	d956      	bls.n	800794c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800789e:	2303      	movs	r3, #3
 80078a0:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80078a2:	e053      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	78db      	ldrb	r3, [r3, #3]
 80078a8:	f003 0303 	and.w	r3, r3, #3
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d10e      	bne.n	80078ce <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	799b      	ldrb	r3, [r3, #6]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d007      	beq.n	80078c8 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80078bc:	2b10      	cmp	r3, #16
 80078be:	d803      	bhi.n	80078c8 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80078c4:	2b40      	cmp	r3, #64	@ 0x40
 80078c6:	d941      	bls.n	800794c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80078c8:	2303      	movs	r3, #3
 80078ca:	75fb      	strb	r3, [r7, #23]
 80078cc:	e03e      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	78db      	ldrb	r3, [r3, #3]
 80078d2:	f003 0303 	and.w	r3, r3, #3
 80078d6:	2b03      	cmp	r3, #3
 80078d8:	d10b      	bne.n	80078f2 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	799b      	ldrb	r3, [r3, #6]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d004      	beq.n	80078ec <USBH_ParseEPDesc+0x162>
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	889b      	ldrh	r3, [r3, #4]
 80078e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078ea:	d32f      	bcc.n	800794c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80078ec:	2303      	movs	r3, #3
 80078ee:	75fb      	strb	r3, [r7, #23]
 80078f0:	e02c      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80078f2:	2303      	movs	r3, #3
 80078f4:	75fb      	strb	r3, [r7, #23]
 80078f6:	e029      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d120      	bne.n	8007944 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	78db      	ldrb	r3, [r3, #3]
 8007906:	f003 0303 	and.w	r3, r3, #3
 800790a:	2b00      	cmp	r3, #0
 800790c:	d106      	bne.n	800791c <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	889b      	ldrh	r3, [r3, #4]
 8007912:	2b08      	cmp	r3, #8
 8007914:	d01a      	beq.n	800794c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007916:	2303      	movs	r3, #3
 8007918:	75fb      	strb	r3, [r7, #23]
 800791a:	e017      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	78db      	ldrb	r3, [r3, #3]
 8007920:	f003 0303 	and.w	r3, r3, #3
 8007924:	2b03      	cmp	r3, #3
 8007926:	d10a      	bne.n	800793e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	799b      	ldrb	r3, [r3, #6]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d003      	beq.n	8007938 <USBH_ParseEPDesc+0x1ae>
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	889b      	ldrh	r3, [r3, #4]
 8007934:	2b08      	cmp	r3, #8
 8007936:	d909      	bls.n	800794c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007938:	2303      	movs	r3, #3
 800793a:	75fb      	strb	r3, [r7, #23]
 800793c:	e006      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800793e:	2303      	movs	r3, #3
 8007940:	75fb      	strb	r3, [r7, #23]
 8007942:	e003      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007944:	2303      	movs	r3, #3
 8007946:	75fb      	strb	r3, [r7, #23]
 8007948:	e000      	b.n	800794c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800794a:	bf00      	nop
  }

  return status;
 800794c:	7dfb      	ldrb	r3, [r7, #23]
}
 800794e:	4618      	mov	r0, r3
 8007950:	371c      	adds	r7, #28
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr

0800795a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800795a:	b480      	push	{r7}
 800795c:	b087      	sub	sp, #28
 800795e:	af00      	add	r7, sp, #0
 8007960:	60f8      	str	r0, [r7, #12]
 8007962:	60b9      	str	r1, [r7, #8]
 8007964:	4613      	mov	r3, r2
 8007966:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	3301      	adds	r3, #1
 800796c:	781b      	ldrb	r3, [r3, #0]
 800796e:	2b03      	cmp	r3, #3
 8007970:	d120      	bne.n	80079b4 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	1e9a      	subs	r2, r3, #2
 8007978:	88fb      	ldrh	r3, [r7, #6]
 800797a:	4293      	cmp	r3, r2
 800797c:	bf28      	it	cs
 800797e:	4613      	movcs	r3, r2
 8007980:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	3302      	adds	r3, #2
 8007986:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007988:	2300      	movs	r3, #0
 800798a:	82fb      	strh	r3, [r7, #22]
 800798c:	e00b      	b.n	80079a6 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800798e:	8afb      	ldrh	r3, [r7, #22]
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	4413      	add	r3, r2
 8007994:	781a      	ldrb	r2, [r3, #0]
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	701a      	strb	r2, [r3, #0]
      pdest++;
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	3301      	adds	r3, #1
 800799e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80079a0:	8afb      	ldrh	r3, [r7, #22]
 80079a2:	3302      	adds	r3, #2
 80079a4:	82fb      	strh	r3, [r7, #22]
 80079a6:	8afa      	ldrh	r2, [r7, #22]
 80079a8:	8abb      	ldrh	r3, [r7, #20]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d3ef      	bcc.n	800798e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	2200      	movs	r2, #0
 80079b2:	701a      	strb	r2, [r3, #0]
  }
}
 80079b4:	bf00      	nop
 80079b6:	371c      	adds	r7, #28
 80079b8:	46bd      	mov	sp, r7
 80079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079be:	4770      	bx	lr

080079c0 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b085      	sub	sp, #20
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	881b      	ldrh	r3, [r3, #0]
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	7812      	ldrb	r2, [r2, #0]
 80079d2:	4413      	add	r3, r2
 80079d4:	b29a      	uxth	r2, r3
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4413      	add	r3, r2
 80079e4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80079e6:	68fb      	ldr	r3, [r7, #12]
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3714      	adds	r7, #20
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b086      	sub	sp, #24
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	4613      	mov	r3, r2
 8007a00:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007a02:	2301      	movs	r3, #1
 8007a04:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	789b      	ldrb	r3, [r3, #2]
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d002      	beq.n	8007a14 <USBH_CtlReq+0x20>
 8007a0e:	2b02      	cmp	r3, #2
 8007a10:	d00f      	beq.n	8007a32 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8007a12:	e027      	b.n	8007a64 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	68ba      	ldr	r2, [r7, #8]
 8007a18:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	88fa      	ldrh	r2, [r7, #6]
 8007a1e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2201      	movs	r2, #1
 8007a24:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2202      	movs	r2, #2
 8007a2a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8007a30:	e018      	b.n	8007a64 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f000 f81c 	bl	8007a70 <USBH_HandleControl>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007a3c:	7dfb      	ldrb	r3, [r7, #23]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <USBH_CtlReq+0x54>
 8007a42:	7dfb      	ldrb	r3, [r7, #23]
 8007a44:	2b03      	cmp	r3, #3
 8007a46:	d106      	bne.n	8007a56 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	761a      	strb	r2, [r3, #24]
      break;
 8007a54:	e005      	b.n	8007a62 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007a56:	7dfb      	ldrb	r3, [r7, #23]
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d102      	bne.n	8007a62 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	709a      	strb	r2, [r3, #2]
      break;
 8007a62:	bf00      	nop
  }
  return status;
 8007a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
	...

08007a70 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af02      	add	r7, sp, #8
 8007a76:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	7e1b      	ldrb	r3, [r3, #24]
 8007a84:	3b01      	subs	r3, #1
 8007a86:	2b0a      	cmp	r3, #10
 8007a88:	f200 8157 	bhi.w	8007d3a <USBH_HandleControl+0x2ca>
 8007a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a94 <USBH_HandleControl+0x24>)
 8007a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a92:	bf00      	nop
 8007a94:	08007ac1 	.word	0x08007ac1
 8007a98:	08007adb 	.word	0x08007adb
 8007a9c:	08007b45 	.word	0x08007b45
 8007aa0:	08007b6b 	.word	0x08007b6b
 8007aa4:	08007ba5 	.word	0x08007ba5
 8007aa8:	08007bcf 	.word	0x08007bcf
 8007aac:	08007c21 	.word	0x08007c21
 8007ab0:	08007c43 	.word	0x08007c43
 8007ab4:	08007c7f 	.word	0x08007c7f
 8007ab8:	08007ca5 	.word	0x08007ca5
 8007abc:	08007ce3 	.word	0x08007ce3
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f103 0110 	add.w	r1, r3, #16
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	795b      	ldrb	r3, [r3, #5]
 8007aca:	461a      	mov	r2, r3
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 f945 	bl	8007d5c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2202      	movs	r2, #2
 8007ad6:	761a      	strb	r2, [r3, #24]
      break;
 8007ad8:	e13a      	b.n	8007d50 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	795b      	ldrb	r3, [r3, #5]
 8007ade:	4619      	mov	r1, r3
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 fcd3 	bl	800848c <USBH_LL_GetURBState>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007aea:	7bbb      	ldrb	r3, [r7, #14]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d11e      	bne.n	8007b2e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	7c1b      	ldrb	r3, [r3, #16]
 8007af4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007af8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	8adb      	ldrh	r3, [r3, #22]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00a      	beq.n	8007b18 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007b02:	7b7b      	ldrb	r3, [r7, #13]
 8007b04:	2b80      	cmp	r3, #128	@ 0x80
 8007b06:	d103      	bne.n	8007b10 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2203      	movs	r2, #3
 8007b0c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007b0e:	e116      	b.n	8007d3e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2205      	movs	r2, #5
 8007b14:	761a      	strb	r2, [r3, #24]
      break;
 8007b16:	e112      	b.n	8007d3e <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8007b18:	7b7b      	ldrb	r3, [r7, #13]
 8007b1a:	2b80      	cmp	r3, #128	@ 0x80
 8007b1c:	d103      	bne.n	8007b26 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2209      	movs	r2, #9
 8007b22:	761a      	strb	r2, [r3, #24]
      break;
 8007b24:	e10b      	b.n	8007d3e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2207      	movs	r2, #7
 8007b2a:	761a      	strb	r2, [r3, #24]
      break;
 8007b2c:	e107      	b.n	8007d3e <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007b2e:	7bbb      	ldrb	r3, [r7, #14]
 8007b30:	2b04      	cmp	r3, #4
 8007b32:	d003      	beq.n	8007b3c <USBH_HandleControl+0xcc>
 8007b34:	7bbb      	ldrb	r3, [r7, #14]
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	f040 8101 	bne.w	8007d3e <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	220b      	movs	r2, #11
 8007b40:	761a      	strb	r2, [r3, #24]
      break;
 8007b42:	e0fc      	b.n	8007d3e <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6899      	ldr	r1, [r3, #8]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	899a      	ldrh	r2, [r3, #12]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	791b      	ldrb	r3, [r3, #4]
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 f93c 	bl	8007dda <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2204      	movs	r2, #4
 8007b66:	761a      	strb	r2, [r3, #24]
      break;
 8007b68:	e0f2      	b.n	8007d50 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	791b      	ldrb	r3, [r3, #4]
 8007b6e:	4619      	mov	r1, r3
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 fc8b 	bl	800848c <USBH_LL_GetURBState>
 8007b76:	4603      	mov	r3, r0
 8007b78:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007b7a:	7bbb      	ldrb	r3, [r7, #14]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d103      	bne.n	8007b88 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2209      	movs	r2, #9
 8007b84:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007b86:	e0dc      	b.n	8007d42 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8007b88:	7bbb      	ldrb	r3, [r7, #14]
 8007b8a:	2b05      	cmp	r3, #5
 8007b8c:	d102      	bne.n	8007b94 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	73fb      	strb	r3, [r7, #15]
      break;
 8007b92:	e0d6      	b.n	8007d42 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8007b94:	7bbb      	ldrb	r3, [r7, #14]
 8007b96:	2b04      	cmp	r3, #4
 8007b98:	f040 80d3 	bne.w	8007d42 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	220b      	movs	r2, #11
 8007ba0:	761a      	strb	r2, [r3, #24]
      break;
 8007ba2:	e0ce      	b.n	8007d42 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6899      	ldr	r1, [r3, #8]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	899a      	ldrh	r2, [r3, #12]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	795b      	ldrb	r3, [r3, #5]
 8007bb0:	2001      	movs	r0, #1
 8007bb2:	9000      	str	r0, [sp, #0]
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 f8eb 	bl	8007d90 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2206      	movs	r2, #6
 8007bca:	761a      	strb	r2, [r3, #24]
      break;
 8007bcc:	e0c0      	b.n	8007d50 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	795b      	ldrb	r3, [r3, #5]
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 fc59 	bl	800848c <USBH_LL_GetURBState>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007bde:	7bbb      	ldrb	r3, [r7, #14]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d103      	bne.n	8007bec <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2207      	movs	r2, #7
 8007be8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007bea:	e0ac      	b.n	8007d46 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8007bec:	7bbb      	ldrb	r3, [r7, #14]
 8007bee:	2b05      	cmp	r3, #5
 8007bf0:	d105      	bne.n	8007bfe <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	220c      	movs	r2, #12
 8007bf6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8007bfc:	e0a3      	b.n	8007d46 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007bfe:	7bbb      	ldrb	r3, [r7, #14]
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d103      	bne.n	8007c0c <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2205      	movs	r2, #5
 8007c08:	761a      	strb	r2, [r3, #24]
      break;
 8007c0a:	e09c      	b.n	8007d46 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8007c0c:	7bbb      	ldrb	r3, [r7, #14]
 8007c0e:	2b04      	cmp	r3, #4
 8007c10:	f040 8099 	bne.w	8007d46 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	220b      	movs	r2, #11
 8007c18:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007c1a:	2302      	movs	r3, #2
 8007c1c:	73fb      	strb	r3, [r7, #15]
      break;
 8007c1e:	e092      	b.n	8007d46 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	791b      	ldrb	r3, [r3, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	2100      	movs	r1, #0
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f8d6 	bl	8007dda <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2208      	movs	r2, #8
 8007c3e:	761a      	strb	r2, [r3, #24]

      break;
 8007c40:	e086      	b.n	8007d50 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	791b      	ldrb	r3, [r3, #4]
 8007c46:	4619      	mov	r1, r3
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 fc1f 	bl	800848c <USBH_LL_GetURBState>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007c52:	7bbb      	ldrb	r3, [r7, #14]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d105      	bne.n	8007c64 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	220d      	movs	r2, #13
 8007c5c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007c62:	e072      	b.n	8007d4a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8007c64:	7bbb      	ldrb	r3, [r7, #14]
 8007c66:	2b04      	cmp	r3, #4
 8007c68:	d103      	bne.n	8007c72 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	220b      	movs	r2, #11
 8007c6e:	761a      	strb	r2, [r3, #24]
      break;
 8007c70:	e06b      	b.n	8007d4a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8007c72:	7bbb      	ldrb	r3, [r7, #14]
 8007c74:	2b05      	cmp	r3, #5
 8007c76:	d168      	bne.n	8007d4a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8007c78:	2303      	movs	r3, #3
 8007c7a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c7c:	e065      	b.n	8007d4a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	795b      	ldrb	r3, [r3, #5]
 8007c82:	2201      	movs	r2, #1
 8007c84:	9200      	str	r2, [sp, #0]
 8007c86:	2200      	movs	r2, #0
 8007c88:	2100      	movs	r1, #0
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 f880 	bl	8007d90 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007c96:	b29a      	uxth	r2, r3
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	220a      	movs	r2, #10
 8007ca0:	761a      	strb	r2, [r3, #24]
      break;
 8007ca2:	e055      	b.n	8007d50 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	795b      	ldrb	r3, [r3, #5]
 8007ca8:	4619      	mov	r1, r3
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 fbee 	bl	800848c <USBH_LL_GetURBState>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007cb4:	7bbb      	ldrb	r3, [r7, #14]
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d105      	bne.n	8007cc6 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	220d      	movs	r2, #13
 8007cc2:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007cc4:	e043      	b.n	8007d4e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007cc6:	7bbb      	ldrb	r3, [r7, #14]
 8007cc8:	2b02      	cmp	r3, #2
 8007cca:	d103      	bne.n	8007cd4 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2209      	movs	r2, #9
 8007cd0:	761a      	strb	r2, [r3, #24]
      break;
 8007cd2:	e03c      	b.n	8007d4e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8007cd4:	7bbb      	ldrb	r3, [r7, #14]
 8007cd6:	2b04      	cmp	r3, #4
 8007cd8:	d139      	bne.n	8007d4e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	220b      	movs	r2, #11
 8007cde:	761a      	strb	r2, [r3, #24]
      break;
 8007ce0:	e035      	b.n	8007d4e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	7e5b      	ldrb	r3, [r3, #25]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	b2da      	uxtb	r2, r3
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	765a      	strb	r2, [r3, #25]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	7e5b      	ldrb	r3, [r3, #25]
 8007cf2:	2b02      	cmp	r3, #2
 8007cf4:	d806      	bhi.n	8007d04 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007d02:	e025      	b.n	8007d50 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d0a:	2106      	movs	r1, #6
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	795b      	ldrb	r3, [r3, #5]
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 f8e8 	bl	8007ef2 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	791b      	ldrb	r3, [r3, #4]
 8007d26:	4619      	mov	r1, r3
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f000 f8e2 	bl	8007ef2 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2200      	movs	r2, #0
 8007d32:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007d34:	2302      	movs	r3, #2
 8007d36:	73fb      	strb	r3, [r7, #15]
      break;
 8007d38:	e00a      	b.n	8007d50 <USBH_HandleControl+0x2e0>

    default:
      break;
 8007d3a:	bf00      	nop
 8007d3c:	e008      	b.n	8007d50 <USBH_HandleControl+0x2e0>
      break;
 8007d3e:	bf00      	nop
 8007d40:	e006      	b.n	8007d50 <USBH_HandleControl+0x2e0>
      break;
 8007d42:	bf00      	nop
 8007d44:	e004      	b.n	8007d50 <USBH_HandleControl+0x2e0>
      break;
 8007d46:	bf00      	nop
 8007d48:	e002      	b.n	8007d50 <USBH_HandleControl+0x2e0>
      break;
 8007d4a:	bf00      	nop
 8007d4c:	e000      	b.n	8007d50 <USBH_HandleControl+0x2e0>
      break;
 8007d4e:	bf00      	nop
  }

  return status;
 8007d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop

08007d5c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b088      	sub	sp, #32
 8007d60:	af04      	add	r7, sp, #16
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	60b9      	str	r1, [r7, #8]
 8007d66:	4613      	mov	r3, r2
 8007d68:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007d6a:	79f9      	ldrb	r1, [r7, #7]
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	9303      	str	r3, [sp, #12]
 8007d70:	2308      	movs	r3, #8
 8007d72:	9302      	str	r3, [sp, #8]
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	9301      	str	r3, [sp, #4]
 8007d78:	2300      	movs	r3, #0
 8007d7a:	9300      	str	r3, [sp, #0]
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	2200      	movs	r2, #0
 8007d80:	68f8      	ldr	r0, [r7, #12]
 8007d82:	f000 fb52 	bl	800842a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007d86:	2300      	movs	r3, #0
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b088      	sub	sp, #32
 8007d94:	af04      	add	r7, sp, #16
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	4611      	mov	r1, r2
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	460b      	mov	r3, r1
 8007da0:	80fb      	strh	r3, [r7, #6]
 8007da2:	4613      	mov	r3, r2
 8007da4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d001      	beq.n	8007db4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007db0:	2300      	movs	r3, #0
 8007db2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007db4:	7979      	ldrb	r1, [r7, #5]
 8007db6:	7e3b      	ldrb	r3, [r7, #24]
 8007db8:	9303      	str	r3, [sp, #12]
 8007dba:	88fb      	ldrh	r3, [r7, #6]
 8007dbc:	9302      	str	r3, [sp, #8]
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	9301      	str	r3, [sp, #4]
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	9300      	str	r3, [sp, #0]
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	2200      	movs	r2, #0
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f000 fb2d 	bl	800842a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b088      	sub	sp, #32
 8007dde:	af04      	add	r7, sp, #16
 8007de0:	60f8      	str	r0, [r7, #12]
 8007de2:	60b9      	str	r1, [r7, #8]
 8007de4:	4611      	mov	r1, r2
 8007de6:	461a      	mov	r2, r3
 8007de8:	460b      	mov	r3, r1
 8007dea:	80fb      	strh	r3, [r7, #6]
 8007dec:	4613      	mov	r3, r2
 8007dee:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007df0:	7979      	ldrb	r1, [r7, #5]
 8007df2:	2300      	movs	r3, #0
 8007df4:	9303      	str	r3, [sp, #12]
 8007df6:	88fb      	ldrh	r3, [r7, #6]
 8007df8:	9302      	str	r3, [sp, #8]
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	9301      	str	r3, [sp, #4]
 8007dfe:	2301      	movs	r3, #1
 8007e00:	9300      	str	r3, [sp, #0]
 8007e02:	2300      	movs	r3, #0
 8007e04:	2201      	movs	r2, #1
 8007e06:	68f8      	ldr	r0, [r7, #12]
 8007e08:	f000 fb0f 	bl	800842a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007e0c:	2300      	movs	r3, #0

}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}

08007e16 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007e16:	b580      	push	{r7, lr}
 8007e18:	b088      	sub	sp, #32
 8007e1a:	af04      	add	r7, sp, #16
 8007e1c:	60f8      	str	r0, [r7, #12]
 8007e1e:	60b9      	str	r1, [r7, #8]
 8007e20:	4611      	mov	r1, r2
 8007e22:	461a      	mov	r2, r3
 8007e24:	460b      	mov	r3, r1
 8007e26:	80fb      	strh	r3, [r7, #6]
 8007e28:	4613      	mov	r3, r2
 8007e2a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007e2c:	7979      	ldrb	r1, [r7, #5]
 8007e2e:	2300      	movs	r3, #0
 8007e30:	9303      	str	r3, [sp, #12]
 8007e32:	88fb      	ldrh	r3, [r7, #6]
 8007e34:	9302      	str	r3, [sp, #8]
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	9301      	str	r3, [sp, #4]
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	2302      	movs	r3, #2
 8007e40:	2201      	movs	r2, #1
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	f000 faf1 	bl	800842a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007e48:	2300      	movs	r3, #0
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b086      	sub	sp, #24
 8007e56:	af04      	add	r7, sp, #16
 8007e58:	6078      	str	r0, [r7, #4]
 8007e5a:	4608      	mov	r0, r1
 8007e5c:	4611      	mov	r1, r2
 8007e5e:	461a      	mov	r2, r3
 8007e60:	4603      	mov	r3, r0
 8007e62:	70fb      	strb	r3, [r7, #3]
 8007e64:	460b      	mov	r3, r1
 8007e66:	70bb      	strb	r3, [r7, #2]
 8007e68:	4613      	mov	r3, r2
 8007e6a:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007e6c:	7878      	ldrb	r0, [r7, #1]
 8007e6e:	78ba      	ldrb	r2, [r7, #2]
 8007e70:	78f9      	ldrb	r1, [r7, #3]
 8007e72:	8b3b      	ldrh	r3, [r7, #24]
 8007e74:	9302      	str	r3, [sp, #8]
 8007e76:	7d3b      	ldrb	r3, [r7, #20]
 8007e78:	9301      	str	r3, [sp, #4]
 8007e7a:	7c3b      	ldrb	r3, [r7, #16]
 8007e7c:	9300      	str	r3, [sp, #0]
 8007e7e:	4603      	mov	r3, r0
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 fa84 	bl	800838e <USBH_LL_OpenPipe>

  return USBH_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b082      	sub	sp, #8
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	460b      	mov	r3, r1
 8007e9a:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007e9c:	78fb      	ldrb	r3, [r7, #3]
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 faa3 	bl	80083ec <USBH_LL_ClosePipe>

  return USBH_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3708      	adds	r7, #8
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f000 f836 	bl	8007f2e <USBH_GetFreePipe>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007ec6:	89fb      	ldrh	r3, [r7, #14]
 8007ec8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d00a      	beq.n	8007ee6 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007ed0:	78fa      	ldrb	r2, [r7, #3]
 8007ed2:	89fb      	ldrh	r3, [r7, #14]
 8007ed4:	f003 030f 	and.w	r3, r3, #15
 8007ed8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007edc:	6879      	ldr	r1, [r7, #4]
 8007ede:	33e0      	adds	r3, #224	@ 0xe0
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	440b      	add	r3, r1
 8007ee4:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007ee6:	89fb      	ldrh	r3, [r7, #14]
 8007ee8:	b2db      	uxtb	r3, r3
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007ef2:	b480      	push	{r7}
 8007ef4:	b083      	sub	sp, #12
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
 8007efa:	460b      	mov	r3, r1
 8007efc:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007efe:	78fb      	ldrb	r3, [r7, #3]
 8007f00:	2b0f      	cmp	r3, #15
 8007f02:	d80d      	bhi.n	8007f20 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007f04:	78fb      	ldrb	r3, [r7, #3]
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	33e0      	adds	r3, #224	@ 0xe0
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	4413      	add	r3, r2
 8007f0e:	685a      	ldr	r2, [r3, #4]
 8007f10:	78fb      	ldrb	r3, [r7, #3]
 8007f12:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007f16:	6879      	ldr	r1, [r7, #4]
 8007f18:	33e0      	adds	r3, #224	@ 0xe0
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	440b      	add	r3, r1
 8007f1e:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	370c      	adds	r7, #12
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b085      	sub	sp, #20
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	73fb      	strb	r3, [r7, #15]
 8007f3e:	e00f      	b.n	8007f60 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007f40:	7bfb      	ldrb	r3, [r7, #15]
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	33e0      	adds	r3, #224	@ 0xe0
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	4413      	add	r3, r2
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d102      	bne.n	8007f5a <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007f54:	7bfb      	ldrb	r3, [r7, #15]
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	e007      	b.n	8007f6a <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8007f5a:	7bfb      	ldrb	r3, [r7, #15]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	73fb      	strb	r3, [r7, #15]
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	2b0f      	cmp	r3, #15
 8007f64:	d9ec      	bls.n	8007f40 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007f66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3714      	adds	r7, #20
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr
	...

08007f78 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	490e      	ldr	r1, [pc, #56]	@ (8007fb8 <MX_USB_HOST_Init+0x40>)
 8007f80:	480e      	ldr	r0, [pc, #56]	@ (8007fbc <MX_USB_HOST_Init+0x44>)
 8007f82:	f7fe fb94 	bl	80066ae <USBH_Init>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d001      	beq.n	8007f90 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007f8c:	f7f8 fefd 	bl	8000d8a <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 8007f90:	490b      	ldr	r1, [pc, #44]	@ (8007fc0 <MX_USB_HOST_Init+0x48>)
 8007f92:	480a      	ldr	r0, [pc, #40]	@ (8007fbc <MX_USB_HOST_Init+0x44>)
 8007f94:	f7fe fc36 	bl	8006804 <USBH_RegisterClass>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d001      	beq.n	8007fa2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007f9e:	f7f8 fef4 	bl	8000d8a <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007fa2:	4806      	ldr	r0, [pc, #24]	@ (8007fbc <MX_USB_HOST_Init+0x44>)
 8007fa4:	f7fe fc58 	bl	8006858 <USBH_Start>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007fae:	f7f8 feec 	bl	8000d8a <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007fb2:	bf00      	nop
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	08007fd9 	.word	0x08007fd9
 8007fbc:	20000198 	.word	0x20000198
 8007fc0:	2000005c 	.word	0x2000005c

08007fc4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007fc8:	4802      	ldr	r0, [pc, #8]	@ (8007fd4 <MX_USB_HOST_Process+0x10>)
 8007fca:	f7fe fc55 	bl	8006878 <USBH_Process>
}
 8007fce:	bf00      	nop
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	20000198 	.word	0x20000198

08007fd8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007fe4:	78fb      	ldrb	r3, [r7, #3]
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	2b04      	cmp	r3, #4
 8007fea:	d819      	bhi.n	8008020 <USBH_UserProcess+0x48>
 8007fec:	a201      	add	r2, pc, #4	@ (adr r2, 8007ff4 <USBH_UserProcess+0x1c>)
 8007fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff2:	bf00      	nop
 8007ff4:	08008021 	.word	0x08008021
 8007ff8:	08008011 	.word	0x08008011
 8007ffc:	08008021 	.word	0x08008021
 8008000:	08008019 	.word	0x08008019
 8008004:	08008009 	.word	0x08008009
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008008:	4b09      	ldr	r3, [pc, #36]	@ (8008030 <USBH_UserProcess+0x58>)
 800800a:	2203      	movs	r2, #3
 800800c:	701a      	strb	r2, [r3, #0]
  break;
 800800e:	e008      	b.n	8008022 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008010:	4b07      	ldr	r3, [pc, #28]	@ (8008030 <USBH_UserProcess+0x58>)
 8008012:	2202      	movs	r2, #2
 8008014:	701a      	strb	r2, [r3, #0]
  break;
 8008016:	e004      	b.n	8008022 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008018:	4b05      	ldr	r3, [pc, #20]	@ (8008030 <USBH_UserProcess+0x58>)
 800801a:	2201      	movs	r2, #1
 800801c:	701a      	strb	r2, [r3, #0]
  break;
 800801e:	e000      	b.n	8008022 <USBH_UserProcess+0x4a>

  default:
  break;
 8008020:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008022:	bf00      	nop
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	20000570 	.word	0x20000570

08008034 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b0ac      	sub	sp, #176	@ 0xb0
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800803c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008040:	2200      	movs	r2, #0
 8008042:	601a      	str	r2, [r3, #0]
 8008044:	605a      	str	r2, [r3, #4]
 8008046:	609a      	str	r2, [r3, #8]
 8008048:	60da      	str	r2, [r3, #12]
 800804a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800804c:	f107 0314 	add.w	r3, r7, #20
 8008050:	2288      	movs	r2, #136	@ 0x88
 8008052:	2100      	movs	r1, #0
 8008054:	4618      	mov	r0, r3
 8008056:	f000 fd9f 	bl	8008b98 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008062:	d173      	bne.n	800814c <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008064:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008068:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800806a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800806e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8008072:	2301      	movs	r3, #1
 8008074:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008076:	2301      	movs	r3, #1
 8008078:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800807a:	2318      	movs	r3, #24
 800807c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800807e:	2307      	movs	r3, #7
 8008080:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008082:	2302      	movs	r3, #2
 8008084:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008086:	2302      	movs	r3, #2
 8008088:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800808a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800808e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008090:	f107 0314 	add.w	r3, r7, #20
 8008094:	4618      	mov	r0, r3
 8008096:	f7fc fc3b 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d001      	beq.n	80080a4 <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 80080a0:	f7f8 fe73 	bl	8000d8a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80080a4:	4b2b      	ldr	r3, [pc, #172]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 80080a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080a8:	4a2a      	ldr	r2, [pc, #168]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 80080aa:	f043 0301 	orr.w	r3, r3, #1
 80080ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080b0:	4b28      	ldr	r3, [pc, #160]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 80080b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080b4:	f003 0301 	and.w	r3, r3, #1
 80080b8:	613b      	str	r3, [r7, #16]
 80080ba:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80080bc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80080c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080c4:	2302      	movs	r3, #2
 80080c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080ca:	2300      	movs	r3, #0
 80080cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80080d0:	2303      	movs	r3, #3
 80080d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80080d6:	230a      	movs	r3, #10
 80080d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80080dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80080e0:	4619      	mov	r1, r3
 80080e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80080e6:	f7f9 fb07 	bl	80016f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80080ea:	4b1a      	ldr	r3, [pc, #104]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 80080ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080ee:	4a19      	ldr	r2, [pc, #100]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 80080f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80080f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080f6:	4b17      	ldr	r3, [pc, #92]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 80080f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080fe:	60fb      	str	r3, [r7, #12]
 8008100:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008102:	4b14      	ldr	r3, [pc, #80]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 8008104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d114      	bne.n	8008138 <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800810e:	4b11      	ldr	r3, [pc, #68]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 8008110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008112:	4a10      	ldr	r2, [pc, #64]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 8008114:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008118:	6593      	str	r3, [r2, #88]	@ 0x58
 800811a:	4b0e      	ldr	r3, [pc, #56]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 800811c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800811e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008122:	60bb      	str	r3, [r7, #8]
 8008124:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8008126:	f7fb fe1b 	bl	8003d60 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800812a:	4b0a      	ldr	r3, [pc, #40]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 800812c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800812e:	4a09      	ldr	r2, [pc, #36]	@ (8008154 <HAL_HCD_MspInit+0x120>)
 8008130:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008134:	6593      	str	r3, [r2, #88]	@ 0x58
 8008136:	e001      	b.n	800813c <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8008138:	f7fb fe12 	bl	8003d60 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800813c:	2200      	movs	r2, #0
 800813e:	2100      	movs	r1, #0
 8008140:	2043      	movs	r0, #67	@ 0x43
 8008142:	f7f9 faa2 	bl	800168a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008146:	2043      	movs	r0, #67	@ 0x43
 8008148:	f7f9 fabb 	bl	80016c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800814c:	bf00      	nop
 800814e:	37b0      	adds	r7, #176	@ 0xb0
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	40021000 	.word	0x40021000

08008158 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8008166:	4618      	mov	r0, r3
 8008168:	f7fe ff65 	bl	8007036 <USBH_LL_IncTimer>
}
 800816c:	bf00      	nop
 800816e:	3708      	adds	r7, #8
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b082      	sub	sp, #8
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8008182:	4618      	mov	r0, r3
 8008184:	f7fe ff9d 	bl	80070c2 <USBH_LL_Connect>
}
 8008188:	bf00      	nop
 800818a:	3708      	adds	r7, #8
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800819e:	4618      	mov	r0, r3
 80081a0:	f7fe ffa6 	bl	80070f0 <USBH_LL_Disconnect>
}
 80081a4:	bf00      	nop
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	460b      	mov	r3, r1
 80081b6:	70fb      	strb	r3, [r7, #3]
 80081b8:	4613      	mov	r3, r2
 80081ba:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80081bc:	bf00      	nop
 80081be:	370c      	adds	r7, #12
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7fe ff57 	bl	800708a <USBH_LL_PortEnabled>
}
 80081dc:	bf00      	nop
 80081de:	3708      	adds	r7, #8
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fe ff57 	bl	80070a6 <USBH_LL_PortDisabled>
}
 80081f8:	bf00      	nop
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b082      	sub	sp, #8
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800820e:	2b01      	cmp	r3, #1
 8008210:	d12a      	bne.n	8008268 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008212:	4a18      	ldr	r2, [pc, #96]	@ (8008274 <USBH_LL_Init+0x74>)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
  phost->pData = &hhcd_USB_OTG_FS;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	4a15      	ldr	r2, [pc, #84]	@ (8008274 <USBH_LL_Init+0x74>)
 800821e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008222:	4b14      	ldr	r3, [pc, #80]	@ (8008274 <USBH_LL_Init+0x74>)
 8008224:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008228:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800822a:	4b12      	ldr	r3, [pc, #72]	@ (8008274 <USBH_LL_Init+0x74>)
 800822c:	2208      	movs	r2, #8
 800822e:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008230:	4b10      	ldr	r3, [pc, #64]	@ (8008274 <USBH_LL_Init+0x74>)
 8008232:	2201      	movs	r2, #1
 8008234:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008236:	4b0f      	ldr	r3, [pc, #60]	@ (8008274 <USBH_LL_Init+0x74>)
 8008238:	2200      	movs	r2, #0
 800823a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800823c:	4b0d      	ldr	r3, [pc, #52]	@ (8008274 <USBH_LL_Init+0x74>)
 800823e:	2202      	movs	r2, #2
 8008240:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008242:	4b0c      	ldr	r3, [pc, #48]	@ (8008274 <USBH_LL_Init+0x74>)
 8008244:	2200      	movs	r2, #0
 8008246:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008248:	480a      	ldr	r0, [pc, #40]	@ (8008274 <USBH_LL_Init+0x74>)
 800824a:	f7f9 fc2f 	bl	8001aac <HAL_HCD_Init>
 800824e:	4603      	mov	r3, r0
 8008250:	2b00      	cmp	r3, #0
 8008252:	d001      	beq.n	8008258 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008254:	f7f8 fd99 	bl	8000d8a <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008258:	4806      	ldr	r0, [pc, #24]	@ (8008274 <USBH_LL_Init+0x74>)
 800825a:	f7fa f81d 	bl	8002298 <HAL_HCD_GetCurrentFrame>
 800825e:	4603      	mov	r3, r0
 8008260:	4619      	mov	r1, r3
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f7fe fed8 	bl	8007018 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	3708      	adds	r7, #8
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	20000574 	.word	0x20000574

08008278 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008280:	2300      	movs	r3, #0
 8008282:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008284:	2300      	movs	r3, #0
 8008286:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800828e:	4618      	mov	r0, r3
 8008290:	f7f9 ff8c 	bl	80021ac <HAL_HCD_Start>
 8008294:	4603      	mov	r3, r0
 8008296:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008298:	7bfb      	ldrb	r3, [r7, #15]
 800829a:	4618      	mov	r0, r3
 800829c:	f000 f952 	bl	8008544 <USBH_Get_USB_Status>
 80082a0:	4603      	mov	r3, r0
 80082a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80082a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3710      	adds	r7, #16
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b084      	sub	sp, #16
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082b6:	2300      	movs	r3, #0
 80082b8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80082ba:	2300      	movs	r3, #0
 80082bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7f9 ff94 	bl	80021f2 <HAL_HCD_Stop>
 80082ca:	4603      	mov	r3, r0
 80082cc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80082ce:	7bfb      	ldrb	r3, [r7, #15]
 80082d0:	4618      	mov	r0, r3
 80082d2:	f000 f937 	bl	8008544 <USBH_Get_USB_Status>
 80082d6:	4603      	mov	r3, r0
 80082d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80082da:	7bbb      	ldrb	r3, [r7, #14]
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3710      	adds	r7, #16
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80082ec:	2301      	movs	r3, #1
 80082ee:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80082f6:	4618      	mov	r0, r3
 80082f8:	f7f9 ffdc 	bl	80022b4 <HAL_HCD_GetCurrentSpeed>
 80082fc:	4603      	mov	r3, r0
 80082fe:	2b02      	cmp	r3, #2
 8008300:	d00c      	beq.n	800831c <USBH_LL_GetSpeed+0x38>
 8008302:	2b02      	cmp	r3, #2
 8008304:	d80d      	bhi.n	8008322 <USBH_LL_GetSpeed+0x3e>
 8008306:	2b00      	cmp	r3, #0
 8008308:	d002      	beq.n	8008310 <USBH_LL_GetSpeed+0x2c>
 800830a:	2b01      	cmp	r3, #1
 800830c:	d003      	beq.n	8008316 <USBH_LL_GetSpeed+0x32>
 800830e:	e008      	b.n	8008322 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008310:	2300      	movs	r3, #0
 8008312:	73fb      	strb	r3, [r7, #15]
    break;
 8008314:	e008      	b.n	8008328 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008316:	2301      	movs	r3, #1
 8008318:	73fb      	strb	r3, [r7, #15]
    break;
 800831a:	e005      	b.n	8008328 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800831c:	2302      	movs	r3, #2
 800831e:	73fb      	strb	r3, [r7, #15]
    break;
 8008320:	e002      	b.n	8008328 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008322:	2301      	movs	r3, #1
 8008324:	73fb      	strb	r3, [r7, #15]
    break;
 8008326:	bf00      	nop
  }
  return  speed;
 8008328:	7bfb      	ldrb	r3, [r7, #15]
}
 800832a:	4618      	mov	r0, r3
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008332:	b580      	push	{r7, lr}
 8008334:	b084      	sub	sp, #16
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800833a:	2300      	movs	r3, #0
 800833c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800833e:	2300      	movs	r3, #0
 8008340:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008348:	4618      	mov	r0, r3
 800834a:	f7f9 ff6f 	bl	800222c <HAL_HCD_ResetPort>
 800834e:	4603      	mov	r3, r0
 8008350:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008352:	7bfb      	ldrb	r3, [r7, #15]
 8008354:	4618      	mov	r0, r3
 8008356:	f000 f8f5 	bl	8008544 <USBH_Get_USB_Status>
 800835a:	4603      	mov	r3, r0
 800835c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800835e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008360:	4618      	mov	r0, r3
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b082      	sub	sp, #8
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	460b      	mov	r3, r1
 8008372:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800837a:	78fa      	ldrb	r2, [r7, #3]
 800837c:	4611      	mov	r1, r2
 800837e:	4618      	mov	r0, r3
 8008380:	f7f9 ff76 	bl	8002270 <HAL_HCD_HC_GetXferCount>
 8008384:	4603      	mov	r3, r0
}
 8008386:	4618      	mov	r0, r3
 8008388:	3708      	adds	r7, #8
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800838e:	b590      	push	{r4, r7, lr}
 8008390:	b089      	sub	sp, #36	@ 0x24
 8008392:	af04      	add	r7, sp, #16
 8008394:	6078      	str	r0, [r7, #4]
 8008396:	4608      	mov	r0, r1
 8008398:	4611      	mov	r1, r2
 800839a:	461a      	mov	r2, r3
 800839c:	4603      	mov	r3, r0
 800839e:	70fb      	strb	r3, [r7, #3]
 80083a0:	460b      	mov	r3, r1
 80083a2:	70bb      	strb	r3, [r7, #2]
 80083a4:	4613      	mov	r3, r2
 80083a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083a8:	2300      	movs	r3, #0
 80083aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80083ac:	2300      	movs	r3, #0
 80083ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80083b6:	787c      	ldrb	r4, [r7, #1]
 80083b8:	78ba      	ldrb	r2, [r7, #2]
 80083ba:	78f9      	ldrb	r1, [r7, #3]
 80083bc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80083be:	9302      	str	r3, [sp, #8]
 80083c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083c4:	9301      	str	r3, [sp, #4]
 80083c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80083ca:	9300      	str	r3, [sp, #0]
 80083cc:	4623      	mov	r3, r4
 80083ce:	f7f9 fbcd 	bl	8001b6c <HAL_HCD_HC_Init>
 80083d2:	4603      	mov	r3, r0
 80083d4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80083d6:	7bfb      	ldrb	r3, [r7, #15]
 80083d8:	4618      	mov	r0, r3
 80083da:	f000 f8b3 	bl	8008544 <USBH_Get_USB_Status>
 80083de:	4603      	mov	r3, r0
 80083e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80083e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3714      	adds	r7, #20
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd90      	pop	{r4, r7, pc}

080083ec <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	460b      	mov	r3, r1
 80083f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083f8:	2300      	movs	r3, #0
 80083fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80083fc:	2300      	movs	r3, #0
 80083fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008406:	78fa      	ldrb	r2, [r7, #3]
 8008408:	4611      	mov	r1, r2
 800840a:	4618      	mov	r0, r3
 800840c:	f7f9 fc47 	bl	8001c9e <HAL_HCD_HC_Halt>
 8008410:	4603      	mov	r3, r0
 8008412:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008414:	7bfb      	ldrb	r3, [r7, #15]
 8008416:	4618      	mov	r0, r3
 8008418:	f000 f894 	bl	8008544 <USBH_Get_USB_Status>
 800841c:	4603      	mov	r3, r0
 800841e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008420:	7bbb      	ldrb	r3, [r7, #14]
}
 8008422:	4618      	mov	r0, r3
 8008424:	3710      	adds	r7, #16
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}

0800842a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800842a:	b590      	push	{r4, r7, lr}
 800842c:	b089      	sub	sp, #36	@ 0x24
 800842e:	af04      	add	r7, sp, #16
 8008430:	6078      	str	r0, [r7, #4]
 8008432:	4608      	mov	r0, r1
 8008434:	4611      	mov	r1, r2
 8008436:	461a      	mov	r2, r3
 8008438:	4603      	mov	r3, r0
 800843a:	70fb      	strb	r3, [r7, #3]
 800843c:	460b      	mov	r3, r1
 800843e:	70bb      	strb	r3, [r7, #2]
 8008440:	4613      	mov	r3, r2
 8008442:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008444:	2300      	movs	r3, #0
 8008446:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008448:	2300      	movs	r3, #0
 800844a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008452:	787c      	ldrb	r4, [r7, #1]
 8008454:	78ba      	ldrb	r2, [r7, #2]
 8008456:	78f9      	ldrb	r1, [r7, #3]
 8008458:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800845c:	9303      	str	r3, [sp, #12]
 800845e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008460:	9302      	str	r3, [sp, #8]
 8008462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008464:	9301      	str	r3, [sp, #4]
 8008466:	f897 3020 	ldrb.w	r3, [r7, #32]
 800846a:	9300      	str	r3, [sp, #0]
 800846c:	4623      	mov	r3, r4
 800846e:	f7f9 fc39 	bl	8001ce4 <HAL_HCD_HC_SubmitRequest>
 8008472:	4603      	mov	r3, r0
 8008474:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008476:	7bfb      	ldrb	r3, [r7, #15]
 8008478:	4618      	mov	r0, r3
 800847a:	f000 f863 	bl	8008544 <USBH_Get_USB_Status>
 800847e:	4603      	mov	r3, r0
 8008480:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008482:	7bbb      	ldrb	r3, [r7, #14]
}
 8008484:	4618      	mov	r0, r3
 8008486:	3714      	adds	r7, #20
 8008488:	46bd      	mov	sp, r7
 800848a:	bd90      	pop	{r4, r7, pc}

0800848c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	460b      	mov	r3, r1
 8008496:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800849e:	78fa      	ldrb	r2, [r7, #3]
 80084a0:	4611      	mov	r1, r2
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7f9 fed0 	bl	8002248 <HAL_HCD_HC_GetURBState>
 80084a8:	4603      	mov	r3, r0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3708      	adds	r7, #8
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b082      	sub	sp, #8
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
 80084ba:	460b      	mov	r3, r1
 80084bc:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 80084be:	20c8      	movs	r0, #200	@ 0xc8
 80084c0:	f7f8 ffe4 	bl	800148c <HAL_Delay>
  return USBH_OK;
 80084c4:	2300      	movs	r3, #0
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3708      	adds	r7, #8
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}

080084ce <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b085      	sub	sp, #20
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
 80084d6:	460b      	mov	r3, r1
 80084d8:	70fb      	strb	r3, [r7, #3]
 80084da:	4613      	mov	r3, r2
 80084dc:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80084e4:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80084e6:	78fb      	ldrb	r3, [r7, #3]
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	2134      	movs	r1, #52	@ 0x34
 80084ec:	fb01 f303 	mul.w	r3, r1, r3
 80084f0:	4413      	add	r3, r2
 80084f2:	3317      	adds	r3, #23
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d009      	beq.n	800850e <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80084fa:	78fb      	ldrb	r3, [r7, #3]
 80084fc:	68fa      	ldr	r2, [r7, #12]
 80084fe:	2134      	movs	r1, #52	@ 0x34
 8008500:	fb01 f303 	mul.w	r3, r1, r3
 8008504:	4413      	add	r3, r2
 8008506:	3334      	adds	r3, #52	@ 0x34
 8008508:	78ba      	ldrb	r2, [r7, #2]
 800850a:	701a      	strb	r2, [r3, #0]
 800850c:	e008      	b.n	8008520 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800850e:	78fb      	ldrb	r3, [r7, #3]
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	2134      	movs	r1, #52	@ 0x34
 8008514:	fb01 f303 	mul.w	r3, r1, r3
 8008518:	4413      	add	r3, r2
 800851a:	3335      	adds	r3, #53	@ 0x35
 800851c:	78ba      	ldrb	r2, [r7, #2]
 800851e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008520:	2300      	movs	r3, #0
}
 8008522:	4618      	mov	r0, r3
 8008524:	3714      	adds	r7, #20
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr

0800852e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b082      	sub	sp, #8
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f7f8 ffa8 	bl	800148c <HAL_Delay>
}
 800853c:	bf00      	nop
 800853e:	3708      	adds	r7, #8
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008544:	b480      	push	{r7}
 8008546:	b085      	sub	sp, #20
 8008548:	af00      	add	r7, sp, #0
 800854a:	4603      	mov	r3, r0
 800854c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800854e:	2300      	movs	r3, #0
 8008550:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008552:	79fb      	ldrb	r3, [r7, #7]
 8008554:	2b03      	cmp	r3, #3
 8008556:	d817      	bhi.n	8008588 <USBH_Get_USB_Status+0x44>
 8008558:	a201      	add	r2, pc, #4	@ (adr r2, 8008560 <USBH_Get_USB_Status+0x1c>)
 800855a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855e:	bf00      	nop
 8008560:	08008571 	.word	0x08008571
 8008564:	08008577 	.word	0x08008577
 8008568:	0800857d 	.word	0x0800857d
 800856c:	08008583 	.word	0x08008583
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008570:	2300      	movs	r3, #0
 8008572:	73fb      	strb	r3, [r7, #15]
    break;
 8008574:	e00b      	b.n	800858e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008576:	2302      	movs	r3, #2
 8008578:	73fb      	strb	r3, [r7, #15]
    break;
 800857a:	e008      	b.n	800858e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800857c:	2301      	movs	r3, #1
 800857e:	73fb      	strb	r3, [r7, #15]
    break;
 8008580:	e005      	b.n	800858e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008582:	2302      	movs	r3, #2
 8008584:	73fb      	strb	r3, [r7, #15]
    break;
 8008586:	e002      	b.n	800858e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008588:	2302      	movs	r3, #2
 800858a:	73fb      	strb	r3, [r7, #15]
    break;
 800858c:	bf00      	nop
  }
  return usb_status;
 800858e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008590:	4618      	mov	r0, r3
 8008592:	3714      	adds	r7, #20
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr

0800859c <malloc>:
 800859c:	4b02      	ldr	r3, [pc, #8]	@ (80085a8 <malloc+0xc>)
 800859e:	4601      	mov	r1, r0
 80085a0:	6818      	ldr	r0, [r3, #0]
 80085a2:	f000 b82d 	b.w	8008600 <_malloc_r>
 80085a6:	bf00      	nop
 80085a8:	20000088 	.word	0x20000088

080085ac <free>:
 80085ac:	4b02      	ldr	r3, [pc, #8]	@ (80085b8 <free+0xc>)
 80085ae:	4601      	mov	r1, r0
 80085b0:	6818      	ldr	r0, [r3, #0]
 80085b2:	f000 bb91 	b.w	8008cd8 <_free_r>
 80085b6:	bf00      	nop
 80085b8:	20000088 	.word	0x20000088

080085bc <sbrk_aligned>:
 80085bc:	b570      	push	{r4, r5, r6, lr}
 80085be:	4e0f      	ldr	r6, [pc, #60]	@ (80085fc <sbrk_aligned+0x40>)
 80085c0:	460c      	mov	r4, r1
 80085c2:	6831      	ldr	r1, [r6, #0]
 80085c4:	4605      	mov	r5, r0
 80085c6:	b911      	cbnz	r1, 80085ce <sbrk_aligned+0x12>
 80085c8:	f000 fb36 	bl	8008c38 <_sbrk_r>
 80085cc:	6030      	str	r0, [r6, #0]
 80085ce:	4621      	mov	r1, r4
 80085d0:	4628      	mov	r0, r5
 80085d2:	f000 fb31 	bl	8008c38 <_sbrk_r>
 80085d6:	1c43      	adds	r3, r0, #1
 80085d8:	d103      	bne.n	80085e2 <sbrk_aligned+0x26>
 80085da:	f04f 34ff 	mov.w	r4, #4294967295
 80085de:	4620      	mov	r0, r4
 80085e0:	bd70      	pop	{r4, r5, r6, pc}
 80085e2:	1cc4      	adds	r4, r0, #3
 80085e4:	f024 0403 	bic.w	r4, r4, #3
 80085e8:	42a0      	cmp	r0, r4
 80085ea:	d0f8      	beq.n	80085de <sbrk_aligned+0x22>
 80085ec:	1a21      	subs	r1, r4, r0
 80085ee:	4628      	mov	r0, r5
 80085f0:	f000 fb22 	bl	8008c38 <_sbrk_r>
 80085f4:	3001      	adds	r0, #1
 80085f6:	d1f2      	bne.n	80085de <sbrk_aligned+0x22>
 80085f8:	e7ef      	b.n	80085da <sbrk_aligned+0x1e>
 80085fa:	bf00      	nop
 80085fc:	200008d4 	.word	0x200008d4

08008600 <_malloc_r>:
 8008600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008604:	1ccd      	adds	r5, r1, #3
 8008606:	f025 0503 	bic.w	r5, r5, #3
 800860a:	3508      	adds	r5, #8
 800860c:	2d0c      	cmp	r5, #12
 800860e:	bf38      	it	cc
 8008610:	250c      	movcc	r5, #12
 8008612:	2d00      	cmp	r5, #0
 8008614:	4606      	mov	r6, r0
 8008616:	db01      	blt.n	800861c <_malloc_r+0x1c>
 8008618:	42a9      	cmp	r1, r5
 800861a:	d904      	bls.n	8008626 <_malloc_r+0x26>
 800861c:	230c      	movs	r3, #12
 800861e:	6033      	str	r3, [r6, #0]
 8008620:	2000      	movs	r0, #0
 8008622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008626:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80086fc <_malloc_r+0xfc>
 800862a:	f000 f869 	bl	8008700 <__malloc_lock>
 800862e:	f8d8 3000 	ldr.w	r3, [r8]
 8008632:	461c      	mov	r4, r3
 8008634:	bb44      	cbnz	r4, 8008688 <_malloc_r+0x88>
 8008636:	4629      	mov	r1, r5
 8008638:	4630      	mov	r0, r6
 800863a:	f7ff ffbf 	bl	80085bc <sbrk_aligned>
 800863e:	1c43      	adds	r3, r0, #1
 8008640:	4604      	mov	r4, r0
 8008642:	d158      	bne.n	80086f6 <_malloc_r+0xf6>
 8008644:	f8d8 4000 	ldr.w	r4, [r8]
 8008648:	4627      	mov	r7, r4
 800864a:	2f00      	cmp	r7, #0
 800864c:	d143      	bne.n	80086d6 <_malloc_r+0xd6>
 800864e:	2c00      	cmp	r4, #0
 8008650:	d04b      	beq.n	80086ea <_malloc_r+0xea>
 8008652:	6823      	ldr	r3, [r4, #0]
 8008654:	4639      	mov	r1, r7
 8008656:	4630      	mov	r0, r6
 8008658:	eb04 0903 	add.w	r9, r4, r3
 800865c:	f000 faec 	bl	8008c38 <_sbrk_r>
 8008660:	4581      	cmp	r9, r0
 8008662:	d142      	bne.n	80086ea <_malloc_r+0xea>
 8008664:	6821      	ldr	r1, [r4, #0]
 8008666:	1a6d      	subs	r5, r5, r1
 8008668:	4629      	mov	r1, r5
 800866a:	4630      	mov	r0, r6
 800866c:	f7ff ffa6 	bl	80085bc <sbrk_aligned>
 8008670:	3001      	adds	r0, #1
 8008672:	d03a      	beq.n	80086ea <_malloc_r+0xea>
 8008674:	6823      	ldr	r3, [r4, #0]
 8008676:	442b      	add	r3, r5
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	f8d8 3000 	ldr.w	r3, [r8]
 800867e:	685a      	ldr	r2, [r3, #4]
 8008680:	bb62      	cbnz	r2, 80086dc <_malloc_r+0xdc>
 8008682:	f8c8 7000 	str.w	r7, [r8]
 8008686:	e00f      	b.n	80086a8 <_malloc_r+0xa8>
 8008688:	6822      	ldr	r2, [r4, #0]
 800868a:	1b52      	subs	r2, r2, r5
 800868c:	d420      	bmi.n	80086d0 <_malloc_r+0xd0>
 800868e:	2a0b      	cmp	r2, #11
 8008690:	d917      	bls.n	80086c2 <_malloc_r+0xc2>
 8008692:	1961      	adds	r1, r4, r5
 8008694:	42a3      	cmp	r3, r4
 8008696:	6025      	str	r5, [r4, #0]
 8008698:	bf18      	it	ne
 800869a:	6059      	strne	r1, [r3, #4]
 800869c:	6863      	ldr	r3, [r4, #4]
 800869e:	bf08      	it	eq
 80086a0:	f8c8 1000 	streq.w	r1, [r8]
 80086a4:	5162      	str	r2, [r4, r5]
 80086a6:	604b      	str	r3, [r1, #4]
 80086a8:	4630      	mov	r0, r6
 80086aa:	f000 f82f 	bl	800870c <__malloc_unlock>
 80086ae:	f104 000b 	add.w	r0, r4, #11
 80086b2:	1d23      	adds	r3, r4, #4
 80086b4:	f020 0007 	bic.w	r0, r0, #7
 80086b8:	1ac2      	subs	r2, r0, r3
 80086ba:	bf1c      	itt	ne
 80086bc:	1a1b      	subne	r3, r3, r0
 80086be:	50a3      	strne	r3, [r4, r2]
 80086c0:	e7af      	b.n	8008622 <_malloc_r+0x22>
 80086c2:	6862      	ldr	r2, [r4, #4]
 80086c4:	42a3      	cmp	r3, r4
 80086c6:	bf0c      	ite	eq
 80086c8:	f8c8 2000 	streq.w	r2, [r8]
 80086cc:	605a      	strne	r2, [r3, #4]
 80086ce:	e7eb      	b.n	80086a8 <_malloc_r+0xa8>
 80086d0:	4623      	mov	r3, r4
 80086d2:	6864      	ldr	r4, [r4, #4]
 80086d4:	e7ae      	b.n	8008634 <_malloc_r+0x34>
 80086d6:	463c      	mov	r4, r7
 80086d8:	687f      	ldr	r7, [r7, #4]
 80086da:	e7b6      	b.n	800864a <_malloc_r+0x4a>
 80086dc:	461a      	mov	r2, r3
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	42a3      	cmp	r3, r4
 80086e2:	d1fb      	bne.n	80086dc <_malloc_r+0xdc>
 80086e4:	2300      	movs	r3, #0
 80086e6:	6053      	str	r3, [r2, #4]
 80086e8:	e7de      	b.n	80086a8 <_malloc_r+0xa8>
 80086ea:	230c      	movs	r3, #12
 80086ec:	6033      	str	r3, [r6, #0]
 80086ee:	4630      	mov	r0, r6
 80086f0:	f000 f80c 	bl	800870c <__malloc_unlock>
 80086f4:	e794      	b.n	8008620 <_malloc_r+0x20>
 80086f6:	6005      	str	r5, [r0, #0]
 80086f8:	e7d6      	b.n	80086a8 <_malloc_r+0xa8>
 80086fa:	bf00      	nop
 80086fc:	200008d8 	.word	0x200008d8

08008700 <__malloc_lock>:
 8008700:	4801      	ldr	r0, [pc, #4]	@ (8008708 <__malloc_lock+0x8>)
 8008702:	f000 bae6 	b.w	8008cd2 <__retarget_lock_acquire_recursive>
 8008706:	bf00      	nop
 8008708:	20000a1c 	.word	0x20000a1c

0800870c <__malloc_unlock>:
 800870c:	4801      	ldr	r0, [pc, #4]	@ (8008714 <__malloc_unlock+0x8>)
 800870e:	f000 bae1 	b.w	8008cd4 <__retarget_lock_release_recursive>
 8008712:	bf00      	nop
 8008714:	20000a1c 	.word	0x20000a1c

08008718 <std>:
 8008718:	2300      	movs	r3, #0
 800871a:	b510      	push	{r4, lr}
 800871c:	4604      	mov	r4, r0
 800871e:	e9c0 3300 	strd	r3, r3, [r0]
 8008722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008726:	6083      	str	r3, [r0, #8]
 8008728:	8181      	strh	r1, [r0, #12]
 800872a:	6643      	str	r3, [r0, #100]	@ 0x64
 800872c:	81c2      	strh	r2, [r0, #14]
 800872e:	6183      	str	r3, [r0, #24]
 8008730:	4619      	mov	r1, r3
 8008732:	2208      	movs	r2, #8
 8008734:	305c      	adds	r0, #92	@ 0x5c
 8008736:	f000 fa2f 	bl	8008b98 <memset>
 800873a:	4b0d      	ldr	r3, [pc, #52]	@ (8008770 <std+0x58>)
 800873c:	6263      	str	r3, [r4, #36]	@ 0x24
 800873e:	4b0d      	ldr	r3, [pc, #52]	@ (8008774 <std+0x5c>)
 8008740:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008742:	4b0d      	ldr	r3, [pc, #52]	@ (8008778 <std+0x60>)
 8008744:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008746:	4b0d      	ldr	r3, [pc, #52]	@ (800877c <std+0x64>)
 8008748:	6323      	str	r3, [r4, #48]	@ 0x30
 800874a:	4b0d      	ldr	r3, [pc, #52]	@ (8008780 <std+0x68>)
 800874c:	6224      	str	r4, [r4, #32]
 800874e:	429c      	cmp	r4, r3
 8008750:	d006      	beq.n	8008760 <std+0x48>
 8008752:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008756:	4294      	cmp	r4, r2
 8008758:	d002      	beq.n	8008760 <std+0x48>
 800875a:	33d0      	adds	r3, #208	@ 0xd0
 800875c:	429c      	cmp	r4, r3
 800875e:	d105      	bne.n	800876c <std+0x54>
 8008760:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008768:	f000 bab2 	b.w	8008cd0 <__retarget_lock_init_recursive>
 800876c:	bd10      	pop	{r4, pc}
 800876e:	bf00      	nop
 8008770:	080089e9 	.word	0x080089e9
 8008774:	08008a0b 	.word	0x08008a0b
 8008778:	08008a43 	.word	0x08008a43
 800877c:	08008a67 	.word	0x08008a67
 8008780:	200008dc 	.word	0x200008dc

08008784 <stdio_exit_handler>:
 8008784:	4a02      	ldr	r2, [pc, #8]	@ (8008790 <stdio_exit_handler+0xc>)
 8008786:	4903      	ldr	r1, [pc, #12]	@ (8008794 <stdio_exit_handler+0x10>)
 8008788:	4803      	ldr	r0, [pc, #12]	@ (8008798 <stdio_exit_handler+0x14>)
 800878a:	f000 b869 	b.w	8008860 <_fwalk_sglue>
 800878e:	bf00      	nop
 8008790:	2000007c 	.word	0x2000007c
 8008794:	080096c1 	.word	0x080096c1
 8008798:	2000008c 	.word	0x2000008c

0800879c <cleanup_stdio>:
 800879c:	6841      	ldr	r1, [r0, #4]
 800879e:	4b0c      	ldr	r3, [pc, #48]	@ (80087d0 <cleanup_stdio+0x34>)
 80087a0:	4299      	cmp	r1, r3
 80087a2:	b510      	push	{r4, lr}
 80087a4:	4604      	mov	r4, r0
 80087a6:	d001      	beq.n	80087ac <cleanup_stdio+0x10>
 80087a8:	f000 ff8a 	bl	80096c0 <_fflush_r>
 80087ac:	68a1      	ldr	r1, [r4, #8]
 80087ae:	4b09      	ldr	r3, [pc, #36]	@ (80087d4 <cleanup_stdio+0x38>)
 80087b0:	4299      	cmp	r1, r3
 80087b2:	d002      	beq.n	80087ba <cleanup_stdio+0x1e>
 80087b4:	4620      	mov	r0, r4
 80087b6:	f000 ff83 	bl	80096c0 <_fflush_r>
 80087ba:	68e1      	ldr	r1, [r4, #12]
 80087bc:	4b06      	ldr	r3, [pc, #24]	@ (80087d8 <cleanup_stdio+0x3c>)
 80087be:	4299      	cmp	r1, r3
 80087c0:	d004      	beq.n	80087cc <cleanup_stdio+0x30>
 80087c2:	4620      	mov	r0, r4
 80087c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087c8:	f000 bf7a 	b.w	80096c0 <_fflush_r>
 80087cc:	bd10      	pop	{r4, pc}
 80087ce:	bf00      	nop
 80087d0:	200008dc 	.word	0x200008dc
 80087d4:	20000944 	.word	0x20000944
 80087d8:	200009ac 	.word	0x200009ac

080087dc <global_stdio_init.part.0>:
 80087dc:	b510      	push	{r4, lr}
 80087de:	4b0b      	ldr	r3, [pc, #44]	@ (800880c <global_stdio_init.part.0+0x30>)
 80087e0:	4c0b      	ldr	r4, [pc, #44]	@ (8008810 <global_stdio_init.part.0+0x34>)
 80087e2:	4a0c      	ldr	r2, [pc, #48]	@ (8008814 <global_stdio_init.part.0+0x38>)
 80087e4:	601a      	str	r2, [r3, #0]
 80087e6:	4620      	mov	r0, r4
 80087e8:	2200      	movs	r2, #0
 80087ea:	2104      	movs	r1, #4
 80087ec:	f7ff ff94 	bl	8008718 <std>
 80087f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80087f4:	2201      	movs	r2, #1
 80087f6:	2109      	movs	r1, #9
 80087f8:	f7ff ff8e 	bl	8008718 <std>
 80087fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008800:	2202      	movs	r2, #2
 8008802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008806:	2112      	movs	r1, #18
 8008808:	f7ff bf86 	b.w	8008718 <std>
 800880c:	20000a14 	.word	0x20000a14
 8008810:	200008dc 	.word	0x200008dc
 8008814:	08008785 	.word	0x08008785

08008818 <__sfp_lock_acquire>:
 8008818:	4801      	ldr	r0, [pc, #4]	@ (8008820 <__sfp_lock_acquire+0x8>)
 800881a:	f000 ba5a 	b.w	8008cd2 <__retarget_lock_acquire_recursive>
 800881e:	bf00      	nop
 8008820:	20000a1d 	.word	0x20000a1d

08008824 <__sfp_lock_release>:
 8008824:	4801      	ldr	r0, [pc, #4]	@ (800882c <__sfp_lock_release+0x8>)
 8008826:	f000 ba55 	b.w	8008cd4 <__retarget_lock_release_recursive>
 800882a:	bf00      	nop
 800882c:	20000a1d 	.word	0x20000a1d

08008830 <__sinit>:
 8008830:	b510      	push	{r4, lr}
 8008832:	4604      	mov	r4, r0
 8008834:	f7ff fff0 	bl	8008818 <__sfp_lock_acquire>
 8008838:	6a23      	ldr	r3, [r4, #32]
 800883a:	b11b      	cbz	r3, 8008844 <__sinit+0x14>
 800883c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008840:	f7ff bff0 	b.w	8008824 <__sfp_lock_release>
 8008844:	4b04      	ldr	r3, [pc, #16]	@ (8008858 <__sinit+0x28>)
 8008846:	6223      	str	r3, [r4, #32]
 8008848:	4b04      	ldr	r3, [pc, #16]	@ (800885c <__sinit+0x2c>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d1f5      	bne.n	800883c <__sinit+0xc>
 8008850:	f7ff ffc4 	bl	80087dc <global_stdio_init.part.0>
 8008854:	e7f2      	b.n	800883c <__sinit+0xc>
 8008856:	bf00      	nop
 8008858:	0800879d 	.word	0x0800879d
 800885c:	20000a14 	.word	0x20000a14

08008860 <_fwalk_sglue>:
 8008860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008864:	4607      	mov	r7, r0
 8008866:	4688      	mov	r8, r1
 8008868:	4614      	mov	r4, r2
 800886a:	2600      	movs	r6, #0
 800886c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008870:	f1b9 0901 	subs.w	r9, r9, #1
 8008874:	d505      	bpl.n	8008882 <_fwalk_sglue+0x22>
 8008876:	6824      	ldr	r4, [r4, #0]
 8008878:	2c00      	cmp	r4, #0
 800887a:	d1f7      	bne.n	800886c <_fwalk_sglue+0xc>
 800887c:	4630      	mov	r0, r6
 800887e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008882:	89ab      	ldrh	r3, [r5, #12]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d907      	bls.n	8008898 <_fwalk_sglue+0x38>
 8008888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800888c:	3301      	adds	r3, #1
 800888e:	d003      	beq.n	8008898 <_fwalk_sglue+0x38>
 8008890:	4629      	mov	r1, r5
 8008892:	4638      	mov	r0, r7
 8008894:	47c0      	blx	r8
 8008896:	4306      	orrs	r6, r0
 8008898:	3568      	adds	r5, #104	@ 0x68
 800889a:	e7e9      	b.n	8008870 <_fwalk_sglue+0x10>

0800889c <iprintf>:
 800889c:	b40f      	push	{r0, r1, r2, r3}
 800889e:	b507      	push	{r0, r1, r2, lr}
 80088a0:	4906      	ldr	r1, [pc, #24]	@ (80088bc <iprintf+0x20>)
 80088a2:	ab04      	add	r3, sp, #16
 80088a4:	6808      	ldr	r0, [r1, #0]
 80088a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80088aa:	6881      	ldr	r1, [r0, #8]
 80088ac:	9301      	str	r3, [sp, #4]
 80088ae:	f000 fbdf 	bl	8009070 <_vfiprintf_r>
 80088b2:	b003      	add	sp, #12
 80088b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80088b8:	b004      	add	sp, #16
 80088ba:	4770      	bx	lr
 80088bc:	20000088 	.word	0x20000088

080088c0 <_puts_r>:
 80088c0:	6a03      	ldr	r3, [r0, #32]
 80088c2:	b570      	push	{r4, r5, r6, lr}
 80088c4:	6884      	ldr	r4, [r0, #8]
 80088c6:	4605      	mov	r5, r0
 80088c8:	460e      	mov	r6, r1
 80088ca:	b90b      	cbnz	r3, 80088d0 <_puts_r+0x10>
 80088cc:	f7ff ffb0 	bl	8008830 <__sinit>
 80088d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088d2:	07db      	lsls	r3, r3, #31
 80088d4:	d405      	bmi.n	80088e2 <_puts_r+0x22>
 80088d6:	89a3      	ldrh	r3, [r4, #12]
 80088d8:	0598      	lsls	r0, r3, #22
 80088da:	d402      	bmi.n	80088e2 <_puts_r+0x22>
 80088dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088de:	f000 f9f8 	bl	8008cd2 <__retarget_lock_acquire_recursive>
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	0719      	lsls	r1, r3, #28
 80088e6:	d502      	bpl.n	80088ee <_puts_r+0x2e>
 80088e8:	6923      	ldr	r3, [r4, #16]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d135      	bne.n	800895a <_puts_r+0x9a>
 80088ee:	4621      	mov	r1, r4
 80088f0:	4628      	mov	r0, r5
 80088f2:	f000 f8fb 	bl	8008aec <__swsetup_r>
 80088f6:	b380      	cbz	r0, 800895a <_puts_r+0x9a>
 80088f8:	f04f 35ff 	mov.w	r5, #4294967295
 80088fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088fe:	07da      	lsls	r2, r3, #31
 8008900:	d405      	bmi.n	800890e <_puts_r+0x4e>
 8008902:	89a3      	ldrh	r3, [r4, #12]
 8008904:	059b      	lsls	r3, r3, #22
 8008906:	d402      	bmi.n	800890e <_puts_r+0x4e>
 8008908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800890a:	f000 f9e3 	bl	8008cd4 <__retarget_lock_release_recursive>
 800890e:	4628      	mov	r0, r5
 8008910:	bd70      	pop	{r4, r5, r6, pc}
 8008912:	2b00      	cmp	r3, #0
 8008914:	da04      	bge.n	8008920 <_puts_r+0x60>
 8008916:	69a2      	ldr	r2, [r4, #24]
 8008918:	429a      	cmp	r2, r3
 800891a:	dc17      	bgt.n	800894c <_puts_r+0x8c>
 800891c:	290a      	cmp	r1, #10
 800891e:	d015      	beq.n	800894c <_puts_r+0x8c>
 8008920:	6823      	ldr	r3, [r4, #0]
 8008922:	1c5a      	adds	r2, r3, #1
 8008924:	6022      	str	r2, [r4, #0]
 8008926:	7019      	strb	r1, [r3, #0]
 8008928:	68a3      	ldr	r3, [r4, #8]
 800892a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800892e:	3b01      	subs	r3, #1
 8008930:	60a3      	str	r3, [r4, #8]
 8008932:	2900      	cmp	r1, #0
 8008934:	d1ed      	bne.n	8008912 <_puts_r+0x52>
 8008936:	2b00      	cmp	r3, #0
 8008938:	da11      	bge.n	800895e <_puts_r+0x9e>
 800893a:	4622      	mov	r2, r4
 800893c:	210a      	movs	r1, #10
 800893e:	4628      	mov	r0, r5
 8008940:	f000 f895 	bl	8008a6e <__swbuf_r>
 8008944:	3001      	adds	r0, #1
 8008946:	d0d7      	beq.n	80088f8 <_puts_r+0x38>
 8008948:	250a      	movs	r5, #10
 800894a:	e7d7      	b.n	80088fc <_puts_r+0x3c>
 800894c:	4622      	mov	r2, r4
 800894e:	4628      	mov	r0, r5
 8008950:	f000 f88d 	bl	8008a6e <__swbuf_r>
 8008954:	3001      	adds	r0, #1
 8008956:	d1e7      	bne.n	8008928 <_puts_r+0x68>
 8008958:	e7ce      	b.n	80088f8 <_puts_r+0x38>
 800895a:	3e01      	subs	r6, #1
 800895c:	e7e4      	b.n	8008928 <_puts_r+0x68>
 800895e:	6823      	ldr	r3, [r4, #0]
 8008960:	1c5a      	adds	r2, r3, #1
 8008962:	6022      	str	r2, [r4, #0]
 8008964:	220a      	movs	r2, #10
 8008966:	701a      	strb	r2, [r3, #0]
 8008968:	e7ee      	b.n	8008948 <_puts_r+0x88>
	...

0800896c <puts>:
 800896c:	4b02      	ldr	r3, [pc, #8]	@ (8008978 <puts+0xc>)
 800896e:	4601      	mov	r1, r0
 8008970:	6818      	ldr	r0, [r3, #0]
 8008972:	f7ff bfa5 	b.w	80088c0 <_puts_r>
 8008976:	bf00      	nop
 8008978:	20000088 	.word	0x20000088

0800897c <sniprintf>:
 800897c:	b40c      	push	{r2, r3}
 800897e:	b530      	push	{r4, r5, lr}
 8008980:	4b18      	ldr	r3, [pc, #96]	@ (80089e4 <sniprintf+0x68>)
 8008982:	1e0c      	subs	r4, r1, #0
 8008984:	681d      	ldr	r5, [r3, #0]
 8008986:	b09d      	sub	sp, #116	@ 0x74
 8008988:	da08      	bge.n	800899c <sniprintf+0x20>
 800898a:	238b      	movs	r3, #139	@ 0x8b
 800898c:	602b      	str	r3, [r5, #0]
 800898e:	f04f 30ff 	mov.w	r0, #4294967295
 8008992:	b01d      	add	sp, #116	@ 0x74
 8008994:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008998:	b002      	add	sp, #8
 800899a:	4770      	bx	lr
 800899c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80089a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80089a4:	f04f 0300 	mov.w	r3, #0
 80089a8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80089aa:	bf14      	ite	ne
 80089ac:	f104 33ff 	addne.w	r3, r4, #4294967295
 80089b0:	4623      	moveq	r3, r4
 80089b2:	9304      	str	r3, [sp, #16]
 80089b4:	9307      	str	r3, [sp, #28]
 80089b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80089ba:	9002      	str	r0, [sp, #8]
 80089bc:	9006      	str	r0, [sp, #24]
 80089be:	f8ad 3016 	strh.w	r3, [sp, #22]
 80089c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80089c4:	ab21      	add	r3, sp, #132	@ 0x84
 80089c6:	a902      	add	r1, sp, #8
 80089c8:	4628      	mov	r0, r5
 80089ca:	9301      	str	r3, [sp, #4]
 80089cc:	f000 fa2a 	bl	8008e24 <_svfiprintf_r>
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	bfbc      	itt	lt
 80089d4:	238b      	movlt	r3, #139	@ 0x8b
 80089d6:	602b      	strlt	r3, [r5, #0]
 80089d8:	2c00      	cmp	r4, #0
 80089da:	d0da      	beq.n	8008992 <sniprintf+0x16>
 80089dc:	9b02      	ldr	r3, [sp, #8]
 80089de:	2200      	movs	r2, #0
 80089e0:	701a      	strb	r2, [r3, #0]
 80089e2:	e7d6      	b.n	8008992 <sniprintf+0x16>
 80089e4:	20000088 	.word	0x20000088

080089e8 <__sread>:
 80089e8:	b510      	push	{r4, lr}
 80089ea:	460c      	mov	r4, r1
 80089ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089f0:	f000 f910 	bl	8008c14 <_read_r>
 80089f4:	2800      	cmp	r0, #0
 80089f6:	bfab      	itete	ge
 80089f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80089fa:	89a3      	ldrhlt	r3, [r4, #12]
 80089fc:	181b      	addge	r3, r3, r0
 80089fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008a02:	bfac      	ite	ge
 8008a04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008a06:	81a3      	strhlt	r3, [r4, #12]
 8008a08:	bd10      	pop	{r4, pc}

08008a0a <__swrite>:
 8008a0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a0e:	461f      	mov	r7, r3
 8008a10:	898b      	ldrh	r3, [r1, #12]
 8008a12:	05db      	lsls	r3, r3, #23
 8008a14:	4605      	mov	r5, r0
 8008a16:	460c      	mov	r4, r1
 8008a18:	4616      	mov	r6, r2
 8008a1a:	d505      	bpl.n	8008a28 <__swrite+0x1e>
 8008a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a20:	2302      	movs	r3, #2
 8008a22:	2200      	movs	r2, #0
 8008a24:	f000 f8e4 	bl	8008bf0 <_lseek_r>
 8008a28:	89a3      	ldrh	r3, [r4, #12]
 8008a2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a32:	81a3      	strh	r3, [r4, #12]
 8008a34:	4632      	mov	r2, r6
 8008a36:	463b      	mov	r3, r7
 8008a38:	4628      	mov	r0, r5
 8008a3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a3e:	f000 b90b 	b.w	8008c58 <_write_r>

08008a42 <__sseek>:
 8008a42:	b510      	push	{r4, lr}
 8008a44:	460c      	mov	r4, r1
 8008a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a4a:	f000 f8d1 	bl	8008bf0 <_lseek_r>
 8008a4e:	1c43      	adds	r3, r0, #1
 8008a50:	89a3      	ldrh	r3, [r4, #12]
 8008a52:	bf15      	itete	ne
 8008a54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008a5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008a5e:	81a3      	strheq	r3, [r4, #12]
 8008a60:	bf18      	it	ne
 8008a62:	81a3      	strhne	r3, [r4, #12]
 8008a64:	bd10      	pop	{r4, pc}

08008a66 <__sclose>:
 8008a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a6a:	f000 b8b1 	b.w	8008bd0 <_close_r>

08008a6e <__swbuf_r>:
 8008a6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a70:	460e      	mov	r6, r1
 8008a72:	4614      	mov	r4, r2
 8008a74:	4605      	mov	r5, r0
 8008a76:	b118      	cbz	r0, 8008a80 <__swbuf_r+0x12>
 8008a78:	6a03      	ldr	r3, [r0, #32]
 8008a7a:	b90b      	cbnz	r3, 8008a80 <__swbuf_r+0x12>
 8008a7c:	f7ff fed8 	bl	8008830 <__sinit>
 8008a80:	69a3      	ldr	r3, [r4, #24]
 8008a82:	60a3      	str	r3, [r4, #8]
 8008a84:	89a3      	ldrh	r3, [r4, #12]
 8008a86:	071a      	lsls	r2, r3, #28
 8008a88:	d501      	bpl.n	8008a8e <__swbuf_r+0x20>
 8008a8a:	6923      	ldr	r3, [r4, #16]
 8008a8c:	b943      	cbnz	r3, 8008aa0 <__swbuf_r+0x32>
 8008a8e:	4621      	mov	r1, r4
 8008a90:	4628      	mov	r0, r5
 8008a92:	f000 f82b 	bl	8008aec <__swsetup_r>
 8008a96:	b118      	cbz	r0, 8008aa0 <__swbuf_r+0x32>
 8008a98:	f04f 37ff 	mov.w	r7, #4294967295
 8008a9c:	4638      	mov	r0, r7
 8008a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008aa0:	6823      	ldr	r3, [r4, #0]
 8008aa2:	6922      	ldr	r2, [r4, #16]
 8008aa4:	1a98      	subs	r0, r3, r2
 8008aa6:	6963      	ldr	r3, [r4, #20]
 8008aa8:	b2f6      	uxtb	r6, r6
 8008aaa:	4283      	cmp	r3, r0
 8008aac:	4637      	mov	r7, r6
 8008aae:	dc05      	bgt.n	8008abc <__swbuf_r+0x4e>
 8008ab0:	4621      	mov	r1, r4
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	f000 fe04 	bl	80096c0 <_fflush_r>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	d1ed      	bne.n	8008a98 <__swbuf_r+0x2a>
 8008abc:	68a3      	ldr	r3, [r4, #8]
 8008abe:	3b01      	subs	r3, #1
 8008ac0:	60a3      	str	r3, [r4, #8]
 8008ac2:	6823      	ldr	r3, [r4, #0]
 8008ac4:	1c5a      	adds	r2, r3, #1
 8008ac6:	6022      	str	r2, [r4, #0]
 8008ac8:	701e      	strb	r6, [r3, #0]
 8008aca:	6962      	ldr	r2, [r4, #20]
 8008acc:	1c43      	adds	r3, r0, #1
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d004      	beq.n	8008adc <__swbuf_r+0x6e>
 8008ad2:	89a3      	ldrh	r3, [r4, #12]
 8008ad4:	07db      	lsls	r3, r3, #31
 8008ad6:	d5e1      	bpl.n	8008a9c <__swbuf_r+0x2e>
 8008ad8:	2e0a      	cmp	r6, #10
 8008ada:	d1df      	bne.n	8008a9c <__swbuf_r+0x2e>
 8008adc:	4621      	mov	r1, r4
 8008ade:	4628      	mov	r0, r5
 8008ae0:	f000 fdee 	bl	80096c0 <_fflush_r>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d0d9      	beq.n	8008a9c <__swbuf_r+0x2e>
 8008ae8:	e7d6      	b.n	8008a98 <__swbuf_r+0x2a>
	...

08008aec <__swsetup_r>:
 8008aec:	b538      	push	{r3, r4, r5, lr}
 8008aee:	4b29      	ldr	r3, [pc, #164]	@ (8008b94 <__swsetup_r+0xa8>)
 8008af0:	4605      	mov	r5, r0
 8008af2:	6818      	ldr	r0, [r3, #0]
 8008af4:	460c      	mov	r4, r1
 8008af6:	b118      	cbz	r0, 8008b00 <__swsetup_r+0x14>
 8008af8:	6a03      	ldr	r3, [r0, #32]
 8008afa:	b90b      	cbnz	r3, 8008b00 <__swsetup_r+0x14>
 8008afc:	f7ff fe98 	bl	8008830 <__sinit>
 8008b00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b04:	0719      	lsls	r1, r3, #28
 8008b06:	d422      	bmi.n	8008b4e <__swsetup_r+0x62>
 8008b08:	06da      	lsls	r2, r3, #27
 8008b0a:	d407      	bmi.n	8008b1c <__swsetup_r+0x30>
 8008b0c:	2209      	movs	r2, #9
 8008b0e:	602a      	str	r2, [r5, #0]
 8008b10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b14:	81a3      	strh	r3, [r4, #12]
 8008b16:	f04f 30ff 	mov.w	r0, #4294967295
 8008b1a:	e033      	b.n	8008b84 <__swsetup_r+0x98>
 8008b1c:	0758      	lsls	r0, r3, #29
 8008b1e:	d512      	bpl.n	8008b46 <__swsetup_r+0x5a>
 8008b20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b22:	b141      	cbz	r1, 8008b36 <__swsetup_r+0x4a>
 8008b24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b28:	4299      	cmp	r1, r3
 8008b2a:	d002      	beq.n	8008b32 <__swsetup_r+0x46>
 8008b2c:	4628      	mov	r0, r5
 8008b2e:	f000 f8d3 	bl	8008cd8 <_free_r>
 8008b32:	2300      	movs	r3, #0
 8008b34:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b36:	89a3      	ldrh	r3, [r4, #12]
 8008b38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008b3c:	81a3      	strh	r3, [r4, #12]
 8008b3e:	2300      	movs	r3, #0
 8008b40:	6063      	str	r3, [r4, #4]
 8008b42:	6923      	ldr	r3, [r4, #16]
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	89a3      	ldrh	r3, [r4, #12]
 8008b48:	f043 0308 	orr.w	r3, r3, #8
 8008b4c:	81a3      	strh	r3, [r4, #12]
 8008b4e:	6923      	ldr	r3, [r4, #16]
 8008b50:	b94b      	cbnz	r3, 8008b66 <__swsetup_r+0x7a>
 8008b52:	89a3      	ldrh	r3, [r4, #12]
 8008b54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b5c:	d003      	beq.n	8008b66 <__swsetup_r+0x7a>
 8008b5e:	4621      	mov	r1, r4
 8008b60:	4628      	mov	r0, r5
 8008b62:	f000 fdfb 	bl	800975c <__smakebuf_r>
 8008b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b6a:	f013 0201 	ands.w	r2, r3, #1
 8008b6e:	d00a      	beq.n	8008b86 <__swsetup_r+0x9a>
 8008b70:	2200      	movs	r2, #0
 8008b72:	60a2      	str	r2, [r4, #8]
 8008b74:	6962      	ldr	r2, [r4, #20]
 8008b76:	4252      	negs	r2, r2
 8008b78:	61a2      	str	r2, [r4, #24]
 8008b7a:	6922      	ldr	r2, [r4, #16]
 8008b7c:	b942      	cbnz	r2, 8008b90 <__swsetup_r+0xa4>
 8008b7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b82:	d1c5      	bne.n	8008b10 <__swsetup_r+0x24>
 8008b84:	bd38      	pop	{r3, r4, r5, pc}
 8008b86:	0799      	lsls	r1, r3, #30
 8008b88:	bf58      	it	pl
 8008b8a:	6962      	ldrpl	r2, [r4, #20]
 8008b8c:	60a2      	str	r2, [r4, #8]
 8008b8e:	e7f4      	b.n	8008b7a <__swsetup_r+0x8e>
 8008b90:	2000      	movs	r0, #0
 8008b92:	e7f7      	b.n	8008b84 <__swsetup_r+0x98>
 8008b94:	20000088 	.word	0x20000088

08008b98 <memset>:
 8008b98:	4402      	add	r2, r0
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d100      	bne.n	8008ba2 <memset+0xa>
 8008ba0:	4770      	bx	lr
 8008ba2:	f803 1b01 	strb.w	r1, [r3], #1
 8008ba6:	e7f9      	b.n	8008b9c <memset+0x4>

08008ba8 <strncat>:
 8008ba8:	b530      	push	{r4, r5, lr}
 8008baa:	4604      	mov	r4, r0
 8008bac:	7825      	ldrb	r5, [r4, #0]
 8008bae:	4623      	mov	r3, r4
 8008bb0:	3401      	adds	r4, #1
 8008bb2:	2d00      	cmp	r5, #0
 8008bb4:	d1fa      	bne.n	8008bac <strncat+0x4>
 8008bb6:	3a01      	subs	r2, #1
 8008bb8:	d304      	bcc.n	8008bc4 <strncat+0x1c>
 8008bba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bbe:	f803 4b01 	strb.w	r4, [r3], #1
 8008bc2:	b904      	cbnz	r4, 8008bc6 <strncat+0x1e>
 8008bc4:	bd30      	pop	{r4, r5, pc}
 8008bc6:	2a00      	cmp	r2, #0
 8008bc8:	d1f5      	bne.n	8008bb6 <strncat+0xe>
 8008bca:	701a      	strb	r2, [r3, #0]
 8008bcc:	e7f3      	b.n	8008bb6 <strncat+0xe>
	...

08008bd0 <_close_r>:
 8008bd0:	b538      	push	{r3, r4, r5, lr}
 8008bd2:	4d06      	ldr	r5, [pc, #24]	@ (8008bec <_close_r+0x1c>)
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	4608      	mov	r0, r1
 8008bda:	602b      	str	r3, [r5, #0]
 8008bdc:	f7f8 fb33 	bl	8001246 <_close>
 8008be0:	1c43      	adds	r3, r0, #1
 8008be2:	d102      	bne.n	8008bea <_close_r+0x1a>
 8008be4:	682b      	ldr	r3, [r5, #0]
 8008be6:	b103      	cbz	r3, 8008bea <_close_r+0x1a>
 8008be8:	6023      	str	r3, [r4, #0]
 8008bea:	bd38      	pop	{r3, r4, r5, pc}
 8008bec:	20000a18 	.word	0x20000a18

08008bf0 <_lseek_r>:
 8008bf0:	b538      	push	{r3, r4, r5, lr}
 8008bf2:	4d07      	ldr	r5, [pc, #28]	@ (8008c10 <_lseek_r+0x20>)
 8008bf4:	4604      	mov	r4, r0
 8008bf6:	4608      	mov	r0, r1
 8008bf8:	4611      	mov	r1, r2
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	602a      	str	r2, [r5, #0]
 8008bfe:	461a      	mov	r2, r3
 8008c00:	f7f8 fb48 	bl	8001294 <_lseek>
 8008c04:	1c43      	adds	r3, r0, #1
 8008c06:	d102      	bne.n	8008c0e <_lseek_r+0x1e>
 8008c08:	682b      	ldr	r3, [r5, #0]
 8008c0a:	b103      	cbz	r3, 8008c0e <_lseek_r+0x1e>
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	bd38      	pop	{r3, r4, r5, pc}
 8008c10:	20000a18 	.word	0x20000a18

08008c14 <_read_r>:
 8008c14:	b538      	push	{r3, r4, r5, lr}
 8008c16:	4d07      	ldr	r5, [pc, #28]	@ (8008c34 <_read_r+0x20>)
 8008c18:	4604      	mov	r4, r0
 8008c1a:	4608      	mov	r0, r1
 8008c1c:	4611      	mov	r1, r2
 8008c1e:	2200      	movs	r2, #0
 8008c20:	602a      	str	r2, [r5, #0]
 8008c22:	461a      	mov	r2, r3
 8008c24:	f7f8 fad6 	bl	80011d4 <_read>
 8008c28:	1c43      	adds	r3, r0, #1
 8008c2a:	d102      	bne.n	8008c32 <_read_r+0x1e>
 8008c2c:	682b      	ldr	r3, [r5, #0]
 8008c2e:	b103      	cbz	r3, 8008c32 <_read_r+0x1e>
 8008c30:	6023      	str	r3, [r4, #0]
 8008c32:	bd38      	pop	{r3, r4, r5, pc}
 8008c34:	20000a18 	.word	0x20000a18

08008c38 <_sbrk_r>:
 8008c38:	b538      	push	{r3, r4, r5, lr}
 8008c3a:	4d06      	ldr	r5, [pc, #24]	@ (8008c54 <_sbrk_r+0x1c>)
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	4604      	mov	r4, r0
 8008c40:	4608      	mov	r0, r1
 8008c42:	602b      	str	r3, [r5, #0]
 8008c44:	f7f8 fb34 	bl	80012b0 <_sbrk>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d102      	bne.n	8008c52 <_sbrk_r+0x1a>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	b103      	cbz	r3, 8008c52 <_sbrk_r+0x1a>
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	20000a18 	.word	0x20000a18

08008c58 <_write_r>:
 8008c58:	b538      	push	{r3, r4, r5, lr}
 8008c5a:	4d07      	ldr	r5, [pc, #28]	@ (8008c78 <_write_r+0x20>)
 8008c5c:	4604      	mov	r4, r0
 8008c5e:	4608      	mov	r0, r1
 8008c60:	4611      	mov	r1, r2
 8008c62:	2200      	movs	r2, #0
 8008c64:	602a      	str	r2, [r5, #0]
 8008c66:	461a      	mov	r2, r3
 8008c68:	f7f8 fad1 	bl	800120e <_write>
 8008c6c:	1c43      	adds	r3, r0, #1
 8008c6e:	d102      	bne.n	8008c76 <_write_r+0x1e>
 8008c70:	682b      	ldr	r3, [r5, #0]
 8008c72:	b103      	cbz	r3, 8008c76 <_write_r+0x1e>
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	bd38      	pop	{r3, r4, r5, pc}
 8008c78:	20000a18 	.word	0x20000a18

08008c7c <__errno>:
 8008c7c:	4b01      	ldr	r3, [pc, #4]	@ (8008c84 <__errno+0x8>)
 8008c7e:	6818      	ldr	r0, [r3, #0]
 8008c80:	4770      	bx	lr
 8008c82:	bf00      	nop
 8008c84:	20000088 	.word	0x20000088

08008c88 <__libc_init_array>:
 8008c88:	b570      	push	{r4, r5, r6, lr}
 8008c8a:	4d0d      	ldr	r5, [pc, #52]	@ (8008cc0 <__libc_init_array+0x38>)
 8008c8c:	4c0d      	ldr	r4, [pc, #52]	@ (8008cc4 <__libc_init_array+0x3c>)
 8008c8e:	1b64      	subs	r4, r4, r5
 8008c90:	10a4      	asrs	r4, r4, #2
 8008c92:	2600      	movs	r6, #0
 8008c94:	42a6      	cmp	r6, r4
 8008c96:	d109      	bne.n	8008cac <__libc_init_array+0x24>
 8008c98:	4d0b      	ldr	r5, [pc, #44]	@ (8008cc8 <__libc_init_array+0x40>)
 8008c9a:	4c0c      	ldr	r4, [pc, #48]	@ (8008ccc <__libc_init_array+0x44>)
 8008c9c:	f000 fe1a 	bl	80098d4 <_init>
 8008ca0:	1b64      	subs	r4, r4, r5
 8008ca2:	10a4      	asrs	r4, r4, #2
 8008ca4:	2600      	movs	r6, #0
 8008ca6:	42a6      	cmp	r6, r4
 8008ca8:	d105      	bne.n	8008cb6 <__libc_init_array+0x2e>
 8008caa:	bd70      	pop	{r4, r5, r6, pc}
 8008cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cb0:	4798      	blx	r3
 8008cb2:	3601      	adds	r6, #1
 8008cb4:	e7ee      	b.n	8008c94 <__libc_init_array+0xc>
 8008cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cba:	4798      	blx	r3
 8008cbc:	3601      	adds	r6, #1
 8008cbe:	e7f2      	b.n	8008ca6 <__libc_init_array+0x1e>
 8008cc0:	0800a0bc 	.word	0x0800a0bc
 8008cc4:	0800a0bc 	.word	0x0800a0bc
 8008cc8:	0800a0bc 	.word	0x0800a0bc
 8008ccc:	0800a0c0 	.word	0x0800a0c0

08008cd0 <__retarget_lock_init_recursive>:
 8008cd0:	4770      	bx	lr

08008cd2 <__retarget_lock_acquire_recursive>:
 8008cd2:	4770      	bx	lr

08008cd4 <__retarget_lock_release_recursive>:
 8008cd4:	4770      	bx	lr
	...

08008cd8 <_free_r>:
 8008cd8:	b538      	push	{r3, r4, r5, lr}
 8008cda:	4605      	mov	r5, r0
 8008cdc:	2900      	cmp	r1, #0
 8008cde:	d041      	beq.n	8008d64 <_free_r+0x8c>
 8008ce0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ce4:	1f0c      	subs	r4, r1, #4
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	bfb8      	it	lt
 8008cea:	18e4      	addlt	r4, r4, r3
 8008cec:	f7ff fd08 	bl	8008700 <__malloc_lock>
 8008cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8008d68 <_free_r+0x90>)
 8008cf2:	6813      	ldr	r3, [r2, #0]
 8008cf4:	b933      	cbnz	r3, 8008d04 <_free_r+0x2c>
 8008cf6:	6063      	str	r3, [r4, #4]
 8008cf8:	6014      	str	r4, [r2, #0]
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d00:	f7ff bd04 	b.w	800870c <__malloc_unlock>
 8008d04:	42a3      	cmp	r3, r4
 8008d06:	d908      	bls.n	8008d1a <_free_r+0x42>
 8008d08:	6820      	ldr	r0, [r4, #0]
 8008d0a:	1821      	adds	r1, r4, r0
 8008d0c:	428b      	cmp	r3, r1
 8008d0e:	bf01      	itttt	eq
 8008d10:	6819      	ldreq	r1, [r3, #0]
 8008d12:	685b      	ldreq	r3, [r3, #4]
 8008d14:	1809      	addeq	r1, r1, r0
 8008d16:	6021      	streq	r1, [r4, #0]
 8008d18:	e7ed      	b.n	8008cf6 <_free_r+0x1e>
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	b10b      	cbz	r3, 8008d24 <_free_r+0x4c>
 8008d20:	42a3      	cmp	r3, r4
 8008d22:	d9fa      	bls.n	8008d1a <_free_r+0x42>
 8008d24:	6811      	ldr	r1, [r2, #0]
 8008d26:	1850      	adds	r0, r2, r1
 8008d28:	42a0      	cmp	r0, r4
 8008d2a:	d10b      	bne.n	8008d44 <_free_r+0x6c>
 8008d2c:	6820      	ldr	r0, [r4, #0]
 8008d2e:	4401      	add	r1, r0
 8008d30:	1850      	adds	r0, r2, r1
 8008d32:	4283      	cmp	r3, r0
 8008d34:	6011      	str	r1, [r2, #0]
 8008d36:	d1e0      	bne.n	8008cfa <_free_r+0x22>
 8008d38:	6818      	ldr	r0, [r3, #0]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	6053      	str	r3, [r2, #4]
 8008d3e:	4408      	add	r0, r1
 8008d40:	6010      	str	r0, [r2, #0]
 8008d42:	e7da      	b.n	8008cfa <_free_r+0x22>
 8008d44:	d902      	bls.n	8008d4c <_free_r+0x74>
 8008d46:	230c      	movs	r3, #12
 8008d48:	602b      	str	r3, [r5, #0]
 8008d4a:	e7d6      	b.n	8008cfa <_free_r+0x22>
 8008d4c:	6820      	ldr	r0, [r4, #0]
 8008d4e:	1821      	adds	r1, r4, r0
 8008d50:	428b      	cmp	r3, r1
 8008d52:	bf04      	itt	eq
 8008d54:	6819      	ldreq	r1, [r3, #0]
 8008d56:	685b      	ldreq	r3, [r3, #4]
 8008d58:	6063      	str	r3, [r4, #4]
 8008d5a:	bf04      	itt	eq
 8008d5c:	1809      	addeq	r1, r1, r0
 8008d5e:	6021      	streq	r1, [r4, #0]
 8008d60:	6054      	str	r4, [r2, #4]
 8008d62:	e7ca      	b.n	8008cfa <_free_r+0x22>
 8008d64:	bd38      	pop	{r3, r4, r5, pc}
 8008d66:	bf00      	nop
 8008d68:	200008d8 	.word	0x200008d8

08008d6c <__ssputs_r>:
 8008d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d70:	688e      	ldr	r6, [r1, #8]
 8008d72:	461f      	mov	r7, r3
 8008d74:	42be      	cmp	r6, r7
 8008d76:	680b      	ldr	r3, [r1, #0]
 8008d78:	4682      	mov	sl, r0
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	4690      	mov	r8, r2
 8008d7e:	d82d      	bhi.n	8008ddc <__ssputs_r+0x70>
 8008d80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d88:	d026      	beq.n	8008dd8 <__ssputs_r+0x6c>
 8008d8a:	6965      	ldr	r5, [r4, #20]
 8008d8c:	6909      	ldr	r1, [r1, #16]
 8008d8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d92:	eba3 0901 	sub.w	r9, r3, r1
 8008d96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d9a:	1c7b      	adds	r3, r7, #1
 8008d9c:	444b      	add	r3, r9
 8008d9e:	106d      	asrs	r5, r5, #1
 8008da0:	429d      	cmp	r5, r3
 8008da2:	bf38      	it	cc
 8008da4:	461d      	movcc	r5, r3
 8008da6:	0553      	lsls	r3, r2, #21
 8008da8:	d527      	bpl.n	8008dfa <__ssputs_r+0x8e>
 8008daa:	4629      	mov	r1, r5
 8008dac:	f7ff fc28 	bl	8008600 <_malloc_r>
 8008db0:	4606      	mov	r6, r0
 8008db2:	b360      	cbz	r0, 8008e0e <__ssputs_r+0xa2>
 8008db4:	6921      	ldr	r1, [r4, #16]
 8008db6:	464a      	mov	r2, r9
 8008db8:	f000 fd48 	bl	800984c <memcpy>
 8008dbc:	89a3      	ldrh	r3, [r4, #12]
 8008dbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dc6:	81a3      	strh	r3, [r4, #12]
 8008dc8:	6126      	str	r6, [r4, #16]
 8008dca:	6165      	str	r5, [r4, #20]
 8008dcc:	444e      	add	r6, r9
 8008dce:	eba5 0509 	sub.w	r5, r5, r9
 8008dd2:	6026      	str	r6, [r4, #0]
 8008dd4:	60a5      	str	r5, [r4, #8]
 8008dd6:	463e      	mov	r6, r7
 8008dd8:	42be      	cmp	r6, r7
 8008dda:	d900      	bls.n	8008dde <__ssputs_r+0x72>
 8008ddc:	463e      	mov	r6, r7
 8008dde:	6820      	ldr	r0, [r4, #0]
 8008de0:	4632      	mov	r2, r6
 8008de2:	4641      	mov	r1, r8
 8008de4:	f000 fcf6 	bl	80097d4 <memmove>
 8008de8:	68a3      	ldr	r3, [r4, #8]
 8008dea:	1b9b      	subs	r3, r3, r6
 8008dec:	60a3      	str	r3, [r4, #8]
 8008dee:	6823      	ldr	r3, [r4, #0]
 8008df0:	4433      	add	r3, r6
 8008df2:	6023      	str	r3, [r4, #0]
 8008df4:	2000      	movs	r0, #0
 8008df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dfa:	462a      	mov	r2, r5
 8008dfc:	f000 fd34 	bl	8009868 <_realloc_r>
 8008e00:	4606      	mov	r6, r0
 8008e02:	2800      	cmp	r0, #0
 8008e04:	d1e0      	bne.n	8008dc8 <__ssputs_r+0x5c>
 8008e06:	6921      	ldr	r1, [r4, #16]
 8008e08:	4650      	mov	r0, sl
 8008e0a:	f7ff ff65 	bl	8008cd8 <_free_r>
 8008e0e:	230c      	movs	r3, #12
 8008e10:	f8ca 3000 	str.w	r3, [sl]
 8008e14:	89a3      	ldrh	r3, [r4, #12]
 8008e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e1a:	81a3      	strh	r3, [r4, #12]
 8008e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e20:	e7e9      	b.n	8008df6 <__ssputs_r+0x8a>
	...

08008e24 <_svfiprintf_r>:
 8008e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e28:	4698      	mov	r8, r3
 8008e2a:	898b      	ldrh	r3, [r1, #12]
 8008e2c:	061b      	lsls	r3, r3, #24
 8008e2e:	b09d      	sub	sp, #116	@ 0x74
 8008e30:	4607      	mov	r7, r0
 8008e32:	460d      	mov	r5, r1
 8008e34:	4614      	mov	r4, r2
 8008e36:	d510      	bpl.n	8008e5a <_svfiprintf_r+0x36>
 8008e38:	690b      	ldr	r3, [r1, #16]
 8008e3a:	b973      	cbnz	r3, 8008e5a <_svfiprintf_r+0x36>
 8008e3c:	2140      	movs	r1, #64	@ 0x40
 8008e3e:	f7ff fbdf 	bl	8008600 <_malloc_r>
 8008e42:	6028      	str	r0, [r5, #0]
 8008e44:	6128      	str	r0, [r5, #16]
 8008e46:	b930      	cbnz	r0, 8008e56 <_svfiprintf_r+0x32>
 8008e48:	230c      	movs	r3, #12
 8008e4a:	603b      	str	r3, [r7, #0]
 8008e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e50:	b01d      	add	sp, #116	@ 0x74
 8008e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e56:	2340      	movs	r3, #64	@ 0x40
 8008e58:	616b      	str	r3, [r5, #20]
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e5e:	2320      	movs	r3, #32
 8008e60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e64:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e68:	2330      	movs	r3, #48	@ 0x30
 8008e6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009008 <_svfiprintf_r+0x1e4>
 8008e6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e72:	f04f 0901 	mov.w	r9, #1
 8008e76:	4623      	mov	r3, r4
 8008e78:	469a      	mov	sl, r3
 8008e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e7e:	b10a      	cbz	r2, 8008e84 <_svfiprintf_r+0x60>
 8008e80:	2a25      	cmp	r2, #37	@ 0x25
 8008e82:	d1f9      	bne.n	8008e78 <_svfiprintf_r+0x54>
 8008e84:	ebba 0b04 	subs.w	fp, sl, r4
 8008e88:	d00b      	beq.n	8008ea2 <_svfiprintf_r+0x7e>
 8008e8a:	465b      	mov	r3, fp
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	4629      	mov	r1, r5
 8008e90:	4638      	mov	r0, r7
 8008e92:	f7ff ff6b 	bl	8008d6c <__ssputs_r>
 8008e96:	3001      	adds	r0, #1
 8008e98:	f000 80a7 	beq.w	8008fea <_svfiprintf_r+0x1c6>
 8008e9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e9e:	445a      	add	r2, fp
 8008ea0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	f000 809f 	beq.w	8008fea <_svfiprintf_r+0x1c6>
 8008eac:	2300      	movs	r3, #0
 8008eae:	f04f 32ff 	mov.w	r2, #4294967295
 8008eb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008eb6:	f10a 0a01 	add.w	sl, sl, #1
 8008eba:	9304      	str	r3, [sp, #16]
 8008ebc:	9307      	str	r3, [sp, #28]
 8008ebe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ec2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ec4:	4654      	mov	r4, sl
 8008ec6:	2205      	movs	r2, #5
 8008ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ecc:	484e      	ldr	r0, [pc, #312]	@ (8009008 <_svfiprintf_r+0x1e4>)
 8008ece:	f7f7 f997 	bl	8000200 <memchr>
 8008ed2:	9a04      	ldr	r2, [sp, #16]
 8008ed4:	b9d8      	cbnz	r0, 8008f0e <_svfiprintf_r+0xea>
 8008ed6:	06d0      	lsls	r0, r2, #27
 8008ed8:	bf44      	itt	mi
 8008eda:	2320      	movmi	r3, #32
 8008edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ee0:	0711      	lsls	r1, r2, #28
 8008ee2:	bf44      	itt	mi
 8008ee4:	232b      	movmi	r3, #43	@ 0x2b
 8008ee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008eea:	f89a 3000 	ldrb.w	r3, [sl]
 8008eee:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ef0:	d015      	beq.n	8008f1e <_svfiprintf_r+0xfa>
 8008ef2:	9a07      	ldr	r2, [sp, #28]
 8008ef4:	4654      	mov	r4, sl
 8008ef6:	2000      	movs	r0, #0
 8008ef8:	f04f 0c0a 	mov.w	ip, #10
 8008efc:	4621      	mov	r1, r4
 8008efe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f02:	3b30      	subs	r3, #48	@ 0x30
 8008f04:	2b09      	cmp	r3, #9
 8008f06:	d94b      	bls.n	8008fa0 <_svfiprintf_r+0x17c>
 8008f08:	b1b0      	cbz	r0, 8008f38 <_svfiprintf_r+0x114>
 8008f0a:	9207      	str	r2, [sp, #28]
 8008f0c:	e014      	b.n	8008f38 <_svfiprintf_r+0x114>
 8008f0e:	eba0 0308 	sub.w	r3, r0, r8
 8008f12:	fa09 f303 	lsl.w	r3, r9, r3
 8008f16:	4313      	orrs	r3, r2
 8008f18:	9304      	str	r3, [sp, #16]
 8008f1a:	46a2      	mov	sl, r4
 8008f1c:	e7d2      	b.n	8008ec4 <_svfiprintf_r+0xa0>
 8008f1e:	9b03      	ldr	r3, [sp, #12]
 8008f20:	1d19      	adds	r1, r3, #4
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	9103      	str	r1, [sp, #12]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	bfbb      	ittet	lt
 8008f2a:	425b      	neglt	r3, r3
 8008f2c:	f042 0202 	orrlt.w	r2, r2, #2
 8008f30:	9307      	strge	r3, [sp, #28]
 8008f32:	9307      	strlt	r3, [sp, #28]
 8008f34:	bfb8      	it	lt
 8008f36:	9204      	strlt	r2, [sp, #16]
 8008f38:	7823      	ldrb	r3, [r4, #0]
 8008f3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f3c:	d10a      	bne.n	8008f54 <_svfiprintf_r+0x130>
 8008f3e:	7863      	ldrb	r3, [r4, #1]
 8008f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f42:	d132      	bne.n	8008faa <_svfiprintf_r+0x186>
 8008f44:	9b03      	ldr	r3, [sp, #12]
 8008f46:	1d1a      	adds	r2, r3, #4
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	9203      	str	r2, [sp, #12]
 8008f4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f50:	3402      	adds	r4, #2
 8008f52:	9305      	str	r3, [sp, #20]
 8008f54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009018 <_svfiprintf_r+0x1f4>
 8008f58:	7821      	ldrb	r1, [r4, #0]
 8008f5a:	2203      	movs	r2, #3
 8008f5c:	4650      	mov	r0, sl
 8008f5e:	f7f7 f94f 	bl	8000200 <memchr>
 8008f62:	b138      	cbz	r0, 8008f74 <_svfiprintf_r+0x150>
 8008f64:	9b04      	ldr	r3, [sp, #16]
 8008f66:	eba0 000a 	sub.w	r0, r0, sl
 8008f6a:	2240      	movs	r2, #64	@ 0x40
 8008f6c:	4082      	lsls	r2, r0
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	3401      	adds	r4, #1
 8008f72:	9304      	str	r3, [sp, #16]
 8008f74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f78:	4824      	ldr	r0, [pc, #144]	@ (800900c <_svfiprintf_r+0x1e8>)
 8008f7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f7e:	2206      	movs	r2, #6
 8008f80:	f7f7 f93e 	bl	8000200 <memchr>
 8008f84:	2800      	cmp	r0, #0
 8008f86:	d036      	beq.n	8008ff6 <_svfiprintf_r+0x1d2>
 8008f88:	4b21      	ldr	r3, [pc, #132]	@ (8009010 <_svfiprintf_r+0x1ec>)
 8008f8a:	bb1b      	cbnz	r3, 8008fd4 <_svfiprintf_r+0x1b0>
 8008f8c:	9b03      	ldr	r3, [sp, #12]
 8008f8e:	3307      	adds	r3, #7
 8008f90:	f023 0307 	bic.w	r3, r3, #7
 8008f94:	3308      	adds	r3, #8
 8008f96:	9303      	str	r3, [sp, #12]
 8008f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f9a:	4433      	add	r3, r6
 8008f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f9e:	e76a      	b.n	8008e76 <_svfiprintf_r+0x52>
 8008fa0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	2001      	movs	r0, #1
 8008fa8:	e7a8      	b.n	8008efc <_svfiprintf_r+0xd8>
 8008faa:	2300      	movs	r3, #0
 8008fac:	3401      	adds	r4, #1
 8008fae:	9305      	str	r3, [sp, #20]
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	f04f 0c0a 	mov.w	ip, #10
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fbc:	3a30      	subs	r2, #48	@ 0x30
 8008fbe:	2a09      	cmp	r2, #9
 8008fc0:	d903      	bls.n	8008fca <_svfiprintf_r+0x1a6>
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d0c6      	beq.n	8008f54 <_svfiprintf_r+0x130>
 8008fc6:	9105      	str	r1, [sp, #20]
 8008fc8:	e7c4      	b.n	8008f54 <_svfiprintf_r+0x130>
 8008fca:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fce:	4604      	mov	r4, r0
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e7f0      	b.n	8008fb6 <_svfiprintf_r+0x192>
 8008fd4:	ab03      	add	r3, sp, #12
 8008fd6:	9300      	str	r3, [sp, #0]
 8008fd8:	462a      	mov	r2, r5
 8008fda:	4b0e      	ldr	r3, [pc, #56]	@ (8009014 <_svfiprintf_r+0x1f0>)
 8008fdc:	a904      	add	r1, sp, #16
 8008fde:	4638      	mov	r0, r7
 8008fe0:	f3af 8000 	nop.w
 8008fe4:	1c42      	adds	r2, r0, #1
 8008fe6:	4606      	mov	r6, r0
 8008fe8:	d1d6      	bne.n	8008f98 <_svfiprintf_r+0x174>
 8008fea:	89ab      	ldrh	r3, [r5, #12]
 8008fec:	065b      	lsls	r3, r3, #25
 8008fee:	f53f af2d 	bmi.w	8008e4c <_svfiprintf_r+0x28>
 8008ff2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ff4:	e72c      	b.n	8008e50 <_svfiprintf_r+0x2c>
 8008ff6:	ab03      	add	r3, sp, #12
 8008ff8:	9300      	str	r3, [sp, #0]
 8008ffa:	462a      	mov	r2, r5
 8008ffc:	4b05      	ldr	r3, [pc, #20]	@ (8009014 <_svfiprintf_r+0x1f0>)
 8008ffe:	a904      	add	r1, sp, #16
 8009000:	4638      	mov	r0, r7
 8009002:	f000 f9bb 	bl	800937c <_printf_i>
 8009006:	e7ed      	b.n	8008fe4 <_svfiprintf_r+0x1c0>
 8009008:	0800a081 	.word	0x0800a081
 800900c:	0800a08b 	.word	0x0800a08b
 8009010:	00000000 	.word	0x00000000
 8009014:	08008d6d 	.word	0x08008d6d
 8009018:	0800a087 	.word	0x0800a087

0800901c <__sfputc_r>:
 800901c:	6893      	ldr	r3, [r2, #8]
 800901e:	3b01      	subs	r3, #1
 8009020:	2b00      	cmp	r3, #0
 8009022:	b410      	push	{r4}
 8009024:	6093      	str	r3, [r2, #8]
 8009026:	da08      	bge.n	800903a <__sfputc_r+0x1e>
 8009028:	6994      	ldr	r4, [r2, #24]
 800902a:	42a3      	cmp	r3, r4
 800902c:	db01      	blt.n	8009032 <__sfputc_r+0x16>
 800902e:	290a      	cmp	r1, #10
 8009030:	d103      	bne.n	800903a <__sfputc_r+0x1e>
 8009032:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009036:	f7ff bd1a 	b.w	8008a6e <__swbuf_r>
 800903a:	6813      	ldr	r3, [r2, #0]
 800903c:	1c58      	adds	r0, r3, #1
 800903e:	6010      	str	r0, [r2, #0]
 8009040:	7019      	strb	r1, [r3, #0]
 8009042:	4608      	mov	r0, r1
 8009044:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009048:	4770      	bx	lr

0800904a <__sfputs_r>:
 800904a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904c:	4606      	mov	r6, r0
 800904e:	460f      	mov	r7, r1
 8009050:	4614      	mov	r4, r2
 8009052:	18d5      	adds	r5, r2, r3
 8009054:	42ac      	cmp	r4, r5
 8009056:	d101      	bne.n	800905c <__sfputs_r+0x12>
 8009058:	2000      	movs	r0, #0
 800905a:	e007      	b.n	800906c <__sfputs_r+0x22>
 800905c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009060:	463a      	mov	r2, r7
 8009062:	4630      	mov	r0, r6
 8009064:	f7ff ffda 	bl	800901c <__sfputc_r>
 8009068:	1c43      	adds	r3, r0, #1
 800906a:	d1f3      	bne.n	8009054 <__sfputs_r+0xa>
 800906c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009070 <_vfiprintf_r>:
 8009070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009074:	460d      	mov	r5, r1
 8009076:	b09d      	sub	sp, #116	@ 0x74
 8009078:	4614      	mov	r4, r2
 800907a:	4698      	mov	r8, r3
 800907c:	4606      	mov	r6, r0
 800907e:	b118      	cbz	r0, 8009088 <_vfiprintf_r+0x18>
 8009080:	6a03      	ldr	r3, [r0, #32]
 8009082:	b90b      	cbnz	r3, 8009088 <_vfiprintf_r+0x18>
 8009084:	f7ff fbd4 	bl	8008830 <__sinit>
 8009088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800908a:	07d9      	lsls	r1, r3, #31
 800908c:	d405      	bmi.n	800909a <_vfiprintf_r+0x2a>
 800908e:	89ab      	ldrh	r3, [r5, #12]
 8009090:	059a      	lsls	r2, r3, #22
 8009092:	d402      	bmi.n	800909a <_vfiprintf_r+0x2a>
 8009094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009096:	f7ff fe1c 	bl	8008cd2 <__retarget_lock_acquire_recursive>
 800909a:	89ab      	ldrh	r3, [r5, #12]
 800909c:	071b      	lsls	r3, r3, #28
 800909e:	d501      	bpl.n	80090a4 <_vfiprintf_r+0x34>
 80090a0:	692b      	ldr	r3, [r5, #16]
 80090a2:	b99b      	cbnz	r3, 80090cc <_vfiprintf_r+0x5c>
 80090a4:	4629      	mov	r1, r5
 80090a6:	4630      	mov	r0, r6
 80090a8:	f7ff fd20 	bl	8008aec <__swsetup_r>
 80090ac:	b170      	cbz	r0, 80090cc <_vfiprintf_r+0x5c>
 80090ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090b0:	07dc      	lsls	r4, r3, #31
 80090b2:	d504      	bpl.n	80090be <_vfiprintf_r+0x4e>
 80090b4:	f04f 30ff 	mov.w	r0, #4294967295
 80090b8:	b01d      	add	sp, #116	@ 0x74
 80090ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090be:	89ab      	ldrh	r3, [r5, #12]
 80090c0:	0598      	lsls	r0, r3, #22
 80090c2:	d4f7      	bmi.n	80090b4 <_vfiprintf_r+0x44>
 80090c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090c6:	f7ff fe05 	bl	8008cd4 <__retarget_lock_release_recursive>
 80090ca:	e7f3      	b.n	80090b4 <_vfiprintf_r+0x44>
 80090cc:	2300      	movs	r3, #0
 80090ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80090d0:	2320      	movs	r3, #32
 80090d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80090da:	2330      	movs	r3, #48	@ 0x30
 80090dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800928c <_vfiprintf_r+0x21c>
 80090e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090e4:	f04f 0901 	mov.w	r9, #1
 80090e8:	4623      	mov	r3, r4
 80090ea:	469a      	mov	sl, r3
 80090ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090f0:	b10a      	cbz	r2, 80090f6 <_vfiprintf_r+0x86>
 80090f2:	2a25      	cmp	r2, #37	@ 0x25
 80090f4:	d1f9      	bne.n	80090ea <_vfiprintf_r+0x7a>
 80090f6:	ebba 0b04 	subs.w	fp, sl, r4
 80090fa:	d00b      	beq.n	8009114 <_vfiprintf_r+0xa4>
 80090fc:	465b      	mov	r3, fp
 80090fe:	4622      	mov	r2, r4
 8009100:	4629      	mov	r1, r5
 8009102:	4630      	mov	r0, r6
 8009104:	f7ff ffa1 	bl	800904a <__sfputs_r>
 8009108:	3001      	adds	r0, #1
 800910a:	f000 80a7 	beq.w	800925c <_vfiprintf_r+0x1ec>
 800910e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009110:	445a      	add	r2, fp
 8009112:	9209      	str	r2, [sp, #36]	@ 0x24
 8009114:	f89a 3000 	ldrb.w	r3, [sl]
 8009118:	2b00      	cmp	r3, #0
 800911a:	f000 809f 	beq.w	800925c <_vfiprintf_r+0x1ec>
 800911e:	2300      	movs	r3, #0
 8009120:	f04f 32ff 	mov.w	r2, #4294967295
 8009124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009128:	f10a 0a01 	add.w	sl, sl, #1
 800912c:	9304      	str	r3, [sp, #16]
 800912e:	9307      	str	r3, [sp, #28]
 8009130:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009134:	931a      	str	r3, [sp, #104]	@ 0x68
 8009136:	4654      	mov	r4, sl
 8009138:	2205      	movs	r2, #5
 800913a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800913e:	4853      	ldr	r0, [pc, #332]	@ (800928c <_vfiprintf_r+0x21c>)
 8009140:	f7f7 f85e 	bl	8000200 <memchr>
 8009144:	9a04      	ldr	r2, [sp, #16]
 8009146:	b9d8      	cbnz	r0, 8009180 <_vfiprintf_r+0x110>
 8009148:	06d1      	lsls	r1, r2, #27
 800914a:	bf44      	itt	mi
 800914c:	2320      	movmi	r3, #32
 800914e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009152:	0713      	lsls	r3, r2, #28
 8009154:	bf44      	itt	mi
 8009156:	232b      	movmi	r3, #43	@ 0x2b
 8009158:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800915c:	f89a 3000 	ldrb.w	r3, [sl]
 8009160:	2b2a      	cmp	r3, #42	@ 0x2a
 8009162:	d015      	beq.n	8009190 <_vfiprintf_r+0x120>
 8009164:	9a07      	ldr	r2, [sp, #28]
 8009166:	4654      	mov	r4, sl
 8009168:	2000      	movs	r0, #0
 800916a:	f04f 0c0a 	mov.w	ip, #10
 800916e:	4621      	mov	r1, r4
 8009170:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009174:	3b30      	subs	r3, #48	@ 0x30
 8009176:	2b09      	cmp	r3, #9
 8009178:	d94b      	bls.n	8009212 <_vfiprintf_r+0x1a2>
 800917a:	b1b0      	cbz	r0, 80091aa <_vfiprintf_r+0x13a>
 800917c:	9207      	str	r2, [sp, #28]
 800917e:	e014      	b.n	80091aa <_vfiprintf_r+0x13a>
 8009180:	eba0 0308 	sub.w	r3, r0, r8
 8009184:	fa09 f303 	lsl.w	r3, r9, r3
 8009188:	4313      	orrs	r3, r2
 800918a:	9304      	str	r3, [sp, #16]
 800918c:	46a2      	mov	sl, r4
 800918e:	e7d2      	b.n	8009136 <_vfiprintf_r+0xc6>
 8009190:	9b03      	ldr	r3, [sp, #12]
 8009192:	1d19      	adds	r1, r3, #4
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	9103      	str	r1, [sp, #12]
 8009198:	2b00      	cmp	r3, #0
 800919a:	bfbb      	ittet	lt
 800919c:	425b      	neglt	r3, r3
 800919e:	f042 0202 	orrlt.w	r2, r2, #2
 80091a2:	9307      	strge	r3, [sp, #28]
 80091a4:	9307      	strlt	r3, [sp, #28]
 80091a6:	bfb8      	it	lt
 80091a8:	9204      	strlt	r2, [sp, #16]
 80091aa:	7823      	ldrb	r3, [r4, #0]
 80091ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80091ae:	d10a      	bne.n	80091c6 <_vfiprintf_r+0x156>
 80091b0:	7863      	ldrb	r3, [r4, #1]
 80091b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80091b4:	d132      	bne.n	800921c <_vfiprintf_r+0x1ac>
 80091b6:	9b03      	ldr	r3, [sp, #12]
 80091b8:	1d1a      	adds	r2, r3, #4
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	9203      	str	r2, [sp, #12]
 80091be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091c2:	3402      	adds	r4, #2
 80091c4:	9305      	str	r3, [sp, #20]
 80091c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800929c <_vfiprintf_r+0x22c>
 80091ca:	7821      	ldrb	r1, [r4, #0]
 80091cc:	2203      	movs	r2, #3
 80091ce:	4650      	mov	r0, sl
 80091d0:	f7f7 f816 	bl	8000200 <memchr>
 80091d4:	b138      	cbz	r0, 80091e6 <_vfiprintf_r+0x176>
 80091d6:	9b04      	ldr	r3, [sp, #16]
 80091d8:	eba0 000a 	sub.w	r0, r0, sl
 80091dc:	2240      	movs	r2, #64	@ 0x40
 80091de:	4082      	lsls	r2, r0
 80091e0:	4313      	orrs	r3, r2
 80091e2:	3401      	adds	r4, #1
 80091e4:	9304      	str	r3, [sp, #16]
 80091e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ea:	4829      	ldr	r0, [pc, #164]	@ (8009290 <_vfiprintf_r+0x220>)
 80091ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091f0:	2206      	movs	r2, #6
 80091f2:	f7f7 f805 	bl	8000200 <memchr>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	d03f      	beq.n	800927a <_vfiprintf_r+0x20a>
 80091fa:	4b26      	ldr	r3, [pc, #152]	@ (8009294 <_vfiprintf_r+0x224>)
 80091fc:	bb1b      	cbnz	r3, 8009246 <_vfiprintf_r+0x1d6>
 80091fe:	9b03      	ldr	r3, [sp, #12]
 8009200:	3307      	adds	r3, #7
 8009202:	f023 0307 	bic.w	r3, r3, #7
 8009206:	3308      	adds	r3, #8
 8009208:	9303      	str	r3, [sp, #12]
 800920a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800920c:	443b      	add	r3, r7
 800920e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009210:	e76a      	b.n	80090e8 <_vfiprintf_r+0x78>
 8009212:	fb0c 3202 	mla	r2, ip, r2, r3
 8009216:	460c      	mov	r4, r1
 8009218:	2001      	movs	r0, #1
 800921a:	e7a8      	b.n	800916e <_vfiprintf_r+0xfe>
 800921c:	2300      	movs	r3, #0
 800921e:	3401      	adds	r4, #1
 8009220:	9305      	str	r3, [sp, #20]
 8009222:	4619      	mov	r1, r3
 8009224:	f04f 0c0a 	mov.w	ip, #10
 8009228:	4620      	mov	r0, r4
 800922a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800922e:	3a30      	subs	r2, #48	@ 0x30
 8009230:	2a09      	cmp	r2, #9
 8009232:	d903      	bls.n	800923c <_vfiprintf_r+0x1cc>
 8009234:	2b00      	cmp	r3, #0
 8009236:	d0c6      	beq.n	80091c6 <_vfiprintf_r+0x156>
 8009238:	9105      	str	r1, [sp, #20]
 800923a:	e7c4      	b.n	80091c6 <_vfiprintf_r+0x156>
 800923c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009240:	4604      	mov	r4, r0
 8009242:	2301      	movs	r3, #1
 8009244:	e7f0      	b.n	8009228 <_vfiprintf_r+0x1b8>
 8009246:	ab03      	add	r3, sp, #12
 8009248:	9300      	str	r3, [sp, #0]
 800924a:	462a      	mov	r2, r5
 800924c:	4b12      	ldr	r3, [pc, #72]	@ (8009298 <_vfiprintf_r+0x228>)
 800924e:	a904      	add	r1, sp, #16
 8009250:	4630      	mov	r0, r6
 8009252:	f3af 8000 	nop.w
 8009256:	4607      	mov	r7, r0
 8009258:	1c78      	adds	r0, r7, #1
 800925a:	d1d6      	bne.n	800920a <_vfiprintf_r+0x19a>
 800925c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800925e:	07d9      	lsls	r1, r3, #31
 8009260:	d405      	bmi.n	800926e <_vfiprintf_r+0x1fe>
 8009262:	89ab      	ldrh	r3, [r5, #12]
 8009264:	059a      	lsls	r2, r3, #22
 8009266:	d402      	bmi.n	800926e <_vfiprintf_r+0x1fe>
 8009268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800926a:	f7ff fd33 	bl	8008cd4 <__retarget_lock_release_recursive>
 800926e:	89ab      	ldrh	r3, [r5, #12]
 8009270:	065b      	lsls	r3, r3, #25
 8009272:	f53f af1f 	bmi.w	80090b4 <_vfiprintf_r+0x44>
 8009276:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009278:	e71e      	b.n	80090b8 <_vfiprintf_r+0x48>
 800927a:	ab03      	add	r3, sp, #12
 800927c:	9300      	str	r3, [sp, #0]
 800927e:	462a      	mov	r2, r5
 8009280:	4b05      	ldr	r3, [pc, #20]	@ (8009298 <_vfiprintf_r+0x228>)
 8009282:	a904      	add	r1, sp, #16
 8009284:	4630      	mov	r0, r6
 8009286:	f000 f879 	bl	800937c <_printf_i>
 800928a:	e7e4      	b.n	8009256 <_vfiprintf_r+0x1e6>
 800928c:	0800a081 	.word	0x0800a081
 8009290:	0800a08b 	.word	0x0800a08b
 8009294:	00000000 	.word	0x00000000
 8009298:	0800904b 	.word	0x0800904b
 800929c:	0800a087 	.word	0x0800a087

080092a0 <_printf_common>:
 80092a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092a4:	4616      	mov	r6, r2
 80092a6:	4698      	mov	r8, r3
 80092a8:	688a      	ldr	r2, [r1, #8]
 80092aa:	690b      	ldr	r3, [r1, #16]
 80092ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80092b0:	4293      	cmp	r3, r2
 80092b2:	bfb8      	it	lt
 80092b4:	4613      	movlt	r3, r2
 80092b6:	6033      	str	r3, [r6, #0]
 80092b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80092bc:	4607      	mov	r7, r0
 80092be:	460c      	mov	r4, r1
 80092c0:	b10a      	cbz	r2, 80092c6 <_printf_common+0x26>
 80092c2:	3301      	adds	r3, #1
 80092c4:	6033      	str	r3, [r6, #0]
 80092c6:	6823      	ldr	r3, [r4, #0]
 80092c8:	0699      	lsls	r1, r3, #26
 80092ca:	bf42      	ittt	mi
 80092cc:	6833      	ldrmi	r3, [r6, #0]
 80092ce:	3302      	addmi	r3, #2
 80092d0:	6033      	strmi	r3, [r6, #0]
 80092d2:	6825      	ldr	r5, [r4, #0]
 80092d4:	f015 0506 	ands.w	r5, r5, #6
 80092d8:	d106      	bne.n	80092e8 <_printf_common+0x48>
 80092da:	f104 0a19 	add.w	sl, r4, #25
 80092de:	68e3      	ldr	r3, [r4, #12]
 80092e0:	6832      	ldr	r2, [r6, #0]
 80092e2:	1a9b      	subs	r3, r3, r2
 80092e4:	42ab      	cmp	r3, r5
 80092e6:	dc26      	bgt.n	8009336 <_printf_common+0x96>
 80092e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80092ec:	6822      	ldr	r2, [r4, #0]
 80092ee:	3b00      	subs	r3, #0
 80092f0:	bf18      	it	ne
 80092f2:	2301      	movne	r3, #1
 80092f4:	0692      	lsls	r2, r2, #26
 80092f6:	d42b      	bmi.n	8009350 <_printf_common+0xb0>
 80092f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80092fc:	4641      	mov	r1, r8
 80092fe:	4638      	mov	r0, r7
 8009300:	47c8      	blx	r9
 8009302:	3001      	adds	r0, #1
 8009304:	d01e      	beq.n	8009344 <_printf_common+0xa4>
 8009306:	6823      	ldr	r3, [r4, #0]
 8009308:	6922      	ldr	r2, [r4, #16]
 800930a:	f003 0306 	and.w	r3, r3, #6
 800930e:	2b04      	cmp	r3, #4
 8009310:	bf02      	ittt	eq
 8009312:	68e5      	ldreq	r5, [r4, #12]
 8009314:	6833      	ldreq	r3, [r6, #0]
 8009316:	1aed      	subeq	r5, r5, r3
 8009318:	68a3      	ldr	r3, [r4, #8]
 800931a:	bf0c      	ite	eq
 800931c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009320:	2500      	movne	r5, #0
 8009322:	4293      	cmp	r3, r2
 8009324:	bfc4      	itt	gt
 8009326:	1a9b      	subgt	r3, r3, r2
 8009328:	18ed      	addgt	r5, r5, r3
 800932a:	2600      	movs	r6, #0
 800932c:	341a      	adds	r4, #26
 800932e:	42b5      	cmp	r5, r6
 8009330:	d11a      	bne.n	8009368 <_printf_common+0xc8>
 8009332:	2000      	movs	r0, #0
 8009334:	e008      	b.n	8009348 <_printf_common+0xa8>
 8009336:	2301      	movs	r3, #1
 8009338:	4652      	mov	r2, sl
 800933a:	4641      	mov	r1, r8
 800933c:	4638      	mov	r0, r7
 800933e:	47c8      	blx	r9
 8009340:	3001      	adds	r0, #1
 8009342:	d103      	bne.n	800934c <_printf_common+0xac>
 8009344:	f04f 30ff 	mov.w	r0, #4294967295
 8009348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800934c:	3501      	adds	r5, #1
 800934e:	e7c6      	b.n	80092de <_printf_common+0x3e>
 8009350:	18e1      	adds	r1, r4, r3
 8009352:	1c5a      	adds	r2, r3, #1
 8009354:	2030      	movs	r0, #48	@ 0x30
 8009356:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800935a:	4422      	add	r2, r4
 800935c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009360:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009364:	3302      	adds	r3, #2
 8009366:	e7c7      	b.n	80092f8 <_printf_common+0x58>
 8009368:	2301      	movs	r3, #1
 800936a:	4622      	mov	r2, r4
 800936c:	4641      	mov	r1, r8
 800936e:	4638      	mov	r0, r7
 8009370:	47c8      	blx	r9
 8009372:	3001      	adds	r0, #1
 8009374:	d0e6      	beq.n	8009344 <_printf_common+0xa4>
 8009376:	3601      	adds	r6, #1
 8009378:	e7d9      	b.n	800932e <_printf_common+0x8e>
	...

0800937c <_printf_i>:
 800937c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009380:	7e0f      	ldrb	r7, [r1, #24]
 8009382:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009384:	2f78      	cmp	r7, #120	@ 0x78
 8009386:	4691      	mov	r9, r2
 8009388:	4680      	mov	r8, r0
 800938a:	460c      	mov	r4, r1
 800938c:	469a      	mov	sl, r3
 800938e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009392:	d807      	bhi.n	80093a4 <_printf_i+0x28>
 8009394:	2f62      	cmp	r7, #98	@ 0x62
 8009396:	d80a      	bhi.n	80093ae <_printf_i+0x32>
 8009398:	2f00      	cmp	r7, #0
 800939a:	f000 80d1 	beq.w	8009540 <_printf_i+0x1c4>
 800939e:	2f58      	cmp	r7, #88	@ 0x58
 80093a0:	f000 80b8 	beq.w	8009514 <_printf_i+0x198>
 80093a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80093a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80093ac:	e03a      	b.n	8009424 <_printf_i+0xa8>
 80093ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80093b2:	2b15      	cmp	r3, #21
 80093b4:	d8f6      	bhi.n	80093a4 <_printf_i+0x28>
 80093b6:	a101      	add	r1, pc, #4	@ (adr r1, 80093bc <_printf_i+0x40>)
 80093b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80093bc:	08009415 	.word	0x08009415
 80093c0:	08009429 	.word	0x08009429
 80093c4:	080093a5 	.word	0x080093a5
 80093c8:	080093a5 	.word	0x080093a5
 80093cc:	080093a5 	.word	0x080093a5
 80093d0:	080093a5 	.word	0x080093a5
 80093d4:	08009429 	.word	0x08009429
 80093d8:	080093a5 	.word	0x080093a5
 80093dc:	080093a5 	.word	0x080093a5
 80093e0:	080093a5 	.word	0x080093a5
 80093e4:	080093a5 	.word	0x080093a5
 80093e8:	08009527 	.word	0x08009527
 80093ec:	08009453 	.word	0x08009453
 80093f0:	080094e1 	.word	0x080094e1
 80093f4:	080093a5 	.word	0x080093a5
 80093f8:	080093a5 	.word	0x080093a5
 80093fc:	08009549 	.word	0x08009549
 8009400:	080093a5 	.word	0x080093a5
 8009404:	08009453 	.word	0x08009453
 8009408:	080093a5 	.word	0x080093a5
 800940c:	080093a5 	.word	0x080093a5
 8009410:	080094e9 	.word	0x080094e9
 8009414:	6833      	ldr	r3, [r6, #0]
 8009416:	1d1a      	adds	r2, r3, #4
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	6032      	str	r2, [r6, #0]
 800941c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009420:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009424:	2301      	movs	r3, #1
 8009426:	e09c      	b.n	8009562 <_printf_i+0x1e6>
 8009428:	6833      	ldr	r3, [r6, #0]
 800942a:	6820      	ldr	r0, [r4, #0]
 800942c:	1d19      	adds	r1, r3, #4
 800942e:	6031      	str	r1, [r6, #0]
 8009430:	0606      	lsls	r6, r0, #24
 8009432:	d501      	bpl.n	8009438 <_printf_i+0xbc>
 8009434:	681d      	ldr	r5, [r3, #0]
 8009436:	e003      	b.n	8009440 <_printf_i+0xc4>
 8009438:	0645      	lsls	r5, r0, #25
 800943a:	d5fb      	bpl.n	8009434 <_printf_i+0xb8>
 800943c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009440:	2d00      	cmp	r5, #0
 8009442:	da03      	bge.n	800944c <_printf_i+0xd0>
 8009444:	232d      	movs	r3, #45	@ 0x2d
 8009446:	426d      	negs	r5, r5
 8009448:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800944c:	4858      	ldr	r0, [pc, #352]	@ (80095b0 <_printf_i+0x234>)
 800944e:	230a      	movs	r3, #10
 8009450:	e011      	b.n	8009476 <_printf_i+0xfa>
 8009452:	6821      	ldr	r1, [r4, #0]
 8009454:	6833      	ldr	r3, [r6, #0]
 8009456:	0608      	lsls	r0, r1, #24
 8009458:	f853 5b04 	ldr.w	r5, [r3], #4
 800945c:	d402      	bmi.n	8009464 <_printf_i+0xe8>
 800945e:	0649      	lsls	r1, r1, #25
 8009460:	bf48      	it	mi
 8009462:	b2ad      	uxthmi	r5, r5
 8009464:	2f6f      	cmp	r7, #111	@ 0x6f
 8009466:	4852      	ldr	r0, [pc, #328]	@ (80095b0 <_printf_i+0x234>)
 8009468:	6033      	str	r3, [r6, #0]
 800946a:	bf14      	ite	ne
 800946c:	230a      	movne	r3, #10
 800946e:	2308      	moveq	r3, #8
 8009470:	2100      	movs	r1, #0
 8009472:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009476:	6866      	ldr	r6, [r4, #4]
 8009478:	60a6      	str	r6, [r4, #8]
 800947a:	2e00      	cmp	r6, #0
 800947c:	db05      	blt.n	800948a <_printf_i+0x10e>
 800947e:	6821      	ldr	r1, [r4, #0]
 8009480:	432e      	orrs	r6, r5
 8009482:	f021 0104 	bic.w	r1, r1, #4
 8009486:	6021      	str	r1, [r4, #0]
 8009488:	d04b      	beq.n	8009522 <_printf_i+0x1a6>
 800948a:	4616      	mov	r6, r2
 800948c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009490:	fb03 5711 	mls	r7, r3, r1, r5
 8009494:	5dc7      	ldrb	r7, [r0, r7]
 8009496:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800949a:	462f      	mov	r7, r5
 800949c:	42bb      	cmp	r3, r7
 800949e:	460d      	mov	r5, r1
 80094a0:	d9f4      	bls.n	800948c <_printf_i+0x110>
 80094a2:	2b08      	cmp	r3, #8
 80094a4:	d10b      	bne.n	80094be <_printf_i+0x142>
 80094a6:	6823      	ldr	r3, [r4, #0]
 80094a8:	07df      	lsls	r7, r3, #31
 80094aa:	d508      	bpl.n	80094be <_printf_i+0x142>
 80094ac:	6923      	ldr	r3, [r4, #16]
 80094ae:	6861      	ldr	r1, [r4, #4]
 80094b0:	4299      	cmp	r1, r3
 80094b2:	bfde      	ittt	le
 80094b4:	2330      	movle	r3, #48	@ 0x30
 80094b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80094be:	1b92      	subs	r2, r2, r6
 80094c0:	6122      	str	r2, [r4, #16]
 80094c2:	f8cd a000 	str.w	sl, [sp]
 80094c6:	464b      	mov	r3, r9
 80094c8:	aa03      	add	r2, sp, #12
 80094ca:	4621      	mov	r1, r4
 80094cc:	4640      	mov	r0, r8
 80094ce:	f7ff fee7 	bl	80092a0 <_printf_common>
 80094d2:	3001      	adds	r0, #1
 80094d4:	d14a      	bne.n	800956c <_printf_i+0x1f0>
 80094d6:	f04f 30ff 	mov.w	r0, #4294967295
 80094da:	b004      	add	sp, #16
 80094dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094e0:	6823      	ldr	r3, [r4, #0]
 80094e2:	f043 0320 	orr.w	r3, r3, #32
 80094e6:	6023      	str	r3, [r4, #0]
 80094e8:	4832      	ldr	r0, [pc, #200]	@ (80095b4 <_printf_i+0x238>)
 80094ea:	2778      	movs	r7, #120	@ 0x78
 80094ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80094f0:	6823      	ldr	r3, [r4, #0]
 80094f2:	6831      	ldr	r1, [r6, #0]
 80094f4:	061f      	lsls	r7, r3, #24
 80094f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80094fa:	d402      	bmi.n	8009502 <_printf_i+0x186>
 80094fc:	065f      	lsls	r7, r3, #25
 80094fe:	bf48      	it	mi
 8009500:	b2ad      	uxthmi	r5, r5
 8009502:	6031      	str	r1, [r6, #0]
 8009504:	07d9      	lsls	r1, r3, #31
 8009506:	bf44      	itt	mi
 8009508:	f043 0320 	orrmi.w	r3, r3, #32
 800950c:	6023      	strmi	r3, [r4, #0]
 800950e:	b11d      	cbz	r5, 8009518 <_printf_i+0x19c>
 8009510:	2310      	movs	r3, #16
 8009512:	e7ad      	b.n	8009470 <_printf_i+0xf4>
 8009514:	4826      	ldr	r0, [pc, #152]	@ (80095b0 <_printf_i+0x234>)
 8009516:	e7e9      	b.n	80094ec <_printf_i+0x170>
 8009518:	6823      	ldr	r3, [r4, #0]
 800951a:	f023 0320 	bic.w	r3, r3, #32
 800951e:	6023      	str	r3, [r4, #0]
 8009520:	e7f6      	b.n	8009510 <_printf_i+0x194>
 8009522:	4616      	mov	r6, r2
 8009524:	e7bd      	b.n	80094a2 <_printf_i+0x126>
 8009526:	6833      	ldr	r3, [r6, #0]
 8009528:	6825      	ldr	r5, [r4, #0]
 800952a:	6961      	ldr	r1, [r4, #20]
 800952c:	1d18      	adds	r0, r3, #4
 800952e:	6030      	str	r0, [r6, #0]
 8009530:	062e      	lsls	r6, r5, #24
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	d501      	bpl.n	800953a <_printf_i+0x1be>
 8009536:	6019      	str	r1, [r3, #0]
 8009538:	e002      	b.n	8009540 <_printf_i+0x1c4>
 800953a:	0668      	lsls	r0, r5, #25
 800953c:	d5fb      	bpl.n	8009536 <_printf_i+0x1ba>
 800953e:	8019      	strh	r1, [r3, #0]
 8009540:	2300      	movs	r3, #0
 8009542:	6123      	str	r3, [r4, #16]
 8009544:	4616      	mov	r6, r2
 8009546:	e7bc      	b.n	80094c2 <_printf_i+0x146>
 8009548:	6833      	ldr	r3, [r6, #0]
 800954a:	1d1a      	adds	r2, r3, #4
 800954c:	6032      	str	r2, [r6, #0]
 800954e:	681e      	ldr	r6, [r3, #0]
 8009550:	6862      	ldr	r2, [r4, #4]
 8009552:	2100      	movs	r1, #0
 8009554:	4630      	mov	r0, r6
 8009556:	f7f6 fe53 	bl	8000200 <memchr>
 800955a:	b108      	cbz	r0, 8009560 <_printf_i+0x1e4>
 800955c:	1b80      	subs	r0, r0, r6
 800955e:	6060      	str	r0, [r4, #4]
 8009560:	6863      	ldr	r3, [r4, #4]
 8009562:	6123      	str	r3, [r4, #16]
 8009564:	2300      	movs	r3, #0
 8009566:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800956a:	e7aa      	b.n	80094c2 <_printf_i+0x146>
 800956c:	6923      	ldr	r3, [r4, #16]
 800956e:	4632      	mov	r2, r6
 8009570:	4649      	mov	r1, r9
 8009572:	4640      	mov	r0, r8
 8009574:	47d0      	blx	sl
 8009576:	3001      	adds	r0, #1
 8009578:	d0ad      	beq.n	80094d6 <_printf_i+0x15a>
 800957a:	6823      	ldr	r3, [r4, #0]
 800957c:	079b      	lsls	r3, r3, #30
 800957e:	d413      	bmi.n	80095a8 <_printf_i+0x22c>
 8009580:	68e0      	ldr	r0, [r4, #12]
 8009582:	9b03      	ldr	r3, [sp, #12]
 8009584:	4298      	cmp	r0, r3
 8009586:	bfb8      	it	lt
 8009588:	4618      	movlt	r0, r3
 800958a:	e7a6      	b.n	80094da <_printf_i+0x15e>
 800958c:	2301      	movs	r3, #1
 800958e:	4632      	mov	r2, r6
 8009590:	4649      	mov	r1, r9
 8009592:	4640      	mov	r0, r8
 8009594:	47d0      	blx	sl
 8009596:	3001      	adds	r0, #1
 8009598:	d09d      	beq.n	80094d6 <_printf_i+0x15a>
 800959a:	3501      	adds	r5, #1
 800959c:	68e3      	ldr	r3, [r4, #12]
 800959e:	9903      	ldr	r1, [sp, #12]
 80095a0:	1a5b      	subs	r3, r3, r1
 80095a2:	42ab      	cmp	r3, r5
 80095a4:	dcf2      	bgt.n	800958c <_printf_i+0x210>
 80095a6:	e7eb      	b.n	8009580 <_printf_i+0x204>
 80095a8:	2500      	movs	r5, #0
 80095aa:	f104 0619 	add.w	r6, r4, #25
 80095ae:	e7f5      	b.n	800959c <_printf_i+0x220>
 80095b0:	0800a092 	.word	0x0800a092
 80095b4:	0800a0a3 	.word	0x0800a0a3

080095b8 <__sflush_r>:
 80095b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095c0:	0716      	lsls	r6, r2, #28
 80095c2:	4605      	mov	r5, r0
 80095c4:	460c      	mov	r4, r1
 80095c6:	d454      	bmi.n	8009672 <__sflush_r+0xba>
 80095c8:	684b      	ldr	r3, [r1, #4]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	dc02      	bgt.n	80095d4 <__sflush_r+0x1c>
 80095ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	dd48      	ble.n	8009666 <__sflush_r+0xae>
 80095d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095d6:	2e00      	cmp	r6, #0
 80095d8:	d045      	beq.n	8009666 <__sflush_r+0xae>
 80095da:	2300      	movs	r3, #0
 80095dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80095e0:	682f      	ldr	r7, [r5, #0]
 80095e2:	6a21      	ldr	r1, [r4, #32]
 80095e4:	602b      	str	r3, [r5, #0]
 80095e6:	d030      	beq.n	800964a <__sflush_r+0x92>
 80095e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80095ea:	89a3      	ldrh	r3, [r4, #12]
 80095ec:	0759      	lsls	r1, r3, #29
 80095ee:	d505      	bpl.n	80095fc <__sflush_r+0x44>
 80095f0:	6863      	ldr	r3, [r4, #4]
 80095f2:	1ad2      	subs	r2, r2, r3
 80095f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80095f6:	b10b      	cbz	r3, 80095fc <__sflush_r+0x44>
 80095f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80095fa:	1ad2      	subs	r2, r2, r3
 80095fc:	2300      	movs	r3, #0
 80095fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009600:	6a21      	ldr	r1, [r4, #32]
 8009602:	4628      	mov	r0, r5
 8009604:	47b0      	blx	r6
 8009606:	1c43      	adds	r3, r0, #1
 8009608:	89a3      	ldrh	r3, [r4, #12]
 800960a:	d106      	bne.n	800961a <__sflush_r+0x62>
 800960c:	6829      	ldr	r1, [r5, #0]
 800960e:	291d      	cmp	r1, #29
 8009610:	d82b      	bhi.n	800966a <__sflush_r+0xb2>
 8009612:	4a2a      	ldr	r2, [pc, #168]	@ (80096bc <__sflush_r+0x104>)
 8009614:	40ca      	lsrs	r2, r1
 8009616:	07d6      	lsls	r6, r2, #31
 8009618:	d527      	bpl.n	800966a <__sflush_r+0xb2>
 800961a:	2200      	movs	r2, #0
 800961c:	6062      	str	r2, [r4, #4]
 800961e:	04d9      	lsls	r1, r3, #19
 8009620:	6922      	ldr	r2, [r4, #16]
 8009622:	6022      	str	r2, [r4, #0]
 8009624:	d504      	bpl.n	8009630 <__sflush_r+0x78>
 8009626:	1c42      	adds	r2, r0, #1
 8009628:	d101      	bne.n	800962e <__sflush_r+0x76>
 800962a:	682b      	ldr	r3, [r5, #0]
 800962c:	b903      	cbnz	r3, 8009630 <__sflush_r+0x78>
 800962e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009630:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009632:	602f      	str	r7, [r5, #0]
 8009634:	b1b9      	cbz	r1, 8009666 <__sflush_r+0xae>
 8009636:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800963a:	4299      	cmp	r1, r3
 800963c:	d002      	beq.n	8009644 <__sflush_r+0x8c>
 800963e:	4628      	mov	r0, r5
 8009640:	f7ff fb4a 	bl	8008cd8 <_free_r>
 8009644:	2300      	movs	r3, #0
 8009646:	6363      	str	r3, [r4, #52]	@ 0x34
 8009648:	e00d      	b.n	8009666 <__sflush_r+0xae>
 800964a:	2301      	movs	r3, #1
 800964c:	4628      	mov	r0, r5
 800964e:	47b0      	blx	r6
 8009650:	4602      	mov	r2, r0
 8009652:	1c50      	adds	r0, r2, #1
 8009654:	d1c9      	bne.n	80095ea <__sflush_r+0x32>
 8009656:	682b      	ldr	r3, [r5, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d0c6      	beq.n	80095ea <__sflush_r+0x32>
 800965c:	2b1d      	cmp	r3, #29
 800965e:	d001      	beq.n	8009664 <__sflush_r+0xac>
 8009660:	2b16      	cmp	r3, #22
 8009662:	d11e      	bne.n	80096a2 <__sflush_r+0xea>
 8009664:	602f      	str	r7, [r5, #0]
 8009666:	2000      	movs	r0, #0
 8009668:	e022      	b.n	80096b0 <__sflush_r+0xf8>
 800966a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800966e:	b21b      	sxth	r3, r3
 8009670:	e01b      	b.n	80096aa <__sflush_r+0xf2>
 8009672:	690f      	ldr	r7, [r1, #16]
 8009674:	2f00      	cmp	r7, #0
 8009676:	d0f6      	beq.n	8009666 <__sflush_r+0xae>
 8009678:	0793      	lsls	r3, r2, #30
 800967a:	680e      	ldr	r6, [r1, #0]
 800967c:	bf08      	it	eq
 800967e:	694b      	ldreq	r3, [r1, #20]
 8009680:	600f      	str	r7, [r1, #0]
 8009682:	bf18      	it	ne
 8009684:	2300      	movne	r3, #0
 8009686:	eba6 0807 	sub.w	r8, r6, r7
 800968a:	608b      	str	r3, [r1, #8]
 800968c:	f1b8 0f00 	cmp.w	r8, #0
 8009690:	dde9      	ble.n	8009666 <__sflush_r+0xae>
 8009692:	6a21      	ldr	r1, [r4, #32]
 8009694:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009696:	4643      	mov	r3, r8
 8009698:	463a      	mov	r2, r7
 800969a:	4628      	mov	r0, r5
 800969c:	47b0      	blx	r6
 800969e:	2800      	cmp	r0, #0
 80096a0:	dc08      	bgt.n	80096b4 <__sflush_r+0xfc>
 80096a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096aa:	81a3      	strh	r3, [r4, #12]
 80096ac:	f04f 30ff 	mov.w	r0, #4294967295
 80096b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096b4:	4407      	add	r7, r0
 80096b6:	eba8 0800 	sub.w	r8, r8, r0
 80096ba:	e7e7      	b.n	800968c <__sflush_r+0xd4>
 80096bc:	20400001 	.word	0x20400001

080096c0 <_fflush_r>:
 80096c0:	b538      	push	{r3, r4, r5, lr}
 80096c2:	690b      	ldr	r3, [r1, #16]
 80096c4:	4605      	mov	r5, r0
 80096c6:	460c      	mov	r4, r1
 80096c8:	b913      	cbnz	r3, 80096d0 <_fflush_r+0x10>
 80096ca:	2500      	movs	r5, #0
 80096cc:	4628      	mov	r0, r5
 80096ce:	bd38      	pop	{r3, r4, r5, pc}
 80096d0:	b118      	cbz	r0, 80096da <_fflush_r+0x1a>
 80096d2:	6a03      	ldr	r3, [r0, #32]
 80096d4:	b90b      	cbnz	r3, 80096da <_fflush_r+0x1a>
 80096d6:	f7ff f8ab 	bl	8008830 <__sinit>
 80096da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d0f3      	beq.n	80096ca <_fflush_r+0xa>
 80096e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096e4:	07d0      	lsls	r0, r2, #31
 80096e6:	d404      	bmi.n	80096f2 <_fflush_r+0x32>
 80096e8:	0599      	lsls	r1, r3, #22
 80096ea:	d402      	bmi.n	80096f2 <_fflush_r+0x32>
 80096ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096ee:	f7ff faf0 	bl	8008cd2 <__retarget_lock_acquire_recursive>
 80096f2:	4628      	mov	r0, r5
 80096f4:	4621      	mov	r1, r4
 80096f6:	f7ff ff5f 	bl	80095b8 <__sflush_r>
 80096fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80096fc:	07da      	lsls	r2, r3, #31
 80096fe:	4605      	mov	r5, r0
 8009700:	d4e4      	bmi.n	80096cc <_fflush_r+0xc>
 8009702:	89a3      	ldrh	r3, [r4, #12]
 8009704:	059b      	lsls	r3, r3, #22
 8009706:	d4e1      	bmi.n	80096cc <_fflush_r+0xc>
 8009708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800970a:	f7ff fae3 	bl	8008cd4 <__retarget_lock_release_recursive>
 800970e:	e7dd      	b.n	80096cc <_fflush_r+0xc>

08009710 <__swhatbuf_r>:
 8009710:	b570      	push	{r4, r5, r6, lr}
 8009712:	460c      	mov	r4, r1
 8009714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009718:	2900      	cmp	r1, #0
 800971a:	b096      	sub	sp, #88	@ 0x58
 800971c:	4615      	mov	r5, r2
 800971e:	461e      	mov	r6, r3
 8009720:	da0d      	bge.n	800973e <__swhatbuf_r+0x2e>
 8009722:	89a3      	ldrh	r3, [r4, #12]
 8009724:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009728:	f04f 0100 	mov.w	r1, #0
 800972c:	bf14      	ite	ne
 800972e:	2340      	movne	r3, #64	@ 0x40
 8009730:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009734:	2000      	movs	r0, #0
 8009736:	6031      	str	r1, [r6, #0]
 8009738:	602b      	str	r3, [r5, #0]
 800973a:	b016      	add	sp, #88	@ 0x58
 800973c:	bd70      	pop	{r4, r5, r6, pc}
 800973e:	466a      	mov	r2, sp
 8009740:	f000 f862 	bl	8009808 <_fstat_r>
 8009744:	2800      	cmp	r0, #0
 8009746:	dbec      	blt.n	8009722 <__swhatbuf_r+0x12>
 8009748:	9901      	ldr	r1, [sp, #4]
 800974a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800974e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009752:	4259      	negs	r1, r3
 8009754:	4159      	adcs	r1, r3
 8009756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800975a:	e7eb      	b.n	8009734 <__swhatbuf_r+0x24>

0800975c <__smakebuf_r>:
 800975c:	898b      	ldrh	r3, [r1, #12]
 800975e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009760:	079d      	lsls	r5, r3, #30
 8009762:	4606      	mov	r6, r0
 8009764:	460c      	mov	r4, r1
 8009766:	d507      	bpl.n	8009778 <__smakebuf_r+0x1c>
 8009768:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800976c:	6023      	str	r3, [r4, #0]
 800976e:	6123      	str	r3, [r4, #16]
 8009770:	2301      	movs	r3, #1
 8009772:	6163      	str	r3, [r4, #20]
 8009774:	b003      	add	sp, #12
 8009776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009778:	ab01      	add	r3, sp, #4
 800977a:	466a      	mov	r2, sp
 800977c:	f7ff ffc8 	bl	8009710 <__swhatbuf_r>
 8009780:	9f00      	ldr	r7, [sp, #0]
 8009782:	4605      	mov	r5, r0
 8009784:	4639      	mov	r1, r7
 8009786:	4630      	mov	r0, r6
 8009788:	f7fe ff3a 	bl	8008600 <_malloc_r>
 800978c:	b948      	cbnz	r0, 80097a2 <__smakebuf_r+0x46>
 800978e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009792:	059a      	lsls	r2, r3, #22
 8009794:	d4ee      	bmi.n	8009774 <__smakebuf_r+0x18>
 8009796:	f023 0303 	bic.w	r3, r3, #3
 800979a:	f043 0302 	orr.w	r3, r3, #2
 800979e:	81a3      	strh	r3, [r4, #12]
 80097a0:	e7e2      	b.n	8009768 <__smakebuf_r+0xc>
 80097a2:	89a3      	ldrh	r3, [r4, #12]
 80097a4:	6020      	str	r0, [r4, #0]
 80097a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	9b01      	ldr	r3, [sp, #4]
 80097ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80097b2:	b15b      	cbz	r3, 80097cc <__smakebuf_r+0x70>
 80097b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097b8:	4630      	mov	r0, r6
 80097ba:	f000 f837 	bl	800982c <_isatty_r>
 80097be:	b128      	cbz	r0, 80097cc <__smakebuf_r+0x70>
 80097c0:	89a3      	ldrh	r3, [r4, #12]
 80097c2:	f023 0303 	bic.w	r3, r3, #3
 80097c6:	f043 0301 	orr.w	r3, r3, #1
 80097ca:	81a3      	strh	r3, [r4, #12]
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	431d      	orrs	r5, r3
 80097d0:	81a5      	strh	r5, [r4, #12]
 80097d2:	e7cf      	b.n	8009774 <__smakebuf_r+0x18>

080097d4 <memmove>:
 80097d4:	4288      	cmp	r0, r1
 80097d6:	b510      	push	{r4, lr}
 80097d8:	eb01 0402 	add.w	r4, r1, r2
 80097dc:	d902      	bls.n	80097e4 <memmove+0x10>
 80097de:	4284      	cmp	r4, r0
 80097e0:	4623      	mov	r3, r4
 80097e2:	d807      	bhi.n	80097f4 <memmove+0x20>
 80097e4:	1e43      	subs	r3, r0, #1
 80097e6:	42a1      	cmp	r1, r4
 80097e8:	d008      	beq.n	80097fc <memmove+0x28>
 80097ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097f2:	e7f8      	b.n	80097e6 <memmove+0x12>
 80097f4:	4402      	add	r2, r0
 80097f6:	4601      	mov	r1, r0
 80097f8:	428a      	cmp	r2, r1
 80097fa:	d100      	bne.n	80097fe <memmove+0x2a>
 80097fc:	bd10      	pop	{r4, pc}
 80097fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009802:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009806:	e7f7      	b.n	80097f8 <memmove+0x24>

08009808 <_fstat_r>:
 8009808:	b538      	push	{r3, r4, r5, lr}
 800980a:	4d07      	ldr	r5, [pc, #28]	@ (8009828 <_fstat_r+0x20>)
 800980c:	2300      	movs	r3, #0
 800980e:	4604      	mov	r4, r0
 8009810:	4608      	mov	r0, r1
 8009812:	4611      	mov	r1, r2
 8009814:	602b      	str	r3, [r5, #0]
 8009816:	f7f7 fd22 	bl	800125e <_fstat>
 800981a:	1c43      	adds	r3, r0, #1
 800981c:	d102      	bne.n	8009824 <_fstat_r+0x1c>
 800981e:	682b      	ldr	r3, [r5, #0]
 8009820:	b103      	cbz	r3, 8009824 <_fstat_r+0x1c>
 8009822:	6023      	str	r3, [r4, #0]
 8009824:	bd38      	pop	{r3, r4, r5, pc}
 8009826:	bf00      	nop
 8009828:	20000a18 	.word	0x20000a18

0800982c <_isatty_r>:
 800982c:	b538      	push	{r3, r4, r5, lr}
 800982e:	4d06      	ldr	r5, [pc, #24]	@ (8009848 <_isatty_r+0x1c>)
 8009830:	2300      	movs	r3, #0
 8009832:	4604      	mov	r4, r0
 8009834:	4608      	mov	r0, r1
 8009836:	602b      	str	r3, [r5, #0]
 8009838:	f7f7 fd21 	bl	800127e <_isatty>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d102      	bne.n	8009846 <_isatty_r+0x1a>
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	b103      	cbz	r3, 8009846 <_isatty_r+0x1a>
 8009844:	6023      	str	r3, [r4, #0]
 8009846:	bd38      	pop	{r3, r4, r5, pc}
 8009848:	20000a18 	.word	0x20000a18

0800984c <memcpy>:
 800984c:	440a      	add	r2, r1
 800984e:	4291      	cmp	r1, r2
 8009850:	f100 33ff 	add.w	r3, r0, #4294967295
 8009854:	d100      	bne.n	8009858 <memcpy+0xc>
 8009856:	4770      	bx	lr
 8009858:	b510      	push	{r4, lr}
 800985a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800985e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009862:	4291      	cmp	r1, r2
 8009864:	d1f9      	bne.n	800985a <memcpy+0xe>
 8009866:	bd10      	pop	{r4, pc}

08009868 <_realloc_r>:
 8009868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800986c:	4607      	mov	r7, r0
 800986e:	4614      	mov	r4, r2
 8009870:	460d      	mov	r5, r1
 8009872:	b921      	cbnz	r1, 800987e <_realloc_r+0x16>
 8009874:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009878:	4611      	mov	r1, r2
 800987a:	f7fe bec1 	b.w	8008600 <_malloc_r>
 800987e:	b92a      	cbnz	r2, 800988c <_realloc_r+0x24>
 8009880:	f7ff fa2a 	bl	8008cd8 <_free_r>
 8009884:	4625      	mov	r5, r4
 8009886:	4628      	mov	r0, r5
 8009888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800988c:	f000 f81a 	bl	80098c4 <_malloc_usable_size_r>
 8009890:	4284      	cmp	r4, r0
 8009892:	4606      	mov	r6, r0
 8009894:	d802      	bhi.n	800989c <_realloc_r+0x34>
 8009896:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800989a:	d8f4      	bhi.n	8009886 <_realloc_r+0x1e>
 800989c:	4621      	mov	r1, r4
 800989e:	4638      	mov	r0, r7
 80098a0:	f7fe feae 	bl	8008600 <_malloc_r>
 80098a4:	4680      	mov	r8, r0
 80098a6:	b908      	cbnz	r0, 80098ac <_realloc_r+0x44>
 80098a8:	4645      	mov	r5, r8
 80098aa:	e7ec      	b.n	8009886 <_realloc_r+0x1e>
 80098ac:	42b4      	cmp	r4, r6
 80098ae:	4622      	mov	r2, r4
 80098b0:	4629      	mov	r1, r5
 80098b2:	bf28      	it	cs
 80098b4:	4632      	movcs	r2, r6
 80098b6:	f7ff ffc9 	bl	800984c <memcpy>
 80098ba:	4629      	mov	r1, r5
 80098bc:	4638      	mov	r0, r7
 80098be:	f7ff fa0b 	bl	8008cd8 <_free_r>
 80098c2:	e7f1      	b.n	80098a8 <_realloc_r+0x40>

080098c4 <_malloc_usable_size_r>:
 80098c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098c8:	1f18      	subs	r0, r3, #4
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	bfbc      	itt	lt
 80098ce:	580b      	ldrlt	r3, [r1, r0]
 80098d0:	18c0      	addlt	r0, r0, r3
 80098d2:	4770      	bx	lr

080098d4 <_init>:
 80098d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d6:	bf00      	nop
 80098d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098da:	bc08      	pop	{r3}
 80098dc:	469e      	mov	lr, r3
 80098de:	4770      	bx	lr

080098e0 <_fini>:
 80098e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098e2:	bf00      	nop
 80098e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098e6:	bc08      	pop	{r3}
 80098e8:	469e      	mov	lr, r3
 80098ea:	4770      	bx	lr
