Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May  9 00:52:09 2019
| Host         : BLACKHOLE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_soc_wrapper_timing_summary_routed.rpt -rpx zynq_soc_wrapper_timing_summary_routed.rpx
| Design       : zynq_soc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: pixclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/wrAddr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/wrAddr_reg[13]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.102        0.000                      0                41107        0.015        0.000                      0                41049        2.250        0.000                       0                 18929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 3.500}        7.000           142.857         
clk_fpga_1                              {0.000 5.000}        10.000          100.000         
clk_fpga_2                              {0.000 6.499}        12.999          76.929          
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0    {0.000 3.367}        6.735           148.485         
    io_hdmio_clk                        {3.367 6.735}        6.735           148.485         
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0    {0.000 20.816}       41.633          24.020          
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0    {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    0.102        0.000                      0                33607        0.015        0.000                      0                33607        2.250        0.000                       0                 15946  
clk_fpga_1                                                                                                                                                                                7.845        0.000                       0                     1  
clk_fpga_2                                    5.815        0.000                      0                 2150        0.043        0.000                      0                 2150        5.519        0.000                       0                   943  
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0          0.490        0.000                      0                 4327        0.048        0.000                      0                 4327        2.387        0.000                       0                  2033  
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     39.477        0.000                       0                     2  
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_2         24.573        0.000                      0                   58                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_fpga_0                          clk_fpga_0                                0.597        0.000                      0                  961        0.345        0.000                      0                  961  
**async_default**                   clk_out1_zynq_soc_CLK_GEN_148MHZ_0  clk_out1_zynq_soc_CLK_GEN_148MHZ_0        4.582        0.000                      0                    4        0.446        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid3Cord_reg[top][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.478ns (7.561%)  route 5.844ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.737 - 7.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.662     2.956    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/m_axis_mm2s_aclk
    SLICE_X34Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.478     3.434 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/Q
                         net (fo=682, routed)         5.844     9.278    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/E[0]
    SLICE_X78Y38         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid3Cord_reg[top][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.558     9.737    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/m_axis_mm2s_aclk
    SLICE_X78Y38         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid3Cord_reg[top][15]/C
                         clock pessimism              0.129     9.866    
                         clock uncertainty           -0.111     9.756    
    SLICE_X78Y38         FDRE (Setup_fdre_C_CE)      -0.376     9.380    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid3Cord_reg[top][15]
  -------------------------------------------------------------------
                         required time                          9.380    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid3Cord_reg[top][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.478ns (7.561%)  route 5.844ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.737 - 7.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.662     2.956    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/m_axis_mm2s_aclk
    SLICE_X34Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.478     3.434 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/Q
                         net (fo=682, routed)         5.844     9.278    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/E[0]
    SLICE_X78Y38         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid3Cord_reg[top][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.558     9.737    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/m_axis_mm2s_aclk
    SLICE_X78Y38         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid3Cord_reg[top][31]/C
                         clock pessimism              0.129     9.866    
                         clock uncertainty           -0.111     9.756    
    SLICE_X78Y38         FDRE (Setup_fdre_C_CE)      -0.376     9.380    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid3Cord_reg[top][31]
  -------------------------------------------------------------------
                         required time                          9.380    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.478ns (7.915%)  route 5.561ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 9.738 - 7.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.662     2.956    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/m_axis_mm2s_aclk
    SLICE_X34Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.478     3.434 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/Q
                         net (fo=682, routed)         5.561     8.995    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/E[0]
    SLICE_X76Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.559     9.738    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/m_axis_mm2s_aclk
    SLICE_X76Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][1]/C
                         clock pessimism              0.129     9.867    
                         clock uncertainty           -0.111     9.757    
    SLICE_X76Y40         FDRE (Setup_fdre_C_R)       -0.600     9.157    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][1]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.478ns (7.915%)  route 5.561ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 9.738 - 7.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.662     2.956    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/m_axis_mm2s_aclk
    SLICE_X34Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.478     3.434 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/Q
                         net (fo=682, routed)         5.561     8.995    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/E[0]
    SLICE_X76Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.559     9.738    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/m_axis_mm2s_aclk
    SLICE_X76Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][2]/C
                         clock pessimism              0.129     9.867    
                         clock uncertainty           -0.111     9.757    
    SLICE_X76Y40         FDRE (Setup_fdre_C_R)       -0.600     9.157    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][2]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.478ns (7.915%)  route 5.561ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 9.738 - 7.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.662     2.956    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/m_axis_mm2s_aclk
    SLICE_X34Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.478     3.434 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/Q
                         net (fo=682, routed)         5.561     8.995    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/E[0]
    SLICE_X76Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.559     9.738    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/m_axis_mm2s_aclk
    SLICE_X76Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][3]/C
                         clock pessimism              0.129     9.867    
                         clock uncertainty           -0.111     9.757    
    SLICE_X76Y40         FDRE (Setup_fdre_C_R)       -0.600     9.157    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][3]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.478ns (7.915%)  route 5.561ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 9.738 - 7.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.662     2.956    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/m_axis_mm2s_aclk
    SLICE_X34Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.478     3.434 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/Q
                         net (fo=682, routed)         5.561     8.995    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/E[0]
    SLICE_X76Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.559     9.738    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/m_axis_mm2s_aclk
    SLICE_X76Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][4]/C
                         clock pessimism              0.129     9.867    
                         clock uncertainty           -0.111     9.757    
    SLICE_X76Y40         FDRE (Setup_fdre_C_R)       -0.600     9.157    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/newCord_reg[bot][4]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg5][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.706ns (27.130%)  route 4.582ns (72.870%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 9.715 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.466     5.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.955 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=7, routed)           0.456     6.412    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_wvalid
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs[cfigReg5][31]_i_2/O
                         net (fo=46, routed)          1.711     8.246    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs[cfigReg5][31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.370 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs[cfigReg5][7]_i_1/O
                         net (fo=8, routed)           0.949     9.319    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs[cfigReg5][7]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.536     9.715    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X55Y54         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg5][2]/C
                         clock pessimism              0.129     9.844    
                         clock uncertainty           -0.111     9.733    
    SLICE_X55Y54         FDRE (Setup_fdre_C_CE)      -0.205     9.528    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg5][2]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg5][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.706ns (27.130%)  route 4.582ns (72.870%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 9.715 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.466     5.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.955 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=7, routed)           0.456     6.412    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_wvalid
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs[cfigReg5][31]_i_2/O
                         net (fo=46, routed)          1.711     8.246    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs[cfigReg5][31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.370 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs[cfigReg5][7]_i_1/O
                         net (fo=8, routed)           0.949     9.319    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs[cfigReg5][7]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.536     9.715    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X55Y54         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg5][3]/C
                         clock pessimism              0.129     9.844    
                         clock uncertainty           -0.111     9.733    
    SLICE_X55Y54         FDRE (Setup_fdre_C_CE)      -0.205     9.528    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg5][3]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg16][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 1.450ns (22.895%)  route 4.883ns (77.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 9.639 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=48, routed)          4.883     9.364    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_wdata[22]
    SLICE_X53Y84         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg16][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.460     9.639    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X53Y84         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg16][22]/C
                         clock pessimism              0.129     9.768    
                         clock uncertainty           -0.111     9.657    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)       -0.067     9.590    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg16][22]
  -------------------------------------------------------------------
                         required time                          9.590    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid2Cord_reg[bot][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.478ns (7.723%)  route 5.712ns (92.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.737 - 7.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.662     2.956    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/m_axis_mm2s_aclk
    SLICE_X34Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.478     3.434 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/RawToRgbInst/oRgbSet_reg[pEof]__0/Q
                         net (fo=682, routed)         5.712     9.146    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/E[0]
    SLICE_X74Y41         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid2Cord_reg[bot][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.558     9.737    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/m_axis_mm2s_aclk
    SLICE_X74Y41         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid2Cord_reg[bot][11]/C
                         clock pessimism              0.129     9.866    
                         clock uncertainty           -0.111     9.756    
    SLICE_X74Y41         FDRE (Setup_fdre_C_CE)      -0.376     9.380    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/pixelCordInt/grid2Cord_reg[bot][11]
  -------------------------------------------------------------------
                         required time                          9.380    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  0.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg4][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.549%)  route 0.216ns (60.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.540     0.876    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X51Y73         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg4][3]/Q
                         net (fo=1, routed)           0.216     1.232    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg4]__0[3]
    SLICE_X48Y72         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.811     1.177    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X48Y72         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg4][3]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.075     1.217    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg4][3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg34][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg34][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.457%)  route 0.199ns (58.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.551     0.887    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X53Y91         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg34][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg34][19]/Q
                         net (fo=1, routed)           0.199     1.227    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg34]__0[19]
    SLICE_X48Y90         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg34][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.823     1.189    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X48Y90         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg34][19]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.047     1.201    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg34][19]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.250ns (57.711%)  route 0.183ns (42.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.559     0.895    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X33Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[15]/Q
                         net (fo=3, routed)           0.183     1.219    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/p_1_in_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.328 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.328    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[15]
    SLICE_X32Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.831     1.197    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X32Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.134     1.301    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.214%)  route 0.219ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.557     0.893    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X51Y40         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[7]/Q
                         net (fo=2, routed)           0.219     1.252    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/reg_module_vsize_reg[12][7]
    SLICE_X49Y39         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.827     1.193    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X49Y39         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.066     1.224    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.829%)  route 0.158ns (55.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.542     0.878    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X49Y75         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.128     1.006 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg6][6]/Q
                         net (fo=1, routed)           0.158     1.163    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg6]__0[6]
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.804     1.170    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg6][6]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.000     1.135    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg6][6]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/vTapRGB0x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap0x][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.766%)  route 0.232ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.584     0.920    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/m_axis_mm2s_aclk
    SLICE_X87Y51         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/vTapRGB0x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/vTapRGB0x_reg[8]/Q
                         net (fo=1, routed)           0.232     1.293    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst/vTap0x[0]
    SLICE_X81Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap0x][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.858     1.224    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst/m_axis_mm2s_aclk
    SLICE_X81Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap0x][0]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X81Y49         FDRE (Hold_fdre_C_D)         0.070     1.264    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst/tpd1_reg[vTap0x][0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.055%)  route 0.220ns (60.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.543     0.879    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X49Y73         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg0][4]/Q
                         net (fo=1, routed)           0.220     1.240    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg0]__0[4]
    SLICE_X53Y74         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.804     1.170    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X53Y74         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg0][4]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.072     1.207    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg0][4]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.589     0.924    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y31          FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][8]/Q
                         net (fo=1, routed)           0.106     1.172    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lsig_combined_data[4]
    RAMB36_X0Y6          RAMB36E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.898     1.264    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X0Y6          RAMB36E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.981    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.136    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg7][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.345%)  route 0.227ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.549     0.885    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X47Y81         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg7][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg7][11]/Q
                         net (fo=1, routed)           0.227     1.252    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg7]__0[11]
    SLICE_X51Y83         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.813     1.179    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X51Y83         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg7][11]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.071     1.215    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg7][11]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.124%)  route 0.183ns (58.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.543     0.879    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X47Y75         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg2][7]/Q
                         net (fo=1, routed)           0.183     1.190    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg2]__0[7]
    SLICE_X51Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.805     1.171    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X51Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg2][7]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.016     1.152    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg2][7]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y10  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y10  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y17  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y16  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y18  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y17  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y16  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y19  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y20  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y21  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X2Y36   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X2Y36   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X2Y36   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X2Y36   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X2Y36   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X2Y36   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X2Y36   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X2Y36   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y47   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y47   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y46   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y46   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y46   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y46   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y46   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y46   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y46   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y46   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 1.682ns (24.207%)  route 5.266ns (75.793%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 15.888 - 12.999 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.841     3.135    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X49Y108        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.987     4.578    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.124     4.702 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.592     6.294    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X61Y114        LUT4 (Prop_lut4_I2_O)        0.124     6.418 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           1.161     7.578    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X62Y112        LUT5 (Prop_lut5_I0_O)        0.124     7.702 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.826     8.528    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X62Y112        LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.701     9.353    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X63Y112        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.083 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.083    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X63Y112        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.710    15.888    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X63Y112        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.147    16.035    
                         clock uncertainty           -0.198    15.837    
    SLICE_X63Y112        FDRE (Setup_fdre_C_D)        0.062    15.899    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.899    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.488ns (22.078%)  route 5.252ns (77.922%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 15.882 - 12.999 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.896     3.190    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.419     3.609 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=10, routed)          2.634     6.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.299     6.542 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.542    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[9][2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.940 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           1.404     8.344    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X60Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.468 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9/O
                         net (fo=1, routed)           0.162     8.630    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.754 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=11, routed)          0.435     9.189    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_rst
    SLICE_X58Y116        LUT2 (Prop_lut2_I1_O)        0.124     9.313 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.617     9.930    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.704    15.882    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/C
                         clock pessimism              0.307    16.189    
                         clock uncertainty           -0.198    15.991    
    SLICE_X56Y116        FDRE (Setup_fdre_C_CE)      -0.205    15.786    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.488ns (22.078%)  route 5.252ns (77.922%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 15.882 - 12.999 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.896     3.190    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.419     3.609 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=10, routed)          2.634     6.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.299     6.542 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.542    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[9][2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.940 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           1.404     8.344    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X60Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.468 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9/O
                         net (fo=1, routed)           0.162     8.630    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.754 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=11, routed)          0.435     9.189    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_rst
    SLICE_X58Y116        LUT2 (Prop_lut2_I1_O)        0.124     9.313 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.617     9.930    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.704    15.882    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/C
                         clock pessimism              0.307    16.189    
                         clock uncertainty           -0.198    15.991    
    SLICE_X56Y116        FDRE (Setup_fdre_C_CE)      -0.205    15.786    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.488ns (22.078%)  route 5.252ns (77.922%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 15.882 - 12.999 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.896     3.190    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.419     3.609 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=10, routed)          2.634     6.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.299     6.542 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.542    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[9][2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.940 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           1.404     8.344    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X60Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.468 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9/O
                         net (fo=1, routed)           0.162     8.630    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.754 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=11, routed)          0.435     9.189    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_rst
    SLICE_X58Y116        LUT2 (Prop_lut2_I1_O)        0.124     9.313 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.617     9.930    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.704    15.882    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                         clock pessimism              0.307    16.189    
                         clock uncertainty           -0.198    15.991    
    SLICE_X56Y116        FDRE (Setup_fdre_C_CE)      -0.205    15.786    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.488ns (22.078%)  route 5.252ns (77.922%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 15.882 - 12.999 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.896     3.190    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.419     3.609 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=10, routed)          2.634     6.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.299     6.542 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.542    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[9][2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.940 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           1.404     8.344    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X60Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.468 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9/O
                         net (fo=1, routed)           0.162     8.630    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.754 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=11, routed)          0.435     9.189    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_rst
    SLICE_X58Y116        LUT2 (Prop_lut2_I1_O)        0.124     9.313 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.617     9.930    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.704    15.882    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
                         clock pessimism              0.307    16.189    
                         clock uncertainty           -0.198    15.991    
    SLICE_X56Y116        FDRE (Setup_fdre_C_CE)      -0.205    15.786    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.488ns (22.078%)  route 5.252ns (77.922%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 15.882 - 12.999 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.896     3.190    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.419     3.609 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=10, routed)          2.634     6.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.299     6.542 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.542    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[9][2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.940 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           1.404     8.344    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X60Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.468 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9/O
                         net (fo=1, routed)           0.162     8.630    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.754 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=11, routed)          0.435     9.189    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_rst
    SLICE_X58Y116        LUT2 (Prop_lut2_I1_O)        0.124     9.313 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.617     9.930    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.704    15.882    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/C
                         clock pessimism              0.307    16.189    
                         clock uncertainty           -0.198    15.991    
    SLICE_X56Y116        FDRE (Setup_fdre_C_CE)      -0.205    15.786    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.623ns (23.558%)  route 5.266ns (76.442%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 15.888 - 12.999 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.841     3.135    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X49Y108        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.987     4.578    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X50Y111        LUT2 (Prop_lut2_I1_O)        0.124     4.702 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.592     6.294    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X61Y114        LUT4 (Prop_lut4_I2_O)        0.124     6.418 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           1.161     7.578    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X62Y112        LUT5 (Prop_lut5_I0_O)        0.124     7.702 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.826     8.528    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X62Y112        LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.701     9.353    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X63Y112        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.024 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.024    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_1
    SLICE_X63Y112        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.710    15.888    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X63Y112        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.147    16.035    
                         clock uncertainty           -0.198    15.837    
    SLICE_X63Y112        FDRE (Setup_fdre_C_D)        0.062    15.899    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.899    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.488ns (21.613%)  route 5.397ns (78.387%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 15.881 - 12.999 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.896     3.190    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.419     3.609 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=10, routed)          2.634     6.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.299     6.542 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.542    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[9][2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.940 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           1.404     8.344    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X60Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.468 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9/O
                         net (fo=1, routed)           0.162     8.630    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.754 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=11, routed)          1.197     9.951    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_rst
    SLICE_X57Y117        LUT3 (Prop_lut3_I2_O)        0.124    10.075 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[8]_i_1/O
                         net (fo=1, routed)           0.000    10.075    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/p_0_in__0[1]
    SLICE_X57Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.703    15.881    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X57Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/C
                         clock pessimism              0.283    16.164    
                         clock uncertainty           -0.198    15.966    
    SLICE_X57Y117        FDRE (Setup_fdre_C_D)        0.031    15.997    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]
  -------------------------------------------------------------------
                         required time                         15.997    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 1.518ns (21.953%)  route 5.397ns (78.047%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 15.881 - 12.999 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.896     3.190    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.419     3.609 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=10, routed)          2.634     6.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.299     6.542 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.542    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[9][2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.940 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           1.404     8.344    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X60Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.468 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9/O
                         net (fo=1, routed)           0.162     8.630    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.754 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=11, routed)          1.197     9.951    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_rst
    SLICE_X57Y117        LUT2 (Prop_lut2_I0_O)        0.154    10.105 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[9]_i_1/O
                         net (fo=1, routed)           0.000    10.105    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/p_0_in__0[0]
    SLICE_X57Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.703    15.881    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X57Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[9]/C
                         clock pessimism              0.283    16.164    
                         clock uncertainty           -0.198    15.966    
    SLICE_X57Y117        FDRE (Setup_fdre_C_D)        0.075    16.041    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[9]
  -------------------------------------------------------------------
                         required time                         16.041    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.488ns (21.599%)  route 5.401ns (78.401%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 15.878 - 12.999 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.896     3.190    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X56Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.419     3.609 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/Q
                         net (fo=10, routed)          2.634     6.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I2_O)        0.299     6.542 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.542    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[9][2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.940 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           1.307     8.247    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en13_out
    SLICE_X60Y118        LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[1]_i_5/O
                         net (fo=2, routed)           0.659     9.030    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[1]_i_5_n_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I5_O)        0.124     9.154 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[1]_i_2/O
                         net (fo=1, routed)           0.801     9.955    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[1]_i_2_n_0
    SLICE_X58Y119        LUT4 (Prop_lut4_I0_O)        0.124    10.079 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.079    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[1]_i_1_n_0
    SLICE_X58Y119        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.700    15.878    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X58Y119        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[1]/C
                         clock pessimism              0.283    16.161    
                         clock uncertainty           -0.198    15.963    
    SLICE_X58Y119        FDRE (Setup_fdre_C_D)        0.077    16.040    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.040    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.607%)  route 0.117ns (45.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.654     0.990    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X57Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.117     1.248    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X54Y116        SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.924     1.290    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X54Y116        SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.268     1.022    
    SLICE_X54Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.205    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.631     0.967    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.168     1.276    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X34Y118        SRL16E                                       r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.902     1.268    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X34Y118        SRL16E                                       r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.268     1.000    
    SLICE_X34Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.183    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.656     0.992    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_clk
    SLICE_X31Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.054     1.187    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[2]
    SLICE_X30Y110        LUT5 (Prop_lut5_I0_O)        0.045     1.232 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.232    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1_n_0
    SLICE_X30Y110        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.928     1.294    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y110        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism             -0.289     1.005    
    SLICE_X30Y110        FDRE (Hold_fdre_C_D)         0.121     1.126    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.606%)  route 0.117ns (45.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.654     0.990    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X57Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/Q
                         net (fo=1, routed)           0.117     1.248    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][3]
    SLICE_X54Y116        SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.924     1.290    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X54Y116        SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism             -0.268     1.022    
    SLICE_X54Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.139    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.654     0.990    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X57Y116        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.119     1.250    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][1]
    SLICE_X54Y116        SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.924     1.290    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X54Y116        SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism             -0.268     1.022    
    SLICE_X54Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.131    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.660     0.996    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X67Y109        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.193    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X67Y109        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.933     1.299    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X67Y109        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     0.996    
    SLICE_X67Y109        FDRE (Hold_fdre_C_D)         0.075     1.071    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.638     0.974    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X33Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.171    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X33Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.909     1.275    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X33Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.301     0.974    
    SLICE_X33Y110        FDRE (Hold_fdre_C_D)         0.075     1.049    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.638     0.974    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X45Y103        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.171    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X45Y103        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.910     1.276    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X45Y103        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.302     0.974    
    SLICE_X45Y103        FDRE (Hold_fdre_C_D)         0.075     1.049    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.634     0.970    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X51Y106        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.167    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X51Y106        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.906     1.272    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X51Y106        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.302     0.970    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.075     1.045    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.659     0.995    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X57Y105        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.192    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X57Y105        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.933     1.299    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X57Y105        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.304     0.995    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.075     1.070    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X45Y115   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X45Y115   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X44Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X44Y117   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y114   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X45Y115   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X44Y114   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X45Y114   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X44Y114   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y111   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X62Y113   zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X62Y113   zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y118   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
  To Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.818ns (13.183%)  route 5.387ns (86.817%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 8.346 - 6.735 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.719     1.722    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          5.387     7.565    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X95Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.689 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0_n_0
    SLICE_X95Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     7.927 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.927    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_26
    SLICE_X95Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.609     8.346    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X95Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]/C
                         clock pessimism              0.114     8.461    
                         clock uncertainty           -0.107     8.353    
    SLICE_X95Y90         FDRE (Setup_fdre_C_D)        0.064     8.417    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.792ns (12.851%)  route 5.371ns (87.149%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 8.346 - 6.735 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.719     1.722    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          5.371     7.549    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X95Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0/O
                         net (fo=1, routed)           0.000     7.673    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0_n_0
    SLICE_X95Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.885 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.885    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_27
    SLICE_X95Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.609     8.346    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X95Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/C
                         clock pessimism              0.114     8.461    
                         clock uncertainty           -0.107     8.353    
    SLICE_X95Y90         FDRE (Setup_fdre_C_D)        0.064     8.417    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 0.825ns (13.635%)  route 5.225ns (86.365%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 8.346 - 6.735 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.719     1.722    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          5.225     7.403    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X97Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3/O
                         net (fo=1, routed)           0.000     7.527    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3_n_0
    SLICE_X97Y90         MUXF7 (Prop_muxf7_I1_O)      0.245     7.772 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_i_1/O
                         net (fo=1, routed)           0.000     7.772    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_59
    SLICE_X97Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.609     8.346    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X97Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/C
                         clock pessimism              0.114     8.461    
                         clock uncertainty           -0.107     8.353    
    SLICE_X97Y90         FDRE (Setup_fdre_C_D)        0.064     8.417    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.797ns (13.234%)  route 5.225ns (86.766%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 8.346 - 6.735 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.719     1.722    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          5.225     7.403    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X97Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3/O
                         net (fo=1, routed)           0.000     7.527    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3_n_0
    SLICE_X97Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     7.744 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_i_1/O
                         net (fo=1, routed)           0.000     7.744    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_61
    SLICE_X97Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.609     8.346    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X97Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/C
                         clock pessimism              0.114     8.461    
                         clock uncertainty           -0.107     8.353    
    SLICE_X97Y90         FDRE (Setup_fdre_C_D)        0.064     8.417    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.797ns (13.563%)  route 5.079ns (86.437%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 8.345 - 6.735 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.719     1.722    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          5.079     7.257    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X97Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.381 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0/O
                         net (fo=1, routed)           0.000     7.381    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0_n_0
    SLICE_X97Y88         MUXF7 (Prop_muxf7_I1_O)      0.217     7.598 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.598    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_28
    SLICE_X97Y88         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.608     8.345    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X97Y88         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/C
                         clock pessimism              0.114     8.460    
                         clock uncertainty           -0.107     8.352    
    SLICE_X97Y88         FDRE (Setup_fdre_C_D)        0.064     8.416    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.704ns (13.497%)  route 4.512ns (86.503%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 8.340 - 6.735 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.729     1.732    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y48         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.456     2.188 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.611     4.799    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124     4.923 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.899     5.822    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X20Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=1, routed)           1.002     6.948    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_regout_en
    RAMB36_X0Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.603     8.340    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.014     8.354    
                         clock uncertainty           -0.107     8.247    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.887    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.580ns (11.337%)  route 4.536ns (88.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 8.339 - 6.735 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.712     1.715    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X63Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          1.075     3.246    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X60Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.370 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.462     6.831    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X90Y84         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.602     8.339    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X90Y84         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]/C
                         clock pessimism              0.114     8.454    
                         clock uncertainty           -0.107     8.346    
    SLICE_X90Y84         FDSE (Setup_fdse_C_S)       -0.524     7.822    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.580ns (11.337%)  route 4.536ns (88.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 8.339 - 6.735 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.712     1.715    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X63Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          1.075     3.246    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X60Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.370 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.462     6.831    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X90Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.602     8.339    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X90Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3]/C
                         clock pessimism              0.114     8.454    
                         clock uncertainty           -0.107     8.346    
    SLICE_X90Y84         FDRE (Setup_fdre_C_R)       -0.524     7.822    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.580ns (11.337%)  route 4.536ns (88.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 8.339 - 6.735 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.712     1.715    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X63Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          1.075     3.246    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X60Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.370 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.462     6.831    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X90Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.602     8.339    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X90Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4]/C
                         clock pessimism              0.114     8.454    
                         clock uncertainty           -0.107     8.346    
    SLICE_X90Y84         FDRE (Setup_fdre_C_R)       -0.524     7.822    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.580ns (11.337%)  route 4.536ns (88.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 8.339 - 6.735 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.712     1.715    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X63Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          1.075     3.246    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X60Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.370 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.462     6.831    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X90Y84         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.602     8.339    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X90Y84         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]/C
                         clock pessimism              0.114     8.454    
                         clock uncertainty           -0.107     8.346    
    SLICE_X90Y84         FDSE (Setup_fdse_C_S)       -0.524     7.822    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  0.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.321ns (60.145%)  route 0.213ns (39.855%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.611     0.613    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X98Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.148     0.761 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9]/Q
                         net (fo=1, routed)           0.213     0.973    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[284]
    SLICE_X98Y100        LUT6 (Prop_lut6_I5_O)        0.098     1.071 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0/O
                         net (fo=1, routed)           0.000     1.071    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0_n_0
    SLICE_X98Y100        MUXF7 (Prop_muxf7_I1_O)      0.075     1.146 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.146    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_22
    SLICE_X98Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.967     0.969    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X98Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.098    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.248ns (45.905%)  route 0.292ns (54.095%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.582     0.584    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X67Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]/Q
                         net (fo=2, routed)           0.292     1.017    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[15]
    SLICE_X66Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.062 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.062    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0_n_0
    SLICE_X66Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     1.124 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_i_1/O
                         net (fo=1, routed)           0.000     1.124    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_43
    SLICE_X66Y102        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.937     0.939    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X66Y102        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.134     1.068    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.259ns (47.383%)  route 0.288ns (52.617%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.585     0.587    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X81Y96         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/Q
                         net (fo=1, routed)           0.288     1.015    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14[20]
    SLICE_X66Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.060 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2/O
                         net (fo=1, routed)           0.000     1.060    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]
    SLICE_X66Y101        MUXF7 (Prop_muxf7_I0_O)      0.073     1.133 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.133    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_557
    SLICE_X66Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.937     0.939    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X66Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.134     1.068    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.721%)  route 0.174ns (55.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.668     0.670    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X85Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/Q
                         net (fo=1, routed)           0.174     0.985    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][16]
    SLICE_X86Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.856     0.858    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X86Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/C
                         clock pessimism             -0.005     0.853    
    SLICE_X86Y98         FDRE (Hold_fdre_C_D)         0.064     0.917    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.164%)  route 0.157ns (45.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.662     0.664    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X57Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_2/Q
                         net (fo=1, routed)           0.157     0.963    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.008 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_gate/O
                         net (fo=1, routed)           0.000     1.008    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0
    SLICE_X56Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.850     0.852    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/C
                         clock pessimism             -0.005     0.847    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.091     0.938    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.668     0.670    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22]/Q
                         net (fo=2, routed)           0.188     0.999    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/core_regs[22]
    SLICE_X83Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.855     0.857    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]/C
                         clock pessimism             -0.005     0.852    
    SLICE_X83Y98         FDRE (Hold_fdre_C_D)         0.075     0.927    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.350%)  route 0.323ns (71.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.579     0.581    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y94         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.128     0.709 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][18]/Q
                         net (fo=31, routed)          0.323     1.032    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/ipif_data_out[18]
    SLICE_X65Y104        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.936     0.938    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X65Y104        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.013     0.946    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.291ns (51.910%)  route 0.270ns (48.090%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586     0.588    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X84Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.128     0.716 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24]/Q
                         net (fo=1, routed)           0.270     0.985    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6[24]
    SLICE_X84Y100        LUT5 (Prop_lut5_I0_O)        0.098     1.083 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3/O
                         net (fo=1, routed)           0.000     1.083    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3_n_0
    SLICE_X84Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.148 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1/O
                         net (fo=1, routed)           0.000     1.148    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1_n_0
    SLICE_X84Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.941     0.943    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X84Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.105     1.043    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.607     0.609    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X91Y92         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y92         FDRE (Prop_fdre_C_Q)         0.141     0.750 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][11]/Q
                         net (fo=1, routed)           0.054     0.804    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][11]
    SLICE_X90Y92         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.877     0.879    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y92         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[11]/C
                         clock pessimism             -0.257     0.622    
    SLICE_X90Y92         FDRE (Hold_fdre_C_D)         0.076     0.698    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.248ns (44.050%)  route 0.315ns (55.950%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.582     0.584    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X67Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/Q
                         net (fo=2, routed)           0.315     1.040    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[12]
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.085 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0/O
                         net (fo=1, routed)           0.000     1.085    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0_n_0
    SLICE_X64Y101        MUXF7 (Prop_muxf7_I0_O)      0.062     1.147 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_i_1/O
                         net (fo=1, routed)           0.000     1.147    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_46
    SLICE_X64Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.937     0.939    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X64Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.105     1.039    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.735       4.159      RAMB36_X0Y4      zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y0    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y19     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y17     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y4      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y9      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y8      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y11     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X82Y85     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X82Y85     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y94     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y94     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y98     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X82Y85     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X82Y85     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y94     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y94     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X62Y93     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y98     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X82Y85     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X82Y85     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X82Y85     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X82Y85     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y94     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y94     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y94     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y94     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X62Y93     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 20.816 }
Period(ns):         41.633
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.633      39.477     BUFGCTRL_X0Y1    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.633      40.384     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.633      171.727    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y3    zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       24.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.573ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.203ns  (logic 0.419ns (34.842%)  route 0.784ns (65.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.784     1.203    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[4]
    SLICE_X31Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X31Y110        FDRE (Setup_fdre_C_D)       -0.222    25.776    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         25.776    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                 24.573    

Slack (MET) :             24.609ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.683%)  route 0.755ns (64.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.755     1.174    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[8]
    SLICE_X52Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X52Y110        FDRE (Setup_fdre_C_D)       -0.215    25.783    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         25.783    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 24.609    

Slack (MET) :             24.614ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.291ns  (logic 0.518ns (40.134%)  route 0.773ns (59.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.773     1.291    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[2]
    SLICE_X52Y109        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X52Y109        FDRE (Setup_fdre_C_D)       -0.093    25.905    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         25.905    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                 24.614    

Slack (MET) :             24.629ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.274ns  (logic 0.518ns (40.653%)  route 0.756ns (59.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.756     1.274    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[0]
    SLICE_X29Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)       -0.095    25.903    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         25.903    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                 24.629    

Slack (MET) :             24.638ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (35.979%)  route 0.811ns (64.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.811     1.267    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[2]
    SLICE_X31Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X31Y110        FDRE (Setup_fdre_C_D)       -0.093    25.905    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         25.905    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                 24.638    

Slack (MET) :             24.652ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.944%)  route 0.610ns (56.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.610     1.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[8]
    SLICE_X29Y109        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y109        FDRE (Setup_fdre_C_D)       -0.258    25.740    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         25.740    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 24.652    

Slack (MET) :             24.676ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.118%)  route 0.773ns (62.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.773     1.229    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[3]
    SLICE_X52Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X52Y110        FDRE (Setup_fdre_C_D)       -0.093    25.905    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         25.905    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 24.676    

Slack (MET) :             24.681ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.652%)  route 0.665ns (61.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.665     1.084    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[3]
    SLICE_X41Y111        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X41Y111        FDRE (Setup_fdre_C_D)       -0.233    25.765    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 24.681    

Slack (MET) :             24.681ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.323%)  route 0.766ns (62.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.766     1.222    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[0]
    SLICE_X31Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X31Y110        FDRE (Setup_fdre_C_D)       -0.095    25.903    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         25.903    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 24.681    

Slack (MET) :             24.694ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.261ns  (logic 0.456ns (36.159%)  route 0.805ns (63.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.805     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[7]
    SLICE_X52Y109        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X52Y109        FDRE (Setup_fdre_C_D)       -0.043    25.955    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         25.955    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                 24.694    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.715ns (12.275%)  route 5.110ns (87.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.080     8.757    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aresetn
    SLICE_X13Y14         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.575     9.754    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aclk
    SLICE_X13Y14         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[5]/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X13Y14         FDCE (Recov_fdce_C_CLR)     -0.405     9.354    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[5]
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.715ns (12.275%)  route 5.110ns (87.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.080     8.757    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aresetn
    SLICE_X13Y14         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.575     9.754    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aclk
    SLICE_X13Y14         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[6]/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X13Y14         FDCE (Recov_fdce_C_CLR)     -0.405     9.354    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[6]
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.715ns (12.275%)  route 5.110ns (87.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.080     8.757    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aresetn
    SLICE_X13Y14         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.575     9.754    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aclk
    SLICE_X13Y14         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[7]/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X13Y14         FDCE (Recov_fdce_C_CLR)     -0.405     9.354    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/y_3_reg[7]
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/y_2_reg[8]_i_10/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.715ns (12.275%)  route 5.110ns (87.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.080     8.757    zynq_soc_i/PS_VIDEO/D5M/VFP/CameraRawToRgbInst/RawToRgbInst/p_0_in
    SLICE_X13Y14         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/y_2_reg[8]_i_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.575     9.754    zynq_soc_i/PS_VIDEO/D5M/VFP/m_axis_mm2s_aclk
    SLICE_X13Y14         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/y_2_reg[8]_i_10/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X13Y14         FDCE (Recov_fdce_C_CLR)     -0.405     9.354    zynq_soc_i/PS_VIDEO/D5M/VFP/y_2_reg[8]_i_10
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/y_2_reg[8]_i_9/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.715ns (12.275%)  route 5.110ns (87.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.080     8.757    zynq_soc_i/PS_VIDEO/D5M/VFP/CameraRawToRgbInst/RawToRgbInst/p_0_in
    SLICE_X13Y14         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/y_2_reg[8]_i_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.575     9.754    zynq_soc_i/PS_VIDEO/D5M/VFP/m_axis_mm2s_aclk
    SLICE_X13Y14         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/y_2_reg[8]_i_9/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X13Y14         FDCE (Recov_fdce_C_CLR)     -0.405     9.354    zynq_soc_i/PS_VIDEO/D5M/VFP/y_2_reg[8]_i_9
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.715ns (12.329%)  route 5.084ns (87.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 9.749 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.054     8.731    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aresetn
    SLICE_X11Y20         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.570     9.749    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aclk
    SLICE_X11Y20         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[5]/C
                         clock pessimism              0.115     9.864    
                         clock uncertainty           -0.111     9.754    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405     9.349    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[5]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.715ns (12.329%)  route 5.084ns (87.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 9.749 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.054     8.731    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aresetn
    SLICE_X11Y20         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.570     9.749    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aclk
    SLICE_X11Y20         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[6]/C
                         clock pessimism              0.115     9.864    
                         clock uncertainty           -0.111     9.754    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405     9.349    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[6]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.715ns (12.329%)  route 5.084ns (87.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 9.749 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.054     8.731    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aresetn
    SLICE_X11Y20         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.570     9.749    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/m_axis_mm2s_aclk
    SLICE_X11Y20         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[7]/C
                         clock pessimism              0.115     9.864    
                         clock uncertainty           -0.111     9.754    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405     9.349    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/ycbcrInst/cr_3_reg[7]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/Data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.715ns (12.215%)  route 5.138ns (87.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.758 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.108     8.785    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X22Y2          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/Data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.579     9.758    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/m_axis_mm2s_aclk
    SLICE_X22Y2          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/Data_reg[4]/C
                         clock pessimism              0.115     9.873    
                         clock uncertainty           -0.111     9.763    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.319     9.444    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/Data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/Data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.715ns (12.215%)  route 5.138ns (87.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.758 - 7.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.638     2.932    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.030     4.381    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/m_axis_mm2s_aresetn
    SLICE_X52Y77         LUT1 (Prop_lut1_I0_O)        0.296     4.677 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/colorCorrection1Inst/FSM_onehot_fifoControlState[5]_i_1/O
                         net (fo=2059, routed)        4.108     8.785    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X22Y2          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/Data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       1.579     9.758    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/m_axis_mm2s_aclk
    SLICE_X22Y2          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/Data_reg[5]/C
                         clock pessimism              0.115     9.873    
                         clock uncertainty           -0.111     9.763    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.319     9.444    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst/Data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  0.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.023%)  route 0.109ns (45.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.109     1.197    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y44          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.284     0.977    
    SLICE_X2Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     0.853    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.692%)  route 0.115ns (41.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.164     1.125 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.240    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y46          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y46          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X3Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.885    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.692%)  route 0.115ns (41.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.164     1.125 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.240    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y46          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y46          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X3Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.885    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.692%)  route 0.115ns (41.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.164     1.125 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.115     1.240    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y46          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y46          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X3Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.885    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.415%)  route 0.184ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.102 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.184     1.285    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y45          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y45          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.415%)  route 0.184ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.102 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.184     1.285    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y45          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y45          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.415%)  route 0.184ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.102 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.184     1.285    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y45          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y45          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.415%)  route 0.184ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.102 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.184     1.285    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y45          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y45          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.415%)  route 0.184ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.102 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.184     1.285    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y45          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y45          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.415%)  route 0.184ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.102 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.184     1.285    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y45          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15947, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y45          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        4.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.773ns (46.664%)  route 0.884ns (53.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.307 - 6.735 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.748     1.751    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X16Y14         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.478     2.229 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.165     2.394    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X16Y14         LUT2 (Prop_lut2_I1_O)        0.295     2.689 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.718     3.408    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X18Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.569     8.307    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.151     8.458    
                         clock uncertainty           -0.107     8.350    
    SLICE_X18Y17         FDPE (Recov_fdpe_C_PRE)     -0.361     7.989    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.773ns (46.664%)  route 0.884ns (53.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.307 - 6.735 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.748     1.751    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X16Y14         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.478     2.229 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.165     2.394    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X16Y14         LUT2 (Prop_lut2_I1_O)        0.295     2.689 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.718     3.408    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X18Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.569     8.307    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.151     8.458    
                         clock uncertainty           -0.107     8.350    
    SLICE_X18Y17         FDPE (Recov_fdpe_C_PRE)     -0.361     7.989    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.773ns (46.664%)  route 0.884ns (53.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.307 - 6.735 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.748     1.751    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X16Y14         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.478     2.229 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.165     2.394    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X16Y14         LUT2 (Prop_lut2_I1_O)        0.295     2.689 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.718     3.408    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X18Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.569     8.307    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.151     8.458    
                         clock uncertainty           -0.107     8.350    
    SLICE_X18Y17         FDPE (Recov_fdpe_C_PRE)     -0.361     7.989    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.310 - 6.735 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.748     1.751    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y14         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDPE (Prop_fdpe_C_Q)         0.478     2.229 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.502     2.731    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X17Y14         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.572     8.310    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y14         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.151     8.461    
                         clock uncertainty           -0.107     8.353    
    SLICE_X17Y14         FDPE (Recov_fdpe_C_PRE)     -0.530     7.823    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.823    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  5.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.589     0.591    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y14         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDPE (Prop_fdpe_C_Q)         0.148     0.739 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.165     0.904    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X17Y14         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.858     0.860    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y14         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.254     0.606    
    SLICE_X17Y14         FDPE (Remov_fdpe_C_PRE)     -0.148     0.458    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.872%)  route 0.398ns (68.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.589     0.591    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y14         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDPE (Prop_fdpe_C_Q)         0.141     0.732 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.113     0.845    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X16Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.890 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.284     1.174    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X18Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.855     0.857    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X18Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.872%)  route 0.398ns (68.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.589     0.591    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y14         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDPE (Prop_fdpe_C_Q)         0.141     0.732 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.113     0.845    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X16Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.890 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.284     1.174    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X18Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.855     0.857    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X18Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.872%)  route 0.398ns (68.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.589     0.591    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y14         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDPE (Prop_fdpe_C_Q)         0.141     0.732 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.113     0.845    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X16Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.890 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.284     1.174    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X18Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.855     0.857    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X18Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.643    





