
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08003134  08003134  00008018  2**0
                  CONTENTS
  2 .text         0000329c  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000018  20000000  080063d0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000204  20000018  080063e8  00008018  2**2
                  ALLOC
  5 ._usrstack    00000100  2000021c  080065ec  00008018  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  00008018  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00008088  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000001c8  00000000  00000000  000080c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000096ba  00000000  00000000  00008288  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000194e  00000000  00000000  00011942  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00001843  00000000  00000000  00013290  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001ebc  00000000  00000000  00014ad4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000030bc  00000000  00000000  00016990  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000055c5  00000000  00000000  00019a4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000b0  00000000  00000000  0001f011  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	andcs	r0, r1, r0
 8003004:	08005f75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}
 8003008:	08003e91 	stmdaeq	r0, {r0, r4, r7, r9, sl, fp, ip, sp}
 800300c:	08003e93 	stmdaeq	r0, {r0, r1, r4, r7, r9, sl, fp, ip, sp}
 8003010:	08003e95 	stmdaeq	r0, {r0, r2, r4, r7, r9, sl, fp, ip, sp}
 8003014:	08003e97 	stmdaeq	r0, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp}
 8003018:	08003e99 	stmdaeq	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp}
	...
 800302c:	08003e9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp}
 8003030:	08003e9b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r9, sl, fp, ip, sp}
 8003034:	00000000 	andeq	r0, r0, r0
 8003038:	08003e9f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp}
 800303c:	08003ea1 	stmdaeq	r0, {r0, r5, r7, r9, sl, fp, ip, sp}
 8003040:	08003ea5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sl, fp, ip, sp}
 8003044:	08003ea7 	stmdaeq	r0, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp}
 8003048:	08003ea9 	stmdaeq	r0, {r0, r3, r5, r7, r9, sl, fp, ip, sp}
 800304c:	08003eab 	stmdaeq	r0, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp}
 8003050:	08003ead 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp}
 8003054:	08003eaf 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp}
 8003058:	08003eb1 	stmdaeq	r0, {r0, r4, r5, r7, r9, sl, fp, ip, sp}
 800305c:	08003eb3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp}
 8003060:	08003eb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp}
 8003064:	08003eb7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip, sp}
 8003068:	08003eb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp}
	...
 8003088:	08003ec9 	stmdaeq	r0, {r0, r3, r6, r7, r9, sl, fp, ip, sp}
 800308c:	08003ecb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp}
 8003090:	08003ecd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp}
 8003094:	08003ecf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp}
 8003098:	08003ed1 	stmdaeq	r0, {r0, r4, r6, r7, r9, sl, fp, ip, sp}
 800309c:	08003ed3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp}
 80030a0:	08003ed5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp}
 80030a4:	08003ed7 	stmdaeq	r0, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp}
 80030a8:	08003ed9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp}
 80030ac:	08003edb 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp}
 80030b0:	08003edd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp}
 80030b4:	08003ee1 	stmdaeq	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp}
 80030b8:	08003ee3 	stmdaeq	r0, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp}
 80030bc:	08003ee5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp}
 80030c0:	08003ee7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp}
 80030c4:	08003ee9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp}
 80030c8:	08003eeb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp}
 80030cc:	08003eed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
 80030d0:	08003eef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
 80030d4:	08003ef1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp}
 80030d8:	08003ef5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
 80030dc:	08003ef7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
 80030e0:	08003ef9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
 80030e4:	08003efb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
 80030e8:	08003efd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
 80030ec:	08003eff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
 80030f0:	08003f01 	stmdaeq	r0, {r0, r8, r9, sl, fp, ip, sp}
 80030f4:	08003f03 	stmdaeq	r0, {r0, r1, r8, r9, sl, fp, ip, sp}
 80030f8:	08003f05 	stmdaeq	r0, {r0, r2, r8, r9, sl, fp, ip, sp}
 80030fc:	08003f07 	stmdaeq	r0, {r0, r1, r2, r8, r9, sl, fp, ip, sp}
 8003100:	08003f09 	stmdaeq	r0, {r0, r3, r8, r9, sl, fp, ip, sp}
 8003104:	08003f0b 	stmdaeq	r0, {r0, r1, r3, r8, r9, sl, fp, ip, sp}
 8003108:	08003f0d 	stmdaeq	r0, {r0, r2, r3, r8, r9, sl, fp, ip, sp}
 800310c:	08003f0f 	stmdaeq	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp}
 8003110:	08003f11 	stmdaeq	r0, {r0, r4, r8, r9, sl, fp, ip, sp}
 8003114:	08003f13 	stmdaeq	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp}
 8003118:	08003f15 	stmdaeq	r0, {r0, r2, r4, r8, r9, sl, fp, ip, sp}
 800311c:	08003f17 	stmdaeq	r0, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp}
 8003120:	08003f19 	stmdaeq	r0, {r0, r3, r4, r8, r9, sl, fp, ip, sp}
 8003124:	08003f1b 	stmdaeq	r0, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp}
 8003128:	08003f1d 	stmdaeq	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp}
 800312c:	08003f1f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp}
 8003130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08003134 <RCC_Configuration>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_Configuration(void)
{
 8003134:	b510      	push	{r4, lr}
  ErrorStatus HSEStartUpStatus;
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8003136:	f001 fe3d 	bl	8004db4 <RCC_DeInit>

  /* Enable HSE */
  RCC_HSEConfig(RCC_HSE_ON);
 800313a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800313e:	f001 fe57 	bl	8004df0 <RCC_HSEConfig>

  /* Wait till HSE is ready */
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003142:	f001 ffa5 	bl	8005090 <RCC_WaitForHSEStartUp>

  if(HSEStartUpStatus == SUCCESS)
 8003146:	2801      	cmp	r0, #1

  /* Enable HSE */
  RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003148:	4604      	mov	r4, r0

  if(HSEStartUpStatus == SUCCESS)
 800314a:	d00d      	beq.n	8003168 <RCC_Configuration+0x34>
    }

  /* Enable peripheral clocks --------------------------------------------------*/

  /* Enable USART1 and GPIOB clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);
 800314c:	f244 0008 	movw	r0, #16392	; 0x4008
 8003150:	2101      	movs	r1, #1
 8003152:	f001 ff47 	bl	8004fe4 <RCC_APB2PeriphClockCmd>

  /* Enable USART3 clocks */
  RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 8003156:	4817      	ldr	r0, [pc, #92]	; (80031b4 <RCC_Configuration+0x80>)
 8003158:	2101      	movs	r1, #1
 800315a:	f001 ff4f 	bl	8004ffc <RCC_APB1PeriphClockCmd>

  PWR_BackupAccessCmd(ENABLE);
}
 800315e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);

  /* Enable USART3 clocks */
  RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);

  PWR_BackupAccessCmd(ENABLE);
 8003162:	2001      	movs	r0, #1
 8003164:	f001 bdcf 	b.w	8004d06 <PWR_BackupAccessCmd>
  HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
    {
      /* Enable Prefetch Buffer */
      FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003168:	2010      	movs	r0, #16
 800316a:	f001 f8e1 	bl	8004330 <FLASH_PrefetchBufferCmd>

      /* Flash 2 wait state */
      FLASH_SetLatency(FLASH_Latency_2);
 800316e:	2002      	movs	r0, #2
 8003170:	f001 f8c6 	bl	8004300 <FLASH_SetLatency>

      /* HCLK = SYSCLK */
      RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8003174:	2000      	movs	r0, #0
 8003176:	f001 fe89 	bl	8004e8c <RCC_HCLKConfig>

      /* PCLK2 = HCLK */
      RCC_PCLK2Config(RCC_HCLK_Div1);
 800317a:	2000      	movs	r0, #0
 800317c:	f001 fe9a 	bl	8004eb4 <RCC_PCLK2Config>

      /* PCLK1 = HCLK/2 */
      RCC_PCLK1Config(RCC_HCLK_Div2);
 8003180:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003184:	f001 fe8c 	bl	8004ea0 <RCC_PCLK1Config>

      /* PLLCLK = 8MHz * 9 = 72 MHz */
      RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8003188:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800318c:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003190:	f001 fe5a 	bl	8004e48 <RCC_PLLConfig>

      /* Enable PLL */
      RCC_PLLCmd(ENABLE);
 8003194:	4620      	mov	r0, r4
 8003196:	f001 fe61 	bl	8004e5c <RCC_PLLCmd>

      /* Wait till PLL is ready */
      while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 800319a:	2039      	movs	r0, #57	; 0x39
 800319c:	f001 ff64 	bl	8005068 <RCC_GetFlagStatus>
 80031a0:	2800      	cmp	r0, #0
 80031a2:	d0fa      	beq.n	800319a <RCC_Configuration+0x66>
	{
	}

      /* Select PLL as system clock source */
      RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80031a4:	2002      	movs	r0, #2
 80031a6:	f001 fe5f 	bl	8004e68 <RCC_SYSCLKConfig>

      /* Wait till PLL is used as system clock source */
      while(RCC_GetSYSCLKSource() != 0x08)
 80031aa:	f001 fe67 	bl	8004e7c <RCC_GetSYSCLKSource>
 80031ae:	2808      	cmp	r0, #8
 80031b0:	d1fb      	bne.n	80031aa <RCC_Configuration+0x76>
 80031b2:	e7cb      	b.n	800314c <RCC_Configuration+0x18>
 80031b4:	00040001 	andeq	r0, r4, r1

080031b8 <NVIC_Configuration>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NVIC_Configuration(void)
{
 80031b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
#ifdef  VECT_TAB_RAM
  // Set the Vector Table base location at 0x20000000
  NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
#else  // VECT_TAB_FLASH
  // Set the Vector Table base location at 0x08003000
  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80031ba:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80031be:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80031c2:	f001 fce1 	bl	8004b88 <NVIC_SetVectorTable>
#endif

  // Configure the NVIC Preemption Priority Bits
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80031c6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80031ca:	f001 fc37 	bl	8004a3c <NVIC_PriorityGroupConfig>

  // Enable the USART1 Interrupt
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80031ce:	2500      	movs	r5, #0
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80031d0:	2401      	movs	r4, #1

  // Configure the NVIC Preemption Priority Bits
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

  // Enable the USART1 Interrupt
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80031d2:	2325      	movs	r3, #37	; 0x25
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 80031d4:	a801      	add	r0, sp, #4

  // Configure the NVIC Preemption Priority Bits
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

  // Enable the USART1 Interrupt
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80031d6:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80031da:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80031de:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80031e2:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 80031e6:	f001 fc33 	bl	8004a50 <NVIC_Init>

  // Enable the TIM2 Interrupt
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80031ea:	231c      	movs	r3, #28
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 80031ec:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  // Enable the TIM2 Interrupt
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80031ee:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80031f2:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80031f6:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80031fa:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 80031fe:	f001 fc27 	bl	8004a50 <NVIC_Init>
}
 8003202:	b003      	add	sp, #12
 8003204:	bd30      	pop	{r4, r5, pc}

08003206 <GPIO_Configuration>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void GPIO_Configuration(void)
{
 8003206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  // PORTB CONFIG
  GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003208:	4c1e      	ldr	r4, [pc, #120]	; (8003284 <GPIO_Configuration+0x7e>)
 * Return         : None
 *******************************************************************************/
void GPIO_Configuration(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);
 800320a:	a801      	add	r0, sp, #4
 800320c:	f001 fb63 	bl	80048d6 <GPIO_StructInit>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003210:	2604      	movs	r6, #4
{
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);

  // PORTB CONFIG
  GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 8003212:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003214:	2703      	movs	r7, #3
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003216:	2510      	movs	r5, #16
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003218:	4620      	mov	r0, r4
 800321a:	a901      	add	r1, sp, #4
{
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);

  // PORTB CONFIG
  GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 800321c:	f8ad 3004 	strh.w	r3, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003220:	f88d 7006 	strb.w	r7, [sp, #6]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003224:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003228:	f001 fb07 	bl	800483a <GPIO_Init>

  GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 800322c:	f44f 6308 	mov.w	r3, #2176	; 0x880
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003230:	4620      	mov	r0, r4
 8003232:	eb0d 0106 	add.w	r1, sp, r6
  GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 8003236:	f8ad 3004 	strh.w	r3, [sp, #4]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800323a:	f88d 6007 	strb.w	r6, [sp, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800323e:	f001 fafc 	bl	800483a <GPIO_Init>

  GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 8003242:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8003246:	f8ad 3004 	strh.w	r3, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800324a:	4620      	mov	r0, r4
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  GPIO_Init(GPIOB, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800324c:	2318      	movs	r3, #24
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800324e:	eb0d 0106 	add.w	r1, sp, r6
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  GPIO_Init(GPIOB, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003252:	f88d 3007 	strb.w	r3, [sp, #7]
  GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  GPIO_Init(GPIOB, &GPIO_InitStructure);

  GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003256:	f88d 7006 	strb.w	r7, [sp, #6]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800325a:	f001 faee 	bl	800483a <GPIO_Init>

  GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 800325e:	4630      	mov	r0, r6
 8003260:	2101      	movs	r1, #1
 8003262:	f001 fb79 	bl	8004958 <GPIO_PinRemapConfig>
  GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 8003266:	4808      	ldr	r0, [pc, #32]	; (8003288 <GPIO_Configuration+0x82>)
 8003268:	2101      	movs	r1, #1
 800326a:	f001 fb75 	bl	8004958 <GPIO_PinRemapConfig>

  GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 800326e:	4620      	mov	r0, r4
 8003270:	4629      	mov	r1, r5
 8003272:	f001 fb4c 	bl	800490e <GPIO_ResetBits>
  GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8003276:	4620      	mov	r0, r4
 8003278:	2120      	movs	r1, #32
 800327a:	f001 fb46 	bl	800490a <GPIO_SetBits>
}
 800327e:	b003      	add	sp, #12
 8003280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003282:	bf00      	nop
 8003284:	40010c00 	andmi	r0, r1, r0, lsl #24
 8003288:	00300400 	eorseq	r0, r0, r0, lsl #8

0800328c <DisableUSART1>:
    }
}

void DisableUSART1(void)
{
  USART_Cmd(USART1, DISABLE);
 800328c:	4801      	ldr	r0, [pc, #4]	; (8003294 <DisableUSART1+0x8>)
 800328e:	2100      	movs	r1, #0
 8003290:	f002 bd45 	b.w	8005d1e <USART_Cmd>
 8003294:	40013800 	andmi	r3, r1, r0, lsl #16

08003298 <ClearBuffer256>:
}

void ClearBuffer256(void)
{
  gbRxBufferReadPointer = gbRxBufferWritePointer = 0;
 8003298:	4b02      	ldr	r3, [pc, #8]	; (80032a4 <ClearBuffer256+0xc>)
 800329a:	2200      	movs	r2, #0
 800329c:	701a      	strb	r2, [r3, #0]
 800329e:	705a      	strb	r2, [r3, #1]
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	20000018 	andcs	r0, r0, r8, lsl r0

080032a8 <CheckNewArrive>:
}

byte CheckNewArrive(void)
{
  if(gbRxBufferReadPointer != gbRxBufferWritePointer)
 80032a8:	4b03      	ldr	r3, [pc, #12]	; (80032b8 <CheckNewArrive+0x10>)
 80032aa:	7858      	ldrb	r0, [r3, #1]
 80032ac:	781b      	ldrb	r3, [r3, #0]
    return 1;
  else
    return 0;
}
 80032ae:	1ac0      	subs	r0, r0, r3
 80032b0:	bf18      	it	ne
 80032b2:	2001      	movne	r0, #1
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20000018 	andcs	r0, r0, r8, lsl r0

080032bc <TxDByte_DXL>:

void TxDByte_DXL(byte bTxdData)
{
 80032bc:	b510      	push	{r4, lr}
 80032be:	4604      	mov	r4, r0
  GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80032c0:	2120      	movs	r1, #32
 80032c2:	480d      	ldr	r0, [pc, #52]	; (80032f8 <TxDByte_DXL+0x3c>)
 80032c4:	f001 fb23 	bl	800490e <GPIO_ResetBits>
  GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80032c8:	480b      	ldr	r0, [pc, #44]	; (80032f8 <TxDByte_DXL+0x3c>)
 80032ca:	2110      	movs	r1, #16
 80032cc:	f001 fb1d 	bl	800490a <GPIO_SetBits>

  USART_SendData(USART1,bTxdData);
 80032d0:	480a      	ldr	r0, [pc, #40]	; (80032fc <TxDByte_DXL+0x40>)
 80032d2:	4621      	mov	r1, r4
 80032d4:	f002 fd8a 	bl	8005dec <USART_SendData>
  while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80032d8:	4808      	ldr	r0, [pc, #32]	; (80032fc <TxDByte_DXL+0x40>)
 80032da:	2140      	movs	r1, #64	; 0x40
 80032dc:	f002 fde1 	bl	8005ea2 <USART_GetFlagStatus>
 80032e0:	2800      	cmp	r0, #0
 80032e2:	d0f9      	beq.n	80032d8 <TxDByte_DXL+0x1c>

  GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80032e4:	4804      	ldr	r0, [pc, #16]	; (80032f8 <TxDByte_DXL+0x3c>)
 80032e6:	2110      	movs	r1, #16
 80032e8:	f001 fb11 	bl	800490e <GPIO_ResetBits>
  GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
}
 80032ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  USART_SendData(USART1,bTxdData);
  while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );

  GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
  GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80032f0:	4801      	ldr	r0, [pc, #4]	; (80032f8 <TxDByte_DXL+0x3c>)
 80032f2:	2120      	movs	r1, #32
 80032f4:	f001 bb09 	b.w	800490a <GPIO_SetBits>
 80032f8:	40010c00 	andmi	r0, r1, r0, lsl #24
 80032fc:	40013800 	andmi	r3, r1, r0, lsl #16

08003300 <RxDByte_DXL>:
{
  byte bTemp;

  while(1)
    {
      if(gbRxBufferReadPointer != gbRxBufferWritePointer) break;
 8003300:	4b06      	ldr	r3, [pc, #24]	; (800331c <RxDByte_DXL+0x1c>)
 8003302:	7859      	ldrb	r1, [r3, #1]
 8003304:	781a      	ldrb	r2, [r3, #0]
 8003306:	4291      	cmp	r1, r2
 8003308:	d0fa      	beq.n	8003300 <RxDByte_DXL>
    }

  bTemp = gbpRxInterruptBuffer[gbRxBufferReadPointer];
 800330a:	785a      	ldrb	r2, [r3, #1]
 800330c:	441a      	add	r2, r3
 800330e:	7890      	ldrb	r0, [r2, #2]
  gbRxBufferReadPointer++;
 8003310:	785a      	ldrb	r2, [r3, #1]
 8003312:	3201      	adds	r2, #1
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	705a      	strb	r2, [r3, #1]

  return bTemp;
}
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	20000018 	andcs	r0, r0, r8, lsl r0

08003320 <TxDByte_PC>:
  TxDByte_PC(bTmp);
}

void TxDByte_PC(byte bTxdData)
{
  USART_SendData(USART3,bTxdData);
 8003320:	4601      	mov	r1, r0
    bTmp += 7;
  TxDByte_PC(bTmp);
}

void TxDByte_PC(byte bTxdData)
{
 8003322:	b508      	push	{r3, lr}
  USART_SendData(USART3,bTxdData);
 8003324:	4804      	ldr	r0, [pc, #16]	; (8003338 <TxDByte_PC+0x18>)
 8003326:	f002 fd61 	bl	8005dec <USART_SendData>
  while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 800332a:	4803      	ldr	r0, [pc, #12]	; (8003338 <TxDByte_PC+0x18>)
 800332c:	2140      	movs	r1, #64	; 0x40
 800332e:	f002 fdb8 	bl	8005ea2 <USART_GetFlagStatus>
 8003332:	2800      	cmp	r0, #0
 8003334:	d0f9      	beq.n	800332a <TxDByte_PC+0xa>
}
 8003336:	bd08      	pop	{r3, pc}
 8003338:	40004800 	andmi	r4, r0, r0, lsl #16

0800333c <TxDString>:
  if(dxl_get_rxpacket_error(ERRBIT_INSTRUCTION) == 1)
    TxDString("Instruction code error!\n");
}

void TxDString(byte *bData)
{
 800333c:	b510      	push	{r4, lr}
 800333e:	1e44      	subs	r4, r0, #1
  while (*bData)
 8003340:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003344:	b110      	cbz	r0, 800334c <TxDString+0x10>
    TxDByte_PC(*bData++);
 8003346:	f7ff ffeb 	bl	8003320 <TxDByte_PC>
 800334a:	e7f9      	b.n	8003340 <TxDString+0x4>
}
 800334c:	bd10      	pop	{r4, pc}

0800334e <infiniteTurn>:
/////////////// AX 12 ////////////////
//////////////////////////////////////

// infinite turn mode activation, see technical docu
// parameter: ID of motor
void infiniteTurn(unsigned char id) {
 800334e:	b510      	push	{r4, lr}
 8003350:	4604      	mov	r4, r0
  dxl_write_word(id,  AX12_CTAB_ID_CWAngleLimitLo, 0 ) ;
 8003352:	2106      	movs	r1, #6
 8003354:	2200      	movs	r2, #0
 8003356:	f000 ffbd 	bl	80042d4 <dxl_write_word>
  int result =  dxl_get_result();
 800335a:	f000 ff31 	bl	80041c0 <dxl_get_result>
  dxl_write_word(id,  AX12_CTAB_ID_CCWAngleLimitLo, 0 ) ;
 800335e:	4620      	mov	r0, r4
 8003360:	2108      	movs	r1, #8
 8003362:	2200      	movs	r2, #0
 8003364:	f000 ffb6 	bl	80042d4 <dxl_write_word>
  result =  dxl_get_result();
 8003368:	f000 ff2a 	bl	80041c0 <dxl_get_result>
  TxDString("\nCM5 infinite rotation mode set\n");
}
 800336c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void infiniteTurn(unsigned char id) {
  dxl_write_word(id,  AX12_CTAB_ID_CWAngleLimitLo, 0 ) ;
  int result =  dxl_get_result();
  dxl_write_word(id,  AX12_CTAB_ID_CCWAngleLimitLo, 0 ) ;
  result =  dxl_get_result();
  TxDString("\nCM5 infinite rotation mode set\n");
 8003370:	4801      	ldr	r0, [pc, #4]	; (8003378 <infiniteTurn+0x2a>)
 8003372:	f7ff bfe3 	b.w	800333c <TxDString>
 8003376:	bf00      	nop
 8003378:	0800616c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sp, lr}

0800337c <normalTurn>:
}


// infinite turn mode desactivation, see technical docu
// parameter: ID of motor
void normalTurn(unsigned char id) {
 800337c:	b510      	push	{r4, lr}
 800337e:	4604      	mov	r4, r0
  dxl_write_word(id,  AX12_CTAB_ID_CWAngleLimitLo, 0 ) ;
 8003380:	2106      	movs	r1, #6
 8003382:	2200      	movs	r2, #0
 8003384:	f000 ffa6 	bl	80042d4 <dxl_write_word>
  int result =  dxl_get_result();
 8003388:	f000 ff1a 	bl	80041c0 <dxl_get_result>
  dxl_write_word(id,  AX12_CTAB_ID_CCWAngleLimitLo, 1023 ) ;
 800338c:	4620      	mov	r0, r4
 800338e:	2108      	movs	r1, #8
 8003390:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8003394:	f000 ff9e 	bl	80042d4 <dxl_write_word>
  result =  dxl_get_result();
 8003398:	f000 ff12 	bl	80041c0 <dxl_get_result>
  TxDString("\nCM5 normal rotation mode set\n");
}
 800339c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void normalTurn(unsigned char id) {
  dxl_write_word(id,  AX12_CTAB_ID_CWAngleLimitLo, 0 ) ;
  int result =  dxl_get_result();
  dxl_write_word(id,  AX12_CTAB_ID_CCWAngleLimitLo, 1023 ) ;
  result =  dxl_get_result();
  TxDString("\nCM5 normal rotation mode set\n");
 80033a0:	4801      	ldr	r0, [pc, #4]	; (80033a8 <normalTurn+0x2c>)
 80033a2:	f7ff bfcb 	b.w	800333c <TxDString>
 80033a6:	bf00      	nop
 80033a8:	0800618d 	stmdaeq	r0, {r0, r2, r3, r7, r8, sp, lr}

080033ac <PrintCommStatus>:


// Print communication result
void PrintCommStatus(int CommStatus)
{
  switch(CommStatus)
 80033ac:	3802      	subs	r0, #2
 80033ae:	2805      	cmp	r0, #5
 80033b0:	d810      	bhi.n	80033d4 <PrintCommStatus+0x28>
 80033b2:	e8df f000 	tbb	[pc, r0]
 80033b6:	09050703 	stmdbeq	r5, {r0, r1, r8, r9, sl}
 80033ba:	48070d0b 	stmdami	r7, {r0, r1, r3, r8, sl, fp}
    {
    case COMM_TXFAIL:
      TxDString("COMM_TXFAIL: Failed transmit instruction packet!\n");
 80033be:	e00a      	b.n	80033d6 <PrintCommStatus+0x2a>
      break;

    case COMM_TXERROR:
      TxDString("COMM_TXERROR: Incorrect instruction packet!\n");
 80033c0:	4807      	ldr	r0, [pc, #28]	; (80033e0 <PrintCommStatus+0x34>)
 80033c2:	e008      	b.n	80033d6 <PrintCommStatus+0x2a>
      break;

    case COMM_RXFAIL:
      TxDString("COMM_RXFAIL: Failed get status packet from device!\n");
 80033c4:	4807      	ldr	r0, [pc, #28]	; (80033e4 <PrintCommStatus+0x38>)
 80033c6:	e006      	b.n	80033d6 <PrintCommStatus+0x2a>
      break;

    case COMM_RXWAITING:
      TxDString("COMM_RXWAITING: Now recieving status packet!\n");
 80033c8:	4807      	ldr	r0, [pc, #28]	; (80033e8 <PrintCommStatus+0x3c>)
 80033ca:	e004      	b.n	80033d6 <PrintCommStatus+0x2a>
      break;

    case COMM_RXTIMEOUT:
      TxDString("COMM_RXTIMEOUT: There is no status packet!\n");
 80033cc:	4807      	ldr	r0, [pc, #28]	; (80033ec <PrintCommStatus+0x40>)
 80033ce:	e002      	b.n	80033d6 <PrintCommStatus+0x2a>
      break;

    case COMM_RXCORRUPT:
      TxDString("COMM_RXCORRUPT: Incorrect status packet!\n");
 80033d0:	4807      	ldr	r0, [pc, #28]	; (80033f0 <PrintCommStatus+0x44>)
 80033d2:	e000      	b.n	80033d6 <PrintCommStatus+0x2a>
      break;

    default:
      TxDString("This is unknown error code!\n");
 80033d4:	4807      	ldr	r0, [pc, #28]	; (80033f4 <PrintCommStatus+0x48>)
 80033d6:	f7ff bfb1 	b.w	800333c <TxDString>
 80033da:	bf00      	nop
 80033dc:	080061ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr}
 80033e0:	080061de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, sp, lr}
 80033e4:	0800620b 	stmdaeq	r0, {r0, r1, r3, r9, sp, lr}
 80033e8:	0800623f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r9, sp, lr}
 80033ec:	0800626d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r9, sp, lr}
 80033f0:	08006299 	stmdaeq	r0, {r0, r3, r4, r7, r9, sp, lr}
 80033f4:	080062c3 	stmdaeq	r0, {r0, r1, r6, r7, r9, sp, lr}

080033f8 <PrintErrorCode>:
    }
}

// Print error bit of status packet
void PrintErrorCode()
{
 80033f8:	b508      	push	{r3, lr}
  if(dxl_get_rxpacket_error(ERRBIT_VOLTAGE) == 1)
 80033fa:	2001      	movs	r0, #1
 80033fc:	f000 fefe 	bl	80041fc <dxl_get_rxpacket_error>
 8003400:	2801      	cmp	r0, #1
 8003402:	d102      	bne.n	800340a <PrintErrorCode+0x12>
    TxDString("Input voltage error!\n");
 8003404:	481a      	ldr	r0, [pc, #104]	; (8003470 <PrintErrorCode+0x78>)
 8003406:	f7ff ff99 	bl	800333c <TxDString>

  if(dxl_get_rxpacket_error(ERRBIT_ANGLE) == 1)
 800340a:	2002      	movs	r0, #2
 800340c:	f000 fef6 	bl	80041fc <dxl_get_rxpacket_error>
 8003410:	2801      	cmp	r0, #1
 8003412:	d102      	bne.n	800341a <PrintErrorCode+0x22>
    TxDString("Angle limit error!\n");
 8003414:	4817      	ldr	r0, [pc, #92]	; (8003474 <PrintErrorCode+0x7c>)
 8003416:	f7ff ff91 	bl	800333c <TxDString>

  if(dxl_get_rxpacket_error(ERRBIT_OVERHEAT) == 1)
 800341a:	2004      	movs	r0, #4
 800341c:	f000 feee 	bl	80041fc <dxl_get_rxpacket_error>
 8003420:	2801      	cmp	r0, #1
 8003422:	d102      	bne.n	800342a <PrintErrorCode+0x32>
    TxDString("Overheat error!\n");
 8003424:	4814      	ldr	r0, [pc, #80]	; (8003478 <PrintErrorCode+0x80>)
 8003426:	f7ff ff89 	bl	800333c <TxDString>

  if(dxl_get_rxpacket_error(ERRBIT_RANGE) == 1)
 800342a:	2008      	movs	r0, #8
 800342c:	f000 fee6 	bl	80041fc <dxl_get_rxpacket_error>
 8003430:	2801      	cmp	r0, #1
 8003432:	d102      	bne.n	800343a <PrintErrorCode+0x42>
    TxDString("Out of range error!\n");
 8003434:	4811      	ldr	r0, [pc, #68]	; (800347c <PrintErrorCode+0x84>)
 8003436:	f7ff ff81 	bl	800333c <TxDString>

  if(dxl_get_rxpacket_error(ERRBIT_CHECKSUM) == 1)
 800343a:	2010      	movs	r0, #16
 800343c:	f000 fede 	bl	80041fc <dxl_get_rxpacket_error>
 8003440:	2801      	cmp	r0, #1
 8003442:	d102      	bne.n	800344a <PrintErrorCode+0x52>
    TxDString("Checksum error!\n");
 8003444:	480e      	ldr	r0, [pc, #56]	; (8003480 <PrintErrorCode+0x88>)
 8003446:	f7ff ff79 	bl	800333c <TxDString>

  if(dxl_get_rxpacket_error(ERRBIT_OVERLOAD) == 1)
 800344a:	2020      	movs	r0, #32
 800344c:	f000 fed6 	bl	80041fc <dxl_get_rxpacket_error>
 8003450:	2801      	cmp	r0, #1
 8003452:	d102      	bne.n	800345a <PrintErrorCode+0x62>
    TxDString("Overload error!\n");
 8003454:	480b      	ldr	r0, [pc, #44]	; (8003484 <PrintErrorCode+0x8c>)
 8003456:	f7ff ff71 	bl	800333c <TxDString>

  if(dxl_get_rxpacket_error(ERRBIT_INSTRUCTION) == 1)
 800345a:	2040      	movs	r0, #64	; 0x40
 800345c:	f000 fece 	bl	80041fc <dxl_get_rxpacket_error>
 8003460:	2801      	cmp	r0, #1
 8003462:	d104      	bne.n	800346e <PrintErrorCode+0x76>
    TxDString("Instruction code error!\n");
}
 8003464:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  if(dxl_get_rxpacket_error(ERRBIT_OVERLOAD) == 1)
    TxDString("Overload error!\n");

  if(dxl_get_rxpacket_error(ERRBIT_INSTRUCTION) == 1)
    TxDString("Instruction code error!\n");
 8003468:	4807      	ldr	r0, [pc, #28]	; (8003488 <PrintErrorCode+0x90>)
 800346a:	f7ff bf67 	b.w	800333c <TxDString>
 800346e:	bd08      	pop	{r3, pc}
 8003470:	080062e0 	stmdaeq	r0, {r5, r6, r7, r9, sp, lr}
 8003474:	080062f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sp, lr}
 8003478:	0800630a 	stmdaeq	r0, {r1, r3, r8, r9, sp, lr}
 800347c:	0800631b 	stmdaeq	r0, {r0, r1, r3, r4, r8, r9, sp, lr}
 8003480:	08006330 	stmdaeq	r0, {r4, r5, r8, r9, sp, lr}
 8003484:	08006341 	stmdaeq	r0, {r0, r6, r8, r9, sp, lr}
 8003488:	08006352 	stmdaeq	r0, {r1, r4, r6, r8, r9, sp, lr}

0800348c <TxDByte16>:
  TxDByte16((wSentData >> 8) & 0xff);
  TxDByte16(wSentData & 0xff);
}

void TxDByte16(byte bSentData)
{
 800348c:	b510      	push	{r4, lr}
 800348e:	4604      	mov	r4, r0
  byte bTmp;

  bTmp = ((byte) (bSentData >> 4) & 0x0f) + (byte) '0';
 8003490:	0903      	lsrs	r3, r0, #4
 8003492:	f103 0030 	add.w	r0, r3, #48	; 0x30
  if (bTmp > '9')
 8003496:	2839      	cmp	r0, #57	; 0x39
    bTmp += 7;
 8003498:	bf88      	it	hi
 800349a:	f103 0037 	addhi.w	r0, r3, #55	; 0x37
  TxDByte_PC(bTmp);
  bTmp = (byte) (bSentData & 0x0f) + (byte) '0';
 800349e:	f004 040f 	and.w	r4, r4, #15
  byte bTmp;

  bTmp = ((byte) (bSentData >> 4) & 0x0f) + (byte) '0';
  if (bTmp > '9')
    bTmp += 7;
  TxDByte_PC(bTmp);
 80034a2:	f7ff ff3d 	bl	8003320 <TxDByte_PC>
  bTmp = (byte) (bSentData & 0x0f) + (byte) '0';
 80034a6:	f104 0030 	add.w	r0, r4, #48	; 0x30
  if (bTmp > '9')
 80034aa:	2839      	cmp	r0, #57	; 0x39
    bTmp += 7;
 80034ac:	bf88      	it	hi
 80034ae:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
  TxDByte_PC(bTmp);
}
 80034b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    bTmp += 7;
  TxDByte_PC(bTmp);
  bTmp = (byte) (bSentData & 0x0f) + (byte) '0';
  if (bTmp > '9')
    bTmp += 7;
  TxDByte_PC(bTmp);
 80034b6:	f7ff bf33 	b.w	8003320 <TxDByte_PC>

080034ba <TxDWord16>:
  while (*bData)
    TxDByte_PC(*bData++);
}

void TxDWord16(word wSentData)
{
 80034ba:	b510      	push	{r4, lr}
 80034bc:	4604      	mov	r4, r0
  TxDByte16((wSentData >> 8) & 0xff);
 80034be:	0a00      	lsrs	r0, r0, #8
 80034c0:	f7ff ffe4 	bl	800348c <TxDByte16>
  TxDByte16(wSentData & 0xff);
 80034c4:	b2e0      	uxtb	r0, r4
}
 80034c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDWord16(word wSentData)
{
  TxDByte16((wSentData >> 8) & 0xff);
  TxDByte16(wSentData & 0xff);
 80034ca:	f7ff bfdf 	b.w	800348c <TxDByte16>

080034ce <setSpeed>:
// parameter motor: ID of motor
// parameter speed: rotation speed, between -1024 and 1024, sign controls direction
// speed 1 = no ratation, speed 0 = maximal speed
void setSpeed(unsigned char id, int speed) {
  int order;
  if(speed >= 0)
 80034ce:	1e0a      	subs	r2, r1, #0
// set rotation speed of a single motor, only works in infinite turn mode!
// speed is an integer between -1023 and 1023
// parameter motor: ID of motor
// parameter speed: rotation speed, between -1024 and 1024, sign controls direction
// speed 1 = no ratation, speed 0 = maximal speed
void setSpeed(unsigned char id, int speed) {
 80034d0:	b510      	push	{r4, lr}
  int order;
  if(speed >= 0)
    order = speed;
  else
    order = 1024 - speed;
 80034d2:	bfb8      	it	lt
 80034d4:	f5c2 6280 	rsblt	r2, r2, #1024	; 0x400
  dxl_write_word(id, AX12_CTAB_ID_MovingSpeedLo, order ) ;
 80034d8:	2120      	movs	r1, #32
 80034da:	f000 fefb 	bl	80042d4 <dxl_write_word>
  int result =  dxl_get_result();
 80034de:	f000 fe6f 	bl	80041c0 <dxl_get_result>
  if( result != COMM_RXSUCCESS	)
 80034e2:	2801      	cmp	r0, #1
  if(speed >= 0)
    order = speed;
  else
    order = 1024 - speed;
  dxl_write_word(id, AX12_CTAB_ID_MovingSpeedLo, order ) ;
  int result =  dxl_get_result();
 80034e4:	4604      	mov	r4, r0
  if( result != COMM_RXSUCCESS	)
 80034e6:	d00a      	beq.n	80034fe <setSpeed+0x30>
    {
      TxDString("problem, code=");
 80034e8:	4805      	ldr	r0, [pc, #20]	; (8003500 <setSpeed+0x32>)
 80034ea:	f7ff ff27 	bl	800333c <TxDString>
      TxDWord16(result);
 80034ee:	b2a0      	uxth	r0, r4
 80034f0:	f7ff ffe3 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }
}
 80034f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  int result =  dxl_get_result();
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("problem, code=");
      TxDWord16(result);
      TxDString("!!!\n");
 80034f8:	4802      	ldr	r0, [pc, #8]	; (8003504 <setSpeed+0x36>)
 80034fa:	f7ff bf1f 	b.w	800333c <TxDString>
 80034fe:	bd10      	pop	{r4, pc}
 8003500:	08006382 	stmdaeq	r0, {r1, r7, r8, r9, sp, lr}
 8003504:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

08003508 <move_forward>:
// MOVEMENT
// --------



void move_forward(int speed) {
 8003508:	b510      	push	{r4, lr}
 800350a:	4604      	mov	r4, r0
    setSpeed(MOTOR_down_left, speed);
 800350c:	2004      	movs	r0, #4
 800350e:	4621      	mov	r1, r4
 8003510:	f7ff ffdd 	bl	80034ce <setSpeed>
    setSpeed(MOTOR_down_right, -speed);
 8003514:	4261      	negs	r1, r4
 8003516:	2003      	movs	r0, #3
}
 8003518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}



void move_forward(int speed) {
    setSpeed(MOTOR_down_left, speed);
    setSpeed(MOTOR_down_right, -speed);
 800351c:	f7ff bfd7 	b.w	80034ce <setSpeed>

08003520 <move_backward>:
}

void move_backward(int speed) {
    move_forward(-speed);
 8003520:	4240      	negs	r0, r0
 8003522:	f7ff bff1 	b.w	8003508 <move_forward>

08003526 <turn_right>:
}

void turn_right() {
 8003526:	b508      	push	{r3, lr}
    setSpeed(MOTOR_down_left, speed_turn);
 8003528:	2004      	movs	r0, #4
 800352a:	f44f 71af 	mov.w	r1, #350	; 0x15e
 800352e:	f7ff ffce 	bl	80034ce <setSpeed>
    setSpeed(MOTOR_down_right, speed_turn);
}
 8003532:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    move_forward(-speed);
}

void turn_right() {
    setSpeed(MOTOR_down_left, speed_turn);
    setSpeed(MOTOR_down_right, speed_turn);
 8003536:	2003      	movs	r0, #3
 8003538:	f44f 71af 	mov.w	r1, #350	; 0x15e
 800353c:	f7ff bfc7 	b.w	80034ce <setSpeed>

08003540 <turn_left>:
}

void turn_left() {
 8003540:	b510      	push	{r4, lr}
    setSpeed(MOTOR_down_left, -speed_turn);
 8003542:	4c05      	ldr	r4, [pc, #20]	; (8003558 <turn_left+0x18>)
 8003544:	2004      	movs	r0, #4
 8003546:	4621      	mov	r1, r4
 8003548:	f7ff ffc1 	bl	80034ce <setSpeed>
    setSpeed(MOTOR_down_right, -speed_turn);
 800354c:	4621      	mov	r1, r4
}
 800354e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    setSpeed(MOTOR_down_right, speed_turn);
}

void turn_left() {
    setSpeed(MOTOR_down_left, -speed_turn);
    setSpeed(MOTOR_down_right, -speed_turn);
 8003552:	2003      	movs	r0, #3
 8003554:	f7ff bfbb 	b.w	80034ce <setSpeed>
 8003558:	fffffea2 			; <UNDEFINED> instruction: 0xfffffea2

0800355c <setAngle>:

// move motor to a given angle, only works when nOt in infinite turn mode
// parameter motor: ID of motor
// parameter: angle is an integer between -1023 and 1023
// no angle should be between 300 and 360 degrees
void setAngle(unsigned char id, int angle, int speed) {
 800355c:	b538      	push	{r3, r4, r5, lr}
 800355e:	460c      	mov	r4, r1
 8003560:	4605      	mov	r5, r0
  setSpeed(id, speed);
 8003562:	4611      	mov	r1, r2
 8003564:	f7ff ffb3 	bl	80034ce <setSpeed>
  int angle_norm;

  if (angle >=0)
 8003568:	2c00      	cmp	r4, #0
    angle_norm = angle;

  else
    angle_norm = 1024 + angle;
 800356a:	bfb8      	it	lt
 800356c:	f504 6480 	addlt.w	r4, r4, #1024	; 0x400

  dxl_write_word(id,  AX12_CTAB_ID_GoalPositionLo, angle_norm ) ;
 8003570:	4622      	mov	r2, r4
 8003572:	4628      	mov	r0, r5
 8003574:	211e      	movs	r1, #30
 8003576:	f000 fead 	bl	80042d4 <dxl_write_word>
  int result =  dxl_get_result();
 800357a:	f000 fe21 	bl	80041c0 <dxl_get_result>
  if( result != COMM_RXSUCCESS	)
 800357e:	2801      	cmp	r0, #1

  else
    angle_norm = 1024 + angle;

  dxl_write_word(id,  AX12_CTAB_ID_GoalPositionLo, angle_norm ) ;
  int result =  dxl_get_result();
 8003580:	4604      	mov	r4, r0
  if( result != COMM_RXSUCCESS	)
 8003582:	d00a      	beq.n	800359a <setAngle+0x3e>
    {
      TxDString("\nproblem, code==");
 8003584:	4805      	ldr	r0, [pc, #20]	; (800359c <setAngle+0x40>)
 8003586:	f7ff fed9 	bl	800333c <TxDString>
      TxDWord16(result);
 800358a:	b2a0      	uxth	r0, r4
 800358c:	f7ff ff95 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }
}
 8003590:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  int result =  dxl_get_result();
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("\nproblem, code==");
      TxDWord16(result);
      TxDString("!!!\n");
 8003594:	4802      	ldr	r0, [pc, #8]	; (80035a0 <setAngle+0x44>)
 8003596:	f7ff bed1 	b.w	800333c <TxDString>
 800359a:	bd38      	pop	{r3, r4, r5, pc}
 800359c:	08006370 	stmdaeq	r0, {r4, r5, r6, r8, r9, sp, lr}
 80035a0:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

080035a4 <lifting>:
// SHOVEL
// ------



void lifting(int out_Angle1, int out_Angle2){
 80035a4:	4603      	mov	r3, r0
 80035a6:	b510      	push	{r4, lr}
 80035a8:	460c      	mov	r4, r1
    setAngle(MOTOR_up_left, out_Angle1, 100);
 80035aa:	2002      	movs	r0, #2
 80035ac:	4619      	mov	r1, r3
 80035ae:	2264      	movs	r2, #100	; 0x64
 80035b0:	f7ff ffd4 	bl	800355c <setAngle>
    setAngle(MOTOR_up_right, out_Angle2, 100);
 80035b4:	4621      	mov	r1, r4
}
 80035b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}



void lifting(int out_Angle1, int out_Angle2){
    setAngle(MOTOR_up_left, out_Angle1, 100);
    setAngle(MOTOR_up_right, out_Angle2, 100);
 80035ba:	2001      	movs	r0, #1
 80035bc:	2264      	movs	r2, #100	; 0x64
 80035be:	f7ff bfcd 	b.w	800355c <setAngle>

080035c2 <down_to_upping>:
    getAngle(MOTOR_up_left, &current_Angle1);
    if( abs(current_Angle1-init_Angle1) <= shovelthreshold && abs(current_Angle2-init_Angle2) <= shovelthreshold)
        *shovel_state = shovel_down;
}

void down_to_upping(int* shovel_state, int out_Angle1, int out_Angle2){
 80035c2:	b510      	push	{r4, lr}
 80035c4:	4604      	mov	r4, r0
    lifting(out_Angle1, out_Angle2);
 80035c6:	4608      	mov	r0, r1
 80035c8:	4611      	mov	r1, r2
 80035ca:	f7ff ffeb 	bl	80035a4 <lifting>
    *shovel_state = shovel_upping;
 80035ce:	2302      	movs	r3, #2
 80035d0:	6023      	str	r3, [r4, #0]
 80035d2:	bd10      	pop	{r4, pc}

080035d4 <lightOn>:
}


// turns on motor light
// parameter motor: ID of motor
void lightOn(unsigned char id) {
 80035d4:	b510      	push	{r4, lr}
  dxl_write_byte(id, AX12_CTAB_ID_Led, 1 ) ;
 80035d6:	2119      	movs	r1, #25
 80035d8:	2201      	movs	r2, #1
 80035da:	f000 fe51 	bl	8004280 <dxl_write_byte>
  int result =  dxl_get_result();
 80035de:	f000 fdef 	bl	80041c0 <dxl_get_result>
  if( result != COMM_RXSUCCESS	)
 80035e2:	2801      	cmp	r0, #1

// turns on motor light
// parameter motor: ID of motor
void lightOn(unsigned char id) {
  dxl_write_byte(id, AX12_CTAB_ID_Led, 1 ) ;
  int result =  dxl_get_result();
 80035e4:	4604      	mov	r4, r0
  if( result != COMM_RXSUCCESS	)
 80035e6:	d00a      	beq.n	80035fe <lightOn+0x2a>
    {
      TxDString("\nproblem, code==");
 80035e8:	4805      	ldr	r0, [pc, #20]	; (8003600 <lightOn+0x2c>)
 80035ea:	f7ff fea7 	bl	800333c <TxDString>
      TxDWord16(result);
 80035ee:	b2a0      	uxth	r0, r4
 80035f0:	f7ff ff63 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }
}
 80035f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  int result =  dxl_get_result();
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("\nproblem, code==");
      TxDWord16(result);
      TxDString("!!!\n");
 80035f8:	4802      	ldr	r0, [pc, #8]	; (8003604 <lightOn+0x30>)
 80035fa:	f7ff be9f 	b.w	800333c <TxDString>
 80035fe:	bd10      	pop	{r4, pc}
 8003600:	08006370 	stmdaeq	r0, {r4, r5, r6, r8, r9, sp, lr}
 8003604:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

08003608 <lightOff>:
    }
}

// turns off motor light
// parameter motor: ID of motor
void lightOff(unsigned char id) {
 8003608:	b510      	push	{r4, lr}
  dxl_write_byte(id, AX12_CTAB_ID_Led, 0 ) ;
 800360a:	2119      	movs	r1, #25
 800360c:	2200      	movs	r2, #0
 800360e:	f000 fe37 	bl	8004280 <dxl_write_byte>
  int result =  dxl_get_result();
 8003612:	f000 fdd5 	bl	80041c0 <dxl_get_result>
  if( result != COMM_RXSUCCESS	)
 8003616:	2801      	cmp	r0, #1

// turns off motor light
// parameter motor: ID of motor
void lightOff(unsigned char id) {
  dxl_write_byte(id, AX12_CTAB_ID_Led, 0 ) ;
  int result =  dxl_get_result();
 8003618:	4604      	mov	r4, r0
  if( result != COMM_RXSUCCESS	)
 800361a:	d00a      	beq.n	8003632 <lightOff+0x2a>
    {
      TxDString("\nproblem, code==");
 800361c:	4805      	ldr	r0, [pc, #20]	; (8003634 <lightOff+0x2c>)
 800361e:	f7ff fe8d 	bl	800333c <TxDString>
      TxDWord16(result);
 8003622:	b2a0      	uxth	r0, r4
 8003624:	f7ff ff49 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }
}
 8003628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  int result =  dxl_get_result();
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("\nproblem, code==");
      TxDWord16(result);
      TxDString("!!!\n");
 800362c:	4802      	ldr	r0, [pc, #8]	; (8003638 <lightOff+0x30>)
 800362e:	f7ff be85 	b.w	800333c <TxDString>
 8003632:	bd10      	pop	{r4, pc}
 8003634:	08006370 	stmdaeq	r0, {r4, r5, r6, r8, r9, sp, lr}
 8003638:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

0800363c <switch_off_lights>:
        lightOff(MOTOR_down_right);
    }
}


void switch_off_lights() {
 800363c:	b538      	push	{r3, r4, r5, lr}
    lightOff(MOTOR_down_left);
 800363e:	2004      	movs	r0, #4
    lightOff(MOTOR_down_right);

    GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
 8003640:	4d15      	ldr	r5, [pc, #84]	; (8003698 <switch_off_lights+0x5c>)
    GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8003642:	4c16      	ldr	r4, [pc, #88]	; (800369c <switch_off_lights+0x60>)
    }
}


void switch_off_lights() {
    lightOff(MOTOR_down_left);
 8003644:	f7ff ffe0 	bl	8003608 <lightOff>
    lightOff(MOTOR_down_right);
 8003648:	2003      	movs	r0, #3
 800364a:	f7ff ffdd 	bl	8003608 <lightOff>

    GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
 800364e:	4628      	mov	r0, r5
 8003650:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003654:	f001 f959 	bl	800490a <GPIO_SetBits>
    GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8003658:	4620      	mov	r0, r4
 800365a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800365e:	f001 f954 	bl	800490a <GPIO_SetBits>
    GPIO_SetBits(PORT_LED_PROGRAM, PIN_LED_PROGRAM);
 8003662:	4620      	mov	r0, r4
 8003664:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003668:	f001 f94f 	bl	800490a <GPIO_SetBits>
    GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 800366c:	4620      	mov	r0, r4
 800366e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003672:	f001 f94a 	bl	800490a <GPIO_SetBits>
    GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
 8003676:	4628      	mov	r0, r5
 8003678:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800367c:	f001 f945 	bl	800490a <GPIO_SetBits>
    GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 8003680:	4628      	mov	r0, r5
 8003682:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003686:	f001 f940 	bl	800490a <GPIO_SetBits>
    GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
 800368a:	4620      	mov	r0, r4
}
 800368c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
    GPIO_SetBits(PORT_LED_PROGRAM, PIN_LED_PROGRAM);
    GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
    GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
    GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
    GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
 8003690:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003694:	f001 b939 	b.w	800490a <GPIO_SetBits>
 8003698:	40011000 	andmi	r1, r1, r0
 800369c:	40010c00 	andmi	r0, r1, r0, lsl #24

080036a0 <getSpeed>:

// returns the current motor's speed
// This functions does not return anything but stores the speed in its 2nd parameter which lust be a pointer to int
// parameter inId: ID of motor
// parameter outSpeed: pointer to which the speed will be stored
void getSpeed(unsigned char id, unsigned int* outSpeed) {
 80036a0:	b510      	push	{r4, lr}
 80036a2:	460c      	mov	r4, r1
  *outSpeed = dxl_read_word(id, AX12_CTAB_ID_MovingSpeedLo) ;
 80036a4:	2120      	movs	r1, #32
 80036a6:	f000 fdfd 	bl	80042a4 <dxl_read_word>
 80036aa:	6020      	str	r0, [r4, #0]
  int result =  dxl_get_result();
 80036ac:	f000 fd88 	bl	80041c0 <dxl_get_result>
  if( result != COMM_RXSUCCESS	)
 80036b0:	2801      	cmp	r0, #1
// This functions does not return anything but stores the speed in its 2nd parameter which lust be a pointer to int
// parameter inId: ID of motor
// parameter outSpeed: pointer to which the speed will be stored
void getSpeed(unsigned char id, unsigned int* outSpeed) {
  *outSpeed = dxl_read_word(id, AX12_CTAB_ID_MovingSpeedLo) ;
  int result =  dxl_get_result();
 80036b2:	4604      	mov	r4, r0
  if( result != COMM_RXSUCCESS	)
 80036b4:	d00a      	beq.n	80036cc <getSpeed+0x2c>
    {
      TxDString("\nproblem, code=");
 80036b6:	4806      	ldr	r0, [pc, #24]	; (80036d0 <getSpeed+0x30>)
 80036b8:	f7ff fe40 	bl	800333c <TxDString>
      TxDWord16(result);
 80036bc:	b2a0      	uxth	r0, r4
 80036be:	f7ff fefc 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }
}
 80036c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  int result =  dxl_get_result();
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("\nproblem, code=");
      TxDWord16(result);
      TxDString("!!!\n");
 80036c6:	4803      	ldr	r0, [pc, #12]	; (80036d4 <getSpeed+0x34>)
 80036c8:	f7ff be38 	b.w	800333c <TxDString>
 80036cc:	bd10      	pop	{r4, pc}
 80036ce:	bf00      	nop
 80036d0:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 80036d4:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

080036d8 <getAngle>:

// returns the current motor's angle,  infinite turn must be disabled to use this function
// This functions does not return anything but stores the speed in its 2nd parameter which lust be a pointer to int
// parameter inId: ID of motor
// parameter outSpeed: pointer to which the speed will be stored
void getAngle(unsigned char id, unsigned int* outAngle) {
 80036d8:	b510      	push	{r4, lr}
 80036da:	460c      	mov	r4, r1
  *outAngle = dxl_read_word(id, AX12_CTAB_ID_PresentPosLo) ;
 80036dc:	2124      	movs	r1, #36	; 0x24
 80036de:	f000 fde1 	bl	80042a4 <dxl_read_word>
 80036e2:	6020      	str	r0, [r4, #0]
  int result =  dxl_get_result();
 80036e4:	f000 fd6c 	bl	80041c0 <dxl_get_result>
  if( result != COMM_RXSUCCESS	)
 80036e8:	2801      	cmp	r0, #1
// This functions does not return anything but stores the speed in its 2nd parameter which lust be a pointer to int
// parameter inId: ID of motor
// parameter outSpeed: pointer to which the speed will be stored
void getAngle(unsigned char id, unsigned int* outAngle) {
  *outAngle = dxl_read_word(id, AX12_CTAB_ID_PresentPosLo) ;
  int result =  dxl_get_result();
 80036ea:	4604      	mov	r4, r0
  if( result != COMM_RXSUCCESS	)
 80036ec:	d00a      	beq.n	8003704 <getAngle+0x2c>
    {
      TxDString("\nproblem, code=");
 80036ee:	4806      	ldr	r0, [pc, #24]	; (8003708 <getAngle+0x30>)
 80036f0:	f7ff fe24 	bl	800333c <TxDString>
      TxDWord16(result);
 80036f4:	b2a0      	uxth	r0, r4
 80036f6:	f7ff fee0 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }
}
 80036fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  int result =  dxl_get_result();
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("\nproblem, code=");
      TxDWord16(result);
      TxDString("!!!\n");
 80036fe:	4803      	ldr	r0, [pc, #12]	; (800370c <getAngle+0x34>)
 8003700:	f7ff be1c 	b.w	800333c <TxDString>
 8003704:	bd10      	pop	{r4, pc}
 8003706:	bf00      	nop
 8003708:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 800370c:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

08003710 <upping_to_up>:
void lifting(int out_Angle1, int out_Angle2){
    setAngle(MOTOR_up_left, out_Angle1, 100);
    setAngle(MOTOR_up_right, out_Angle2, 100);
}

void upping_to_up(int* shovel_state, int out_Angle1, int out_Angle2){
 8003710:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003712:	460e      	mov	r6, r1
 8003714:	4604      	mov	r4, r0
    int current_Angle1;
    int current_Angle2;
    getAngle(MOTOR_up_right,&current_Angle2);
 8003716:	a901      	add	r1, sp, #4
 8003718:	2001      	movs	r0, #1
void lifting(int out_Angle1, int out_Angle2){
    setAngle(MOTOR_up_left, out_Angle1, 100);
    setAngle(MOTOR_up_right, out_Angle2, 100);
}

void upping_to_up(int* shovel_state, int out_Angle1, int out_Angle2){
 800371a:	4615      	mov	r5, r2
    int current_Angle1;
    int current_Angle2;
    getAngle(MOTOR_up_right,&current_Angle2);
 800371c:	f7ff ffdc 	bl	80036d8 <getAngle>
    getAngle(MOTOR_up_left, &current_Angle1);
 8003720:	4669      	mov	r1, sp
 8003722:	2002      	movs	r0, #2
 8003724:	f7ff ffd8 	bl	80036d8 <getAngle>
    if(abs(current_Angle1-out_Angle1) <= shovelthreshold  && abs(current_Angle2-out_Angle2) <= shovelthreshold)
 8003728:	9900      	ldr	r1, [sp, #0]
 800372a:	1b89      	subs	r1, r1, r6
 800372c:	310a      	adds	r1, #10
 800372e:	2914      	cmp	r1, #20
 8003730:	d806      	bhi.n	8003740 <upping_to_up+0x30>
 8003732:	9b01      	ldr	r3, [sp, #4]
 8003734:	1b5b      	subs	r3, r3, r5
 8003736:	330a      	adds	r3, #10
 8003738:	2b14      	cmp	r3, #20
        *shovel_state = shovel_up;
 800373a:	bf9c      	itt	ls
 800373c:	2301      	movls	r3, #1
 800373e:	6023      	strls	r3, [r4, #0]
}
 8003740:	b002      	add	sp, #8
 8003742:	bd70      	pop	{r4, r5, r6, pc}

08003744 <lowering_to_low>:
    mDelay(1000);
    lifting(init_Angle1, init_Angle2);
    *shovel_state = shovel_lowering;
}

void lowering_to_low(int* shovel_state, unsigned int init_Angle1, unsigned int init_Angle2){
 8003744:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003746:	460e      	mov	r6, r1
 8003748:	4604      	mov	r4, r0
    int current_Angle1;
    int current_Angle2;
    getAngle(MOTOR_up_right,&current_Angle2);
 800374a:	a901      	add	r1, sp, #4
 800374c:	2001      	movs	r0, #1
    mDelay(1000);
    lifting(init_Angle1, init_Angle2);
    *shovel_state = shovel_lowering;
}

void lowering_to_low(int* shovel_state, unsigned int init_Angle1, unsigned int init_Angle2){
 800374e:	4615      	mov	r5, r2
    int current_Angle1;
    int current_Angle2;
    getAngle(MOTOR_up_right,&current_Angle2);
 8003750:	f7ff ffc2 	bl	80036d8 <getAngle>
    getAngle(MOTOR_up_left, &current_Angle1);
 8003754:	4669      	mov	r1, sp
 8003756:	2002      	movs	r0, #2
 8003758:	f7ff ffbe 	bl	80036d8 <getAngle>
    if( abs(current_Angle1-init_Angle1) <= shovelthreshold && abs(current_Angle2-init_Angle2) <= shovelthreshold)
 800375c:	9900      	ldr	r1, [sp, #0]
 800375e:	1b89      	subs	r1, r1, r6
 8003760:	f111 0f0a 	cmn.w	r1, #10
 8003764:	db0a      	blt.n	800377c <lowering_to_low+0x38>
 8003766:	290a      	cmp	r1, #10
 8003768:	dc08      	bgt.n	800377c <lowering_to_low+0x38>
 800376a:	9b01      	ldr	r3, [sp, #4]
 800376c:	1b5a      	subs	r2, r3, r5
 800376e:	f112 0f0a 	cmn.w	r2, #10
 8003772:	db03      	blt.n	800377c <lowering_to_low+0x38>
 8003774:	2a0a      	cmp	r2, #10
        *shovel_state = shovel_down;
 8003776:	bfdc      	itt	le
 8003778:	2300      	movle	r3, #0
 800377a:	6023      	strle	r3, [r4, #0]
}
 800377c:	b002      	add	sp, #8
 800377e:	bd70      	pop	{r4, r5, r6, pc}

08003780 <checkObstacle>:
/////////////////////////////////////////////////////

// returns the obstacle detection flag (using infrared sensors), see technical documentation
// parameter sensor: Id of AX-S1
// parameter boolLight: pointer to store data read from AX-S1
void checkObstacle(unsigned char sensor, unsigned char* infoObst) {
 8003780:	b510      	push	{r4, lr}
 8003782:	460c      	mov	r4, r1
  *infoObst = dxl_read_byte(sensor, AXS1_CTAB_ID_ObstacleDetectionFlag) ;
 8003784:	2120      	movs	r1, #32
 8003786:	f000 fd67 	bl	8004258 <dxl_read_byte>
 800378a:	7020      	strb	r0, [r4, #0]
  int result =  dxl_get_result();
 800378c:	f000 fd18 	bl	80041c0 <dxl_get_result>
  if( result != COMM_RXSUCCESS	)
 8003790:	2801      	cmp	r0, #1
// returns the obstacle detection flag (using infrared sensors), see technical documentation
// parameter sensor: Id of AX-S1
// parameter boolLight: pointer to store data read from AX-S1
void checkObstacle(unsigned char sensor, unsigned char* infoObst) {
  *infoObst = dxl_read_byte(sensor, AXS1_CTAB_ID_ObstacleDetectionFlag) ;
  int result =  dxl_get_result();
 8003792:	4604      	mov	r4, r0
  if( result != COMM_RXSUCCESS	)
 8003794:	d00a      	beq.n	80037ac <checkObstacle+0x2c>
    {
      TxDString("\nproblem, code=");
 8003796:	4806      	ldr	r0, [pc, #24]	; (80037b0 <checkObstacle+0x30>)
 8003798:	f7ff fdd0 	bl	800333c <TxDString>
      TxDWord16(result);
 800379c:	b2a0      	uxth	r0, r4
 800379e:	f7ff fe8c 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }

}
 80037a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  int result =  dxl_get_result();
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("\nproblem, code=");
      TxDWord16(result);
      TxDString("!!!\n");
 80037a6:	4803      	ldr	r0, [pc, #12]	; (80037b4 <checkObstacle+0x34>)
 80037a8:	f7ff bdc8 	b.w	800333c <TxDString>
 80037ac:	bd10      	pop	{r4, pc}
 80037ae:	bf00      	nop
 80037b0:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 80037b4:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

080037b8 <checkLuminosity>:


// returns the light detection flag (using visual light sensors), see technical documentation
// parameter sensor: Id of AX-S1
// parameter boolLight: pointer to store data read from AX-S1
void checkLuminosity(unsigned char sensor, unsigned char* info)  {
 80037b8:	b510      	push	{r4, lr}
 80037ba:	460c      	mov	r4, r1
  *info = dxl_read_byte(sensor, AXS1_CTAB_ID_LuminosityDetectionFlag) ;
 80037bc:	2121      	movs	r1, #33	; 0x21
 80037be:	f000 fd4b 	bl	8004258 <dxl_read_byte>
 80037c2:	7020      	strb	r0, [r4, #0]
   int result =  dxl_get_result();
 80037c4:	f000 fcfc 	bl	80041c0 <dxl_get_result>
   if( result != COMM_RXSUCCESS	)
 80037c8:	2801      	cmp	r0, #1
// returns the light detection flag (using visual light sensors), see technical documentation
// parameter sensor: Id of AX-S1
// parameter boolLight: pointer to store data read from AX-S1
void checkLuminosity(unsigned char sensor, unsigned char* info)  {
  *info = dxl_read_byte(sensor, AXS1_CTAB_ID_LuminosityDetectionFlag) ;
   int result =  dxl_get_result();
 80037ca:	4604      	mov	r4, r0
   if( result != COMM_RXSUCCESS	)
 80037cc:	d00a      	beq.n	80037e4 <checkLuminosity+0x2c>
     {
       TxDString("\nproblem, code=");
 80037ce:	4806      	ldr	r0, [pc, #24]	; (80037e8 <checkLuminosity+0x30>)
 80037d0:	f7ff fdb4 	bl	800333c <TxDString>
       TxDWord16(result);
 80037d4:	b2a0      	uxth	r0, r4
 80037d6:	f7ff fe70 	bl	80034ba <TxDWord16>
       TxDString("!!!\n");
     }

}
 80037da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   int result =  dxl_get_result();
   if( result != COMM_RXSUCCESS	)
     {
       TxDString("\nproblem, code=");
       TxDWord16(result);
       TxDString("!!!\n");
 80037de:	4803      	ldr	r0, [pc, #12]	; (80037ec <checkLuminosity+0x34>)
 80037e0:	f7ff bdac 	b.w	800333c <TxDString>
 80037e4:	bd10      	pop	{r4, pc}
 80037e6:	bf00      	nop
 80037e8:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 80037ec:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

080037f0 <leftInfraRed>:

}
// returns the left infrared reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter sideIR: pointer to store data read from AX-S1
void leftInfraRed(unsigned char sensor, unsigned char* info) {
 80037f0:	b538      	push	{r3, r4, r5, lr}
 80037f2:	460d      	mov	r5, r1
  *info = dxl_read_byte(sensor, AXS1_CTAB_ID_LeftIRSensorData) ;
 80037f4:	211a      	movs	r1, #26
 80037f6:	f000 fd2f 	bl	8004258 <dxl_read_byte>
 80037fa:	7028      	strb	r0, [r5, #0]
  int result =  dxl_get_result();
 80037fc:	f000 fce0 	bl	80041c0 <dxl_get_result>
 8003800:	4604      	mov	r4, r0
  TxDString("value is  ");
 8003802:	480b      	ldr	r0, [pc, #44]	; (8003830 <leftInfraRed+0x40>)
 8003804:	f7ff fd9a 	bl	800333c <TxDString>
       TxDWord16(*info);
 8003808:	7828      	ldrb	r0, [r5, #0]
 800380a:	f7ff fe56 	bl	80034ba <TxDWord16>
       TxDString("!!!\n");
 800380e:	4809      	ldr	r0, [pc, #36]	; (8003834 <leftInfraRed+0x44>)
 8003810:	f7ff fd94 	bl	800333c <TxDString>
  if( result != COMM_RXSUCCESS	)
 8003814:	2c01      	cmp	r4, #1
 8003816:	d00a      	beq.n	800382e <leftInfraRed+0x3e>
    {
      TxDString("\nproblem, code=");
 8003818:	4807      	ldr	r0, [pc, #28]	; (8003838 <leftInfraRed+0x48>)
 800381a:	f7ff fd8f 	bl	800333c <TxDString>
      TxDWord16(result);
 800381e:	b2a0      	uxth	r0, r4
 8003820:	f7ff fe4b 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }
}
 8003824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
       TxDString("!!!\n");
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("\nproblem, code=");
      TxDWord16(result);
      TxDString("!!!\n");
 8003828:	4802      	ldr	r0, [pc, #8]	; (8003834 <leftInfraRed+0x44>)
 800382a:	f7ff bd87 	b.w	800333c <TxDString>
 800382e:	bd38      	pop	{r3, r4, r5, pc}
 8003830:	08006391 	stmdaeq	r0, {r0, r4, r7, r8, r9, sp, lr}
 8003834:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}
 8003838:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}

0800383c <centerInfraRed>:
}

// returns the center infrared reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter sideIR: pointer to store data read from AX-S1
void centerInfraRed(unsigned char sensor, unsigned char* info) {
 800383c:	b510      	push	{r4, lr}
 800383e:	460c      	mov	r4, r1
  *info = dxl_read_byte(sensor, AXS1_CTAB_ID_CenterIRSensorData) ;
 8003840:	211b      	movs	r1, #27
 8003842:	f000 fd09 	bl	8004258 <dxl_read_byte>
 8003846:	7020      	strb	r0, [r4, #0]
   int result =  dxl_get_result();
 8003848:	f000 fcba 	bl	80041c0 <dxl_get_result>
   if( result != COMM_RXSUCCESS	)
 800384c:	2801      	cmp	r0, #1
// returns the center infrared reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter sideIR: pointer to store data read from AX-S1
void centerInfraRed(unsigned char sensor, unsigned char* info) {
  *info = dxl_read_byte(sensor, AXS1_CTAB_ID_CenterIRSensorData) ;
   int result =  dxl_get_result();
 800384e:	4604      	mov	r4, r0
   if( result != COMM_RXSUCCESS	)
 8003850:	d00a      	beq.n	8003868 <centerInfraRed+0x2c>
     {
       TxDString("\nproblem, code=");
 8003852:	4806      	ldr	r0, [pc, #24]	; (800386c <centerInfraRed+0x30>)
 8003854:	f7ff fd72 	bl	800333c <TxDString>
       TxDWord16(result);
 8003858:	b2a0      	uxth	r0, r4
 800385a:	f7ff fe2e 	bl	80034ba <TxDWord16>
       TxDString("!!!\n");
    }
}
 800385e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   int result =  dxl_get_result();
   if( result != COMM_RXSUCCESS	)
     {
       TxDString("\nproblem, code=");
       TxDWord16(result);
       TxDString("!!!\n");
 8003862:	4803      	ldr	r0, [pc, #12]	; (8003870 <centerInfraRed+0x34>)
 8003864:	f7ff bd6a 	b.w	800333c <TxDString>
 8003868:	bd10      	pop	{r4, pc}
 800386a:	bf00      	nop
 800386c:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 8003870:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

08003874 <rightInfraRed>:
}

// returns the right infrared reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter sideIR: pointer to store data read from AX-S1
void rightInfraRed(unsigned char sensor, unsigned char* info) {
 8003874:	b510      	push	{r4, lr}
 8003876:	460c      	mov	r4, r1
  *info = dxl_read_byte(sensor, AXS1_CTAB_ID_RightIRSensorData) ;
 8003878:	211c      	movs	r1, #28
 800387a:	f000 fced 	bl	8004258 <dxl_read_byte>
 800387e:	7020      	strb	r0, [r4, #0]
   int result =  dxl_get_result();
 8003880:	f000 fc9e 	bl	80041c0 <dxl_get_result>
   if( result != COMM_RXSUCCESS	)
 8003884:	2801      	cmp	r0, #1
// returns the right infrared reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter sideIR: pointer to store data read from AX-S1
void rightInfraRed(unsigned char sensor, unsigned char* info) {
  *info = dxl_read_byte(sensor, AXS1_CTAB_ID_RightIRSensorData) ;
   int result =  dxl_get_result();
 8003886:	4604      	mov	r4, r0
   if( result != COMM_RXSUCCESS	)
 8003888:	d00a      	beq.n	80038a0 <rightInfraRed+0x2c>
     {
       TxDString("\nproblem, code=");
 800388a:	4806      	ldr	r0, [pc, #24]	; (80038a4 <rightInfraRed+0x30>)
 800388c:	f7ff fd56 	bl	800333c <TxDString>
       TxDWord16(result);
 8003890:	b2a0      	uxth	r0, r4
 8003892:	f7ff fe12 	bl	80034ba <TxDWord16>
       TxDString("!!!\n");
     }
}
 8003896:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   int result =  dxl_get_result();
   if( result != COMM_RXSUCCESS	)
     {
       TxDString("\nproblem, code=");
       TxDWord16(result);
       TxDString("!!!\n");
 800389a:	4803      	ldr	r0, [pc, #12]	; (80038a8 <rightInfraRed+0x34>)
 800389c:	f7ff bd4e 	b.w	800333c <TxDString>
 80038a0:	bd10      	pop	{r4, pc}
 80038a2:	bf00      	nop
 80038a4:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 80038a8:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

080038ac <leftLuminosity>:


// returns the left leight sensor reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter leftLum: pointer to store data read from AX-S1
void leftLuminosity(unsigned char sensor, unsigned char* info) {
 80038ac:	b510      	push	{r4, lr}
 80038ae:	460c      	mov	r4, r1
  *info = dxl_read_byte(sensor,AXS1_CTAB_ID_LeftLuminosity ) ;
 80038b0:	211d      	movs	r1, #29
 80038b2:	f000 fcd1 	bl	8004258 <dxl_read_byte>
 80038b6:	7020      	strb	r0, [r4, #0]
   int result =  dxl_get_result();
 80038b8:	f000 fc82 	bl	80041c0 <dxl_get_result>
   if( result != COMM_RXSUCCESS	)
 80038bc:	2801      	cmp	r0, #1
// returns the left leight sensor reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter leftLum: pointer to store data read from AX-S1
void leftLuminosity(unsigned char sensor, unsigned char* info) {
  *info = dxl_read_byte(sensor,AXS1_CTAB_ID_LeftLuminosity ) ;
   int result =  dxl_get_result();
 80038be:	4604      	mov	r4, r0
   if( result != COMM_RXSUCCESS	)
 80038c0:	d00a      	beq.n	80038d8 <leftLuminosity+0x2c>
     {
       TxDString("\nproblem, code=");
 80038c2:	4806      	ldr	r0, [pc, #24]	; (80038dc <leftLuminosity+0x30>)
 80038c4:	f7ff fd3a 	bl	800333c <TxDString>
       TxDWord16(result);
 80038c8:	b2a0      	uxth	r0, r4
 80038ca:	f7ff fdf6 	bl	80034ba <TxDWord16>
       TxDString("!!!\n");
     }
}
 80038ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   int result =  dxl_get_result();
   if( result != COMM_RXSUCCESS	)
     {
       TxDString("\nproblem, code=");
       TxDWord16(result);
       TxDString("!!!\n");
 80038d2:	4803      	ldr	r0, [pc, #12]	; (80038e0 <leftLuminosity+0x34>)
 80038d4:	f7ff bd32 	b.w	800333c <TxDString>
 80038d8:	bd10      	pop	{r4, pc}
 80038da:	bf00      	nop
 80038dc:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 80038e0:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

080038e4 <centerLuminosity>:
}

// returns the central light sensor reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter centerLum: pointer to store data read from AX-S1
void centerLuminosity(unsigned char sensor, unsigned char* info) {
 80038e4:	b510      	push	{r4, lr}
 80038e6:	460c      	mov	r4, r1
  *info = dxl_read_byte(sensor,AXS1_CTAB_ID_CenterLuminosity ) ;
 80038e8:	211e      	movs	r1, #30
 80038ea:	f000 fcb5 	bl	8004258 <dxl_read_byte>
 80038ee:	7020      	strb	r0, [r4, #0]
   int result =  dxl_get_result();
 80038f0:	f000 fc66 	bl	80041c0 <dxl_get_result>
   if( result != COMM_RXSUCCESS	)
 80038f4:	2801      	cmp	r0, #1
// returns the central light sensor reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter centerLum: pointer to store data read from AX-S1
void centerLuminosity(unsigned char sensor, unsigned char* info) {
  *info = dxl_read_byte(sensor,AXS1_CTAB_ID_CenterLuminosity ) ;
   int result =  dxl_get_result();
 80038f6:	4604      	mov	r4, r0
   if( result != COMM_RXSUCCESS	)
 80038f8:	d00a      	beq.n	8003910 <centerLuminosity+0x2c>
     {
       TxDString("\nproblem, code=");
 80038fa:	4806      	ldr	r0, [pc, #24]	; (8003914 <centerLuminosity+0x30>)
 80038fc:	f7ff fd1e 	bl	800333c <TxDString>
       TxDWord16(result);
 8003900:	b2a0      	uxth	r0, r4
 8003902:	f7ff fdda 	bl	80034ba <TxDWord16>
       TxDString("!!!\n");
     }
}
 8003906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   int result =  dxl_get_result();
   if( result != COMM_RXSUCCESS	)
     {
       TxDString("\nproblem, code=");
       TxDWord16(result);
       TxDString("!!!\n");
 800390a:	4803      	ldr	r0, [pc, #12]	; (8003918 <centerLuminosity+0x34>)
 800390c:	f7ff bd16 	b.w	800333c <TxDString>
 8003910:	bd10      	pop	{r4, pc}
 8003912:	bf00      	nop
 8003914:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 8003918:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

0800391c <rightLuminosity>:
}

// returns the right light sensor reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter rightLum: pointer to store data read from AX-S1
void rightLuminosity(unsigned char sensor, unsigned char* info) {
 800391c:	b510      	push	{r4, lr}
 800391e:	460c      	mov	r4, r1
  *info = dxl_read_byte(sensor,AXS1_CTAB_ID_RightLuminosity ) ;
 8003920:	211f      	movs	r1, #31
 8003922:	f000 fc99 	bl	8004258 <dxl_read_byte>
 8003926:	7020      	strb	r0, [r4, #0]
  int result =  dxl_get_result();
 8003928:	f000 fc4a 	bl	80041c0 <dxl_get_result>
  if( result != COMM_RXSUCCESS	)
 800392c:	2801      	cmp	r0, #1
// returns the right light sensor reading. Is a numerical value not just a flag!
// parameter sensor: Id of AX-S1
// parameter rightLum: pointer to store data read from AX-S1
void rightLuminosity(unsigned char sensor, unsigned char* info) {
  *info = dxl_read_byte(sensor,AXS1_CTAB_ID_RightLuminosity ) ;
  int result =  dxl_get_result();
 800392e:	4604      	mov	r4, r0
  if( result != COMM_RXSUCCESS	)
 8003930:	d00a      	beq.n	8003948 <rightLuminosity+0x2c>
    {
      TxDString("\nproblem, code=");
 8003932:	4806      	ldr	r0, [pc, #24]	; (800394c <rightLuminosity+0x30>)
 8003934:	f7ff fd02 	bl	800333c <TxDString>
      TxDWord16(result);
 8003938:	b2a0      	uxth	r0, r4
 800393a:	f7ff fdbe 	bl	80034ba <TxDWord16>
      TxDString("!!!\n");
    }
}
 800393e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  int result =  dxl_get_result();
  if( result != COMM_RXSUCCESS	)
    {
      TxDString("\nproblem, code=");
      TxDWord16(result);
      TxDString("!!!\n");
 8003942:	4803      	ldr	r0, [pc, #12]	; (8003950 <rightLuminosity+0x34>)
 8003944:	f7ff bcfa 	b.w	800333c <TxDString>
 8003948:	bd10      	pop	{r4, pc}
 800394a:	bf00      	nop
 800394c:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 8003950:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

08003954 <dataSound>:
}


// returns the amount of sound detected
// untested, see documentation of AX-S1!!
void dataSound(unsigned char sensor, unsigned int* info) {
 8003954:	b510      	push	{r4, lr}
 8003956:	460c      	mov	r4, r1
  *info = dxl_read_word(sensor,AXS1_CTAB_ID_SoundData) ;
 8003958:	2123      	movs	r1, #35	; 0x23
 800395a:	f000 fca3 	bl	80042a4 <dxl_read_word>
 800395e:	6020      	str	r0, [r4, #0]
   int result =  dxl_get_result();
 8003960:	f000 fc2e 	bl	80041c0 <dxl_get_result>
   if( result != COMM_RXSUCCESS	)
 8003964:	2801      	cmp	r0, #1

// returns the amount of sound detected
// untested, see documentation of AX-S1!!
void dataSound(unsigned char sensor, unsigned int* info) {
  *info = dxl_read_word(sensor,AXS1_CTAB_ID_SoundData) ;
   int result =  dxl_get_result();
 8003966:	4604      	mov	r4, r0
   if( result != COMM_RXSUCCESS	)
 8003968:	d00a      	beq.n	8003980 <dataSound+0x2c>
     {
       TxDString("\nproblem, code=");
 800396a:	4806      	ldr	r0, [pc, #24]	; (8003984 <dataSound+0x30>)
 800396c:	f7ff fce6 	bl	800333c <TxDString>
       TxDWord16(result);
 8003970:	b2a0      	uxth	r0, r4
 8003972:	f7ff fda2 	bl	80034ba <TxDWord16>
       TxDString("!!!\n");
     }
}
 8003976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   int result =  dxl_get_result();
   if( result != COMM_RXSUCCESS	)
     {
       TxDString("\nproblem, code=");
       TxDWord16(result);
       TxDString("!!!\n");
 800397a:	4803      	ldr	r0, [pc, #12]	; (8003988 <dataSound+0x34>)
 800397c:	f7ff bcde 	b.w	800333c <TxDString>
 8003980:	bd10      	pop	{r4, pc}
 8003982:	bf00      	nop
 8003984:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 8003988:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

0800398c <noteBuzz>:
     }
}


//helper function
void noteBuzz(unsigned char sensor, int note) {
 800398c:	b510      	push	{r4, lr}
 800398e:	460a      	mov	r2, r1
  dxl_write_byte(sensor, AXS1_CTAB_ID_BuzzerIndex, note) ;
 8003990:	2128      	movs	r1, #40	; 0x28
 8003992:	f000 fc75 	bl	8004280 <dxl_write_byte>
   int result =  dxl_get_result();
 8003996:	f000 fc13 	bl	80041c0 <dxl_get_result>
   if( result != COMM_RXSUCCESS	)
 800399a:	2801      	cmp	r0, #1


//helper function
void noteBuzz(unsigned char sensor, int note) {
  dxl_write_byte(sensor, AXS1_CTAB_ID_BuzzerIndex, note) ;
   int result =  dxl_get_result();
 800399c:	4604      	mov	r4, r0
   if( result != COMM_RXSUCCESS	)
 800399e:	d00a      	beq.n	80039b6 <noteBuzz+0x2a>
     {
       TxDString("\nproblem, code=");
 80039a0:	4805      	ldr	r0, [pc, #20]	; (80039b8 <noteBuzz+0x2c>)
 80039a2:	f7ff fccb 	bl	800333c <TxDString>
       TxDWord16(result);
 80039a6:	b2a0      	uxth	r0, r4
 80039a8:	f7ff fd87 	bl	80034ba <TxDWord16>
       TxDString("!!!\n");
     }
}
 80039ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   int result =  dxl_get_result();
   if( result != COMM_RXSUCCESS	)
     {
       TxDString("\nproblem, code=");
       TxDWord16(result);
       TxDString("!!!\n");
 80039b0:	4802      	ldr	r0, [pc, #8]	; (80039bc <noteBuzz+0x30>)
 80039b2:	f7ff bcc3 	b.w	800333c <TxDString>
 80039b6:	bd10      	pop	{r4, pc}
 80039b8:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
 80039bc:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}

080039c0 <timeBuzz>:
     }
}

//helper function
void timeBuzz(unsigned char sensor, int time) {
 80039c0:	b538      	push	{r3, r4, r5, lr}
 80039c2:	4605      	mov	r5, r0
 80039c4:	460c      	mov	r4, r1
  int result=-1 ;
  while (result != COMM_RXSUCCESS)
  {
    dxl_write_byte(sensor, AXS1_CTAB_ID_BuzzerTime, time) ;
 80039c6:	4628      	mov	r0, r5
 80039c8:	2129      	movs	r1, #41	; 0x29
 80039ca:	4622      	mov	r2, r4
 80039cc:	f000 fc58 	bl	8004280 <dxl_write_byte>
    result =  dxl_get_result();
 80039d0:	f000 fbf6 	bl	80041c0 <dxl_get_result>
}

//helper function
void timeBuzz(unsigned char sensor, int time) {
  int result=-1 ;
  while (result != COMM_RXSUCCESS)
 80039d4:	2801      	cmp	r0, #1
 80039d6:	d1f6      	bne.n	80039c6 <timeBuzz+0x6>
    {
      TxDString("\nproblem, code=");
      TxDWord16(result);
      TxDString("!!!\n");
    }
}
 80039d8:	bd38      	pop	{r3, r4, r5, pc}

080039da <Timer_Configuration>:
  USART_SendData(USART3,bTxdData);
  while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void Timer_Configuration(void)
{
 80039da:	b510      	push	{r4, lr}
 80039dc:	b088      	sub	sp, #32
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
  TIM_OCInitTypeDef  TIM_OCInitStructure;

  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 80039de:	a801      	add	r0, sp, #4
 80039e0:	f001 fd89 	bl	80054f6 <TIM_TimeBaseStructInit>
  TIM_OCStructInit(&TIM_OCInitStructure);
 80039e4:	a804      	add	r0, sp, #16
 80039e6:	f001 fd8f 	bl	8005508 <TIM_OCStructInit>

  TIM_DeInit(TIM2);
 80039ea:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80039ee:	f001 fbfb 	bl	80051e8 <TIM_DeInit>

  /* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 65535;
 80039f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80039f6:	2400      	movs	r4, #0
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80039f8:	a901      	add	r1, sp, #4
 80039fa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  TIM_OCStructInit(&TIM_OCInitStructure);

  TIM_DeInit(TIM2);

  /* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 65535;
 80039fe:	f8ad 3008 	strh.w	r3, [sp, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8003a02:	f8ad 4004 	strh.w	r4, [sp, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8003a06:	f8ad 400a 	strh.w	r4, [sp, #10]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8003a0a:	f8ad 4006 	strh.w	r4, [sp, #6]

  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8003a0e:	f001 fc4f 	bl	80052b0 <TIM_TimeBaseInit>

  /* Prescaler configuration */
  TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);
 8003a12:	2201      	movs	r2, #1
 8003a14:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003a18:	f240 21d2 	movw	r1, #722	; 0x2d2
 8003a1c:	f001 fe10 	bl	8005640 <TIM_PrescalerConfig>

  /* Output Compare Timing Mode configuration: Channel1 */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
  TIM_OCInitStructure.TIM_Pulse = CCR1_Val ;
 8003a20:	4b10      	ldr	r3, [pc, #64]	; (8003a64 <Timer_Configuration+0x8a>)

  TIM_OC1Init(TIM2, &TIM_OCInitStructure);
 8003a22:	a904      	add	r1, sp, #16

  /* Output Compare Timing Mode configuration: Channel1 */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
  TIM_OCInitStructure.TIM_Pulse = CCR1_Val ;
 8003a24:	881b      	ldrh	r3, [r3, #0]

  TIM_OC1Init(TIM2, &TIM_OCInitStructure);
 8003a26:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

  /* Output Compare Timing Mode configuration: Channel1 */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
  TIM_OCInitStructure.TIM_Pulse = CCR1_Val ;
 8003a2a:	f8ad 3016 	strh.w	r3, [sp, #22]

  /* Prescaler configuration */
  TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);

  /* Output Compare Timing Mode configuration: Channel1 */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
 8003a2e:	f8ad 4010 	strh.w	r4, [sp, #16]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
 8003a32:	f8ad 4012 	strh.w	r4, [sp, #18]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8003a36:	f8ad 4018 	strh.w	r4, [sp, #24]
  TIM_OCInitStructure.TIM_Pulse = CCR1_Val ;

  TIM_OC1Init(TIM2, &TIM_OCInitStructure);
 8003a3a:	f001 fc57 	bl	80052ec <TIM_OC1Init>
  TIM_OC1PreloadConfig(TIM2, TIM_OCPreload_Disable);
 8003a3e:	4621      	mov	r1, r4
 8003a40:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003a44:	f001 fe81 	bl	800574a <TIM_OC1PreloadConfig>

  /* TIM IT enable */
  TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003a4e:	2102      	movs	r1, #2
 8003a50:	f001 fd8f 	bl	8005572 <TIM_ITConfig>

  /* TIM2 enable counter */
  TIM_Cmd(TIM2, ENABLE);
 8003a54:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003a58:	2101      	movs	r1, #1
 8003a5a:	f001 fd70 	bl	800553e <TIM_Cmd>
}
 8003a5e:	b008      	add	sp, #32
 8003a60:	bd10      	pop	{r4, pc}
 8003a62:	bf00      	nop
 8003a64:	20000000 	andcs	r0, r0, r0

08003a68 <TimerInterrupt_1ms>:

void TimerInterrupt_1ms(void) //OLLO CONTROL
{
 8003a68:	b510      	push	{r4, lr}
  if (TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET) // 1ms//
 8003a6a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003a6e:	2102      	movs	r1, #2
 8003a70:	f002 f897 	bl	8005ba2 <TIM_GetITStatus>
 8003a74:	b1e8      	cbz	r0, 8003ab2 <TimerInterrupt_1ms+0x4a>
    {
      TIM_ClearITPendingBit(TIM2, TIM_IT_CC1);
 8003a76:	2102      	movs	r1, #2
 8003a78:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003a7c:	f002 f89c 	bl	8005bb8 <TIM_ClearITPendingBit>

      capture = TIM_GetCapture1(TIM2);
 8003a80:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003a84:	f002 f870 	bl	8005b68 <TIM_GetCapture1>
 8003a88:	4c0a      	ldr	r4, [pc, #40]	; (8003ab4 <TimerInterrupt_1ms+0x4c>)
      TIM_SetCompare1(TIM2, capture + CCR1_Val);
 8003a8a:	4b0b      	ldr	r3, [pc, #44]	; (8003ab8 <TimerInterrupt_1ms+0x50>)
{
  if (TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET) // 1ms//
    {
      TIM_ClearITPendingBit(TIM2, TIM_IT_CC1);

      capture = TIM_GetCapture1(TIM2);
 8003a8c:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
      TIM_SetCompare1(TIM2, capture + CCR1_Val);
 8003a90:	f8d4 1104 	ldr.w	r1, [r4, #260]	; 0x104
 8003a94:	881b      	ldrh	r3, [r3, #0]
 8003a96:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003a9a:	4419      	add	r1, r3
 8003a9c:	b289      	uxth	r1, r1
 8003a9e:	f001 ff90 	bl	80059c2 <TIM_SetCompare1>

      if(gw1msCounter > 0)
 8003aa2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003aa6:	b123      	cbz	r3, 8003ab2 <TimerInterrupt_1ms+0x4a>
	gw1msCounter--;
 8003aa8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003aac:	3b01      	subs	r3, #1
 8003aae:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
 8003ab2:	bd10      	pop	{r4, pc}
 8003ab4:	20000018 	andcs	r0, r0, r8, lsl r0
 8003ab8:	20000000 	andcs	r0, r0, r0

08003abc <RxD0Interrupt>:
    }
}

/*__interrupt*/
void RxD0Interrupt(void)
{
 8003abc:	b538      	push	{r3, r4, r5, lr}
  if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8003abe:	4809      	ldr	r0, [pc, #36]	; (8003ae4 <RxD0Interrupt+0x28>)
 8003ac0:	f240 5125 	movw	r1, #1317	; 0x525
 8003ac4:	f002 f9f7 	bl	8005eb6 <USART_GetITStatus>
 8003ac8:	b158      	cbz	r0, 8003ae2 <RxD0Interrupt+0x26>
    gbpRxInterruptBuffer[gbRxBufferWritePointer++] = USART_ReceiveData(USART1);
 8003aca:	4d07      	ldr	r5, [pc, #28]	; (8003ae8 <RxD0Interrupt+0x2c>)
 8003acc:	4805      	ldr	r0, [pc, #20]	; (8003ae4 <RxD0Interrupt+0x28>)
 8003ace:	782b      	ldrb	r3, [r5, #0]
 8003ad0:	b2dc      	uxtb	r4, r3
 8003ad2:	1c63      	adds	r3, r4, #1
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	702b      	strb	r3, [r5, #0]
 8003ad8:	f002 f98c 	bl	8005df4 <USART_ReceiveData>
 8003adc:	442c      	add	r4, r5
 8003ade:	b2c0      	uxtb	r0, r0
 8003ae0:	70a0      	strb	r0, [r4, #2]
 8003ae2:	bd38      	pop	{r3, r4, r5, pc}
 8003ae4:	40013800 	andmi	r3, r1, r0, lsl #16
 8003ae8:	20000018 	andcs	r0, r0, r8, lsl r0

08003aec <SysTick_Configuration>:
}

void SysTick_Configuration(void)
{
 8003aec:	b508      	push	{r3, lr}
  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
  SysTick_SetReload(9000);
 8003aee:	f242 3028 	movw	r0, #9000	; 0x2328
 8003af2:	f001 fb09 	bl	8005108 <SysTick_SetReload>

  /* Enable SysTick interrupt */
  SysTick_ITConfig(ENABLE);
}
 8003af6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
  SysTick_SetReload(9000);

  /* Enable SysTick interrupt */
  SysTick_ITConfig(ENABLE);
 8003afa:	2001      	movs	r0, #1
 8003afc:	f001 bb1e 	b.w	800513c <SysTick_ITConfig>

08003b00 <__ISR_DELAY>:
}

void __ISR_DELAY(void)
{
  if (gwTimingDelay != 0x00)
 8003b00:	4b04      	ldr	r3, [pc, #16]	; (8003b14 <__ISR_DELAY+0x14>)
 8003b02:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8003b06:	b122      	cbz	r2, 8003b12 <__ISR_DELAY+0x12>
    gwTimingDelay--;
 8003b08:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8003b0c:	3a01      	subs	r2, #1
 8003b0e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8003b12:	4770      	bx	lr
 8003b14:	20000018 	andcs	r0, r0, r8, lsl r0

08003b18 <mDelay>:
}

void mDelay(u32 nTime)
{
 8003b18:	b510      	push	{r4, lr}
 8003b1a:	4604      	mov	r4, r0
  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8003b1c:	2001      	movs	r0, #1
 8003b1e:	f001 faf9 	bl	8005114 <SysTick_CounterCmd>

  gwTimingDelay = nTime;
 8003b22:	4b08      	ldr	r3, [pc, #32]	; (8003b44 <mDelay+0x2c>)
 8003b24:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c

  while(gwTimingDelay != 0);
 8003b28:	f8d3 410c 	ldr.w	r4, [r3, #268]	; 0x10c
 8003b2c:	2c00      	cmp	r4, #0
 8003b2e:	d1fb      	bne.n	8003b28 <mDelay+0x10>

  /* Disable SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);
 8003b30:	f06f 0001 	mvn.w	r0, #1
 8003b34:	f001 faee 	bl	8005114 <SysTick_CounterCmd>
  /* Clear SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8003b38:	4620      	mov	r0, r4
}
 8003b3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  while(gwTimingDelay != 0);

  /* Disable SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);
  /* Clear SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8003b3e:	f001 bae9 	b.w	8005114 <SysTick_CounterCmd>
 8003b42:	bf00      	nop
 8003b44:	20000018 	andcs	r0, r0, r8, lsl r0

08003b48 <buzzWithDelay>:
    }
}

// play a note of given duration on the AX-S1.
// tim is in milliseconds, so 500 means half a second
void buzzWithDelay(unsigned char sensor, int note, int time) {
 8003b48:	b570      	push	{r4, r5, r6, lr}
 8003b4a:	460c      	mov	r4, r1
 8003b4c:	4605      	mov	r5, r0
  int k = 0;
  // infinite duration buzz
  timeBuzz(sensor,254);
 8003b4e:	21fe      	movs	r1, #254	; 0xfe
    }
}

// play a note of given duration on the AX-S1.
// tim is in milliseconds, so 500 means half a second
void buzzWithDelay(unsigned char sensor, int note, int time) {
 8003b50:	4616      	mov	r6, r2
  int k = 0;
  // infinite duration buzz
  timeBuzz(sensor,254);
 8003b52:	f7ff ff35 	bl	80039c0 <timeBuzz>
  noteBuzz(sensor, note);
 8003b56:	4621      	mov	r1, r4
 8003b58:	4628      	mov	r0, r5
 8003b5a:	f7ff ff17 	bl	800398c <noteBuzz>

  for (k=0; k<time; k++) {
 8003b5e:	2400      	movs	r4, #0
 8003b60:	42b4      	cmp	r4, r6
 8003b62:	da04      	bge.n	8003b6e <buzzWithDelay+0x26>
       mDelay(1) ;
 8003b64:	2001      	movs	r0, #1
 8003b66:	f7ff ffd7 	bl	8003b18 <mDelay>
  int k = 0;
  // infinite duration buzz
  timeBuzz(sensor,254);
  noteBuzz(sensor, note);

  for (k=0; k<time; k++) {
 8003b6a:	3401      	adds	r4, #1
 8003b6c:	e7f8      	b.n	8003b60 <buzzWithDelay+0x18>
       mDelay(1) ;
  }

  // shut off buzz
  timeBuzz(sensor,0) ;
 8003b6e:	4628      	mov	r0, r5
  return ;

}
 8003b70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  for (k=0; k<time; k++) {
       mDelay(1) ;
  }

  // shut off buzz
  timeBuzz(sensor,0) ;
 8003b74:	2100      	movs	r1, #0
 8003b76:	f7ff bf23 	b.w	80039c0 <timeBuzz>

08003b7a <init_music>:
    USART_Configuration(USART_PC, Baudrate_PC);
}


// delay -> 1,5s
void init_music() {                  //Totally spies
 8003b7a:	b508      	push	{r3, lr}

    buzzWithDelay(SENSOR, 19, 125);
 8003b7c:	2064      	movs	r0, #100	; 0x64
 8003b7e:	2113      	movs	r1, #19
 8003b80:	227d      	movs	r2, #125	; 0x7d
 8003b82:	f7ff ffe1 	bl	8003b48 <buzzWithDelay>
    buzzWithDelay(SENSOR, 16, 125);
 8003b86:	2064      	movs	r0, #100	; 0x64
 8003b88:	2110      	movs	r1, #16
 8003b8a:	227d      	movs	r2, #125	; 0x7d
 8003b8c:	f7ff ffdc 	bl	8003b48 <buzzWithDelay>
    buzzWithDelay(SENSOR, 16, 500);
 8003b90:	2064      	movs	r0, #100	; 0x64
 8003b92:	2110      	movs	r1, #16
 8003b94:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003b98:	f7ff ffd6 	bl	8003b48 <buzzWithDelay>
    // buzzWithDelay(SENSOR, 16, 250);
    // mDelay(500);
    
    buzzWithDelay(SENSOR, 14, 125);
 8003b9c:	2064      	movs	r0, #100	; 0x64
 8003b9e:	210e      	movs	r1, #14
 8003ba0:	227d      	movs	r2, #125	; 0x7d
 8003ba2:	f7ff ffd1 	bl	8003b48 <buzzWithDelay>
    buzzWithDelay(SENSOR, 16, 125);
 8003ba6:	2064      	movs	r0, #100	; 0x64
 8003ba8:	2110      	movs	r1, #16
 8003baa:	227d      	movs	r2, #125	; 0x7d
 8003bac:	f7ff ffcc 	bl	8003b48 <buzzWithDelay>
    buzzWithDelay(SENSOR, 19, 250);
}
 8003bb0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    // buzzWithDelay(SENSOR, 16, 250);
    // mDelay(500);
    
    buzzWithDelay(SENSOR, 14, 125);
    buzzWithDelay(SENSOR, 16, 125);
    buzzWithDelay(SENSOR, 19, 250);
 8003bb4:	2064      	movs	r0, #100	; 0x64
 8003bb6:	2113      	movs	r1, #19
 8003bb8:	22fa      	movs	r2, #250	; 0xfa
 8003bba:	f7ff bfc5 	b.w	8003b48 <buzzWithDelay>

08003bbe <init_music2>:
}

// delay -> 2,5s
void init_music2(){                   //John cena
 8003bbe:	b508      	push	{r3, lr}
    buzzWithDelay(SENSOR, 22, 125);
 8003bc0:	2116      	movs	r1, #22
 8003bc2:	227d      	movs	r2, #125	; 0x7d
 8003bc4:	2064      	movs	r0, #100	; 0x64
 8003bc6:	f7ff ffbf 	bl	8003b48 <buzzWithDelay>
    mDelay(125);
 8003bca:	207d      	movs	r0, #125	; 0x7d
 8003bcc:	f7ff ffa4 	bl	8003b18 <mDelay>
    buzzWithDelay(SENSOR, 24, 125);
 8003bd0:	2064      	movs	r0, #100	; 0x64
 8003bd2:	2118      	movs	r1, #24
 8003bd4:	227d      	movs	r2, #125	; 0x7d
 8003bd6:	f7ff ffb7 	bl	8003b48 <buzzWithDelay>
    buzzWithDelay(SENSOR, 20, 125);
 8003bda:	2114      	movs	r1, #20
 8003bdc:	227d      	movs	r2, #125	; 0x7d
 8003bde:	2064      	movs	r0, #100	; 0x64
 8003be0:	f7ff ffb2 	bl	8003b48 <buzzWithDelay>
    mDelay(125);
 8003be4:	207d      	movs	r0, #125	; 0x7d
 8003be6:	f7ff ff97 	bl	8003b18 <mDelay>
    
    // trop long les sons ?
    buzzWithDelay(SENSOR, 22, 500);
 8003bea:	2116      	movs	r1, #22
 8003bec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003bf0:	2064      	movs	r0, #100	; 0x64
 8003bf2:	f7ff ffa9 	bl	8003b48 <buzzWithDelay>
    mDelay(125);
 8003bf6:	207d      	movs	r0, #125	; 0x7d
 8003bf8:	f7ff ff8e 	bl	8003b18 <mDelay>
    buzzWithDelay(SENSOR, 25, 125);
 8003bfc:	2119      	movs	r1, #25
 8003bfe:	227d      	movs	r2, #125	; 0x7d
 8003c00:	2064      	movs	r0, #100	; 0x64
 8003c02:	f7ff ffa1 	bl	8003b48 <buzzWithDelay>
    mDelay(125);
 8003c06:	207d      	movs	r0, #125	; 0x7d
 8003c08:	f7ff ff86 	bl	8003b18 <mDelay>
    buzzWithDelay(SENSOR, 24, 125);
 8003c0c:	2064      	movs	r0, #100	; 0x64
 8003c0e:	2118      	movs	r1, #24
 8003c10:	227d      	movs	r2, #125	; 0x7d
 8003c12:	f7ff ff99 	bl	8003b48 <buzzWithDelay>
    buzzWithDelay(SENSOR, 20, 125);
 8003c16:	2114      	movs	r1, #20
 8003c18:	227d      	movs	r2, #125	; 0x7d
 8003c1a:	2064      	movs	r0, #100	; 0x64
 8003c1c:	f7ff ff94 	bl	8003b48 <buzzWithDelay>
    mDelay(125);
 8003c20:	207d      	movs	r0, #125	; 0x7d
 8003c22:	f7ff ff79 	bl	8003b18 <mDelay>
    buzzWithDelay(SENSOR, 22, 500);
 8003c26:	2064      	movs	r0, #100	; 0x64
 8003c28:	2116      	movs	r1, #22
 8003c2a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003c2e:	f7ff ff8b 	bl	8003b48 <buzzWithDelay>
    mDelay(125);
}
 8003c32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    mDelay(125);
    buzzWithDelay(SENSOR, 24, 125);
    buzzWithDelay(SENSOR, 20, 125);
    mDelay(125);
    buzzWithDelay(SENSOR, 22, 500);
    mDelay(125);
 8003c36:	207d      	movs	r0, #125	; 0x7d
 8003c38:	f7ff bf6e 	b.w	8003b18 <mDelay>

08003c3c <init_lights>:
}


// delay -> 1,4s
void init_lights() {
 8003c3c:	b510      	push	{r4, lr}
 8003c3e:	2402      	movs	r4, #2
    int z ;
    for(z = 0; z < 2; z++)
    {   
        TxDString("Motor lights on...\n") ;
 8003c40:	483a      	ldr	r0, [pc, #232]	; (8003d2c <init_lights+0xf0>)
 8003c42:	f7ff fb7b 	bl	800333c <TxDString>
        lightOn(MOTOR_down_left);
 8003c46:	2004      	movs	r0, #4
 8003c48:	f7ff fcc4 	bl	80035d4 <lightOn>
        lightOn(MOTOR_down_right);
 8003c4c:	2003      	movs	r0, #3
 8003c4e:	f7ff fcc1 	bl	80035d4 <lightOn>

        TxDString("blink!!\n") ;
 8003c52:	4837      	ldr	r0, [pc, #220]	; (8003d30 <init_lights+0xf4>)
 8003c54:	f7ff fb72 	bl	800333c <TxDString>
        GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
 8003c58:	4836      	ldr	r0, [pc, #216]	; (8003d34 <init_lights+0xf8>)
 8003c5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c5e:	f000 fe54 	bl	800490a <GPIO_SetBits>
        GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8003c62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c66:	4834      	ldr	r0, [pc, #208]	; (8003d38 <init_lights+0xfc>)
 8003c68:	f000 fe51 	bl	800490e <GPIO_ResetBits>
        mDelay(100);
 8003c6c:	2064      	movs	r0, #100	; 0x64
 8003c6e:	f7ff ff53 	bl	8003b18 <mDelay>

        GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8003c72:	4831      	ldr	r0, [pc, #196]	; (8003d38 <init_lights+0xfc>)
 8003c74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c78:	f000 fe47 	bl	800490a <GPIO_SetBits>
        GPIO_ResetBits(PORT_LED_PROGRAM, PIN_LED_PROGRAM);
 8003c7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c80:	482d      	ldr	r0, [pc, #180]	; (8003d38 <init_lights+0xfc>)
 8003c82:	f000 fe44 	bl	800490e <GPIO_ResetBits>
        mDelay(100);
 8003c86:	2064      	movs	r0, #100	; 0x64
 8003c88:	f7ff ff46 	bl	8003b18 <mDelay>

        GPIO_SetBits(PORT_LED_PROGRAM, PIN_LED_PROGRAM);
 8003c8c:	482a      	ldr	r0, [pc, #168]	; (8003d38 <init_lights+0xfc>)
 8003c8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c92:	f000 fe3a 	bl	800490a <GPIO_SetBits>
        GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 8003c96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c9a:	4827      	ldr	r0, [pc, #156]	; (8003d38 <init_lights+0xfc>)
 8003c9c:	f000 fe37 	bl	800490e <GPIO_ResetBits>
        mDelay(100);
 8003ca0:	2064      	movs	r0, #100	; 0x64
 8003ca2:	f7ff ff39 	bl	8003b18 <mDelay>

        GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 8003ca6:	4824      	ldr	r0, [pc, #144]	; (8003d38 <init_lights+0xfc>)
 8003ca8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cac:	f000 fe2d 	bl	800490a <GPIO_SetBits>
        GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
 8003cb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003cb4:	481f      	ldr	r0, [pc, #124]	; (8003d34 <init_lights+0xf8>)
 8003cb6:	f000 fe2a 	bl	800490e <GPIO_ResetBits>
        mDelay(100);
 8003cba:	2064      	movs	r0, #100	; 0x64
 8003cbc:	f7ff ff2c 	bl	8003b18 <mDelay>

        GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
 8003cc0:	481c      	ldr	r0, [pc, #112]	; (8003d34 <init_lights+0xf8>)
 8003cc2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003cc6:	f000 fe20 	bl	800490a <GPIO_SetBits>
        GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 8003cca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cce:	4819      	ldr	r0, [pc, #100]	; (8003d34 <init_lights+0xf8>)
 8003cd0:	f000 fe1d 	bl	800490e <GPIO_ResetBits>
        mDelay(100);
 8003cd4:	2064      	movs	r0, #100	; 0x64
 8003cd6:	f7ff ff1f 	bl	8003b18 <mDelay>

        GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 8003cda:	4816      	ldr	r0, [pc, #88]	; (8003d34 <init_lights+0xf8>)
 8003cdc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ce0:	f000 fe13 	bl	800490a <GPIO_SetBits>
        GPIO_ResetBits(PORT_LED_AUX, PIN_LED_AUX);
 8003ce4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ce8:	4813      	ldr	r0, [pc, #76]	; (8003d38 <init_lights+0xfc>)
 8003cea:	f000 fe10 	bl	800490e <GPIO_ResetBits>
        mDelay(100);
 8003cee:	2064      	movs	r0, #100	; 0x64
 8003cf0:	f7ff ff12 	bl	8003b18 <mDelay>

        GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
 8003cf4:	4810      	ldr	r0, [pc, #64]	; (8003d38 <init_lights+0xfc>)
 8003cf6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cfa:	f000 fe06 	bl	800490a <GPIO_SetBits>
        GPIO_ResetBits(PORT_LED_POWER, PIN_LED_POWER);
 8003cfe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003d02:	480c      	ldr	r0, [pc, #48]	; (8003d34 <init_lights+0xf8>)
 8003d04:	f000 fe03 	bl	800490e <GPIO_ResetBits>
        mDelay(100);
 8003d08:	2064      	movs	r0, #100	; 0x64
 8003d0a:	f7ff ff05 	bl	8003b18 <mDelay>

        TxDString("Motor lights oFF...\n") ;
 8003d0e:	480b      	ldr	r0, [pc, #44]	; (8003d3c <init_lights+0x100>)
 8003d10:	f7ff fb14 	bl	800333c <TxDString>
        lightOff(MOTOR_down_left);
 8003d14:	2004      	movs	r0, #4
 8003d16:	f7ff fc77 	bl	8003608 <lightOff>
        lightOff(MOTOR_down_right);
 8003d1a:	2003      	movs	r0, #3
 8003d1c:	f7ff fc74 	bl	8003608 <lightOff>


// delay -> 1,4s
void init_lights() {
    int z ;
    for(z = 0; z < 2; z++)
 8003d20:	2c01      	cmp	r4, #1
 8003d22:	d001      	beq.n	8003d28 <init_lights+0xec>
 8003d24:	2401      	movs	r4, #1
 8003d26:	e78b      	b.n	8003c40 <init_lights+0x4>

        TxDString("Motor lights oFF...\n") ;
        lightOff(MOTOR_down_left);
        lightOff(MOTOR_down_right);
    }
}
 8003d28:	bd10      	pop	{r4, pc}
 8003d2a:	bf00      	nop
 8003d2c:	0800639c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sp, lr}
 8003d30:	080063b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sp, lr}
 8003d34:	40011000 	andmi	r1, r1, r0
 8003d38:	40010c00 	andmi	r0, r1, r0, lsl #24
 8003d3c:	080063b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, sp, lr}

08003d40 <up_to_lowering>:
    getAngle(MOTOR_up_left, &current_Angle1);
    if(abs(current_Angle1-out_Angle1) <= shovelthreshold  && abs(current_Angle2-out_Angle2) <= shovelthreshold)
        *shovel_state = shovel_up;
}

void up_to_lowering(int* shovel_state, unsigned int init_Angle1, unsigned int init_Angle2){
 8003d40:	b570      	push	{r4, r5, r6, lr}
 8003d42:	4615      	mov	r5, r2
 8003d44:	460e      	mov	r6, r1
 8003d46:	4604      	mov	r4, r0
    setSpeed(MOTOR_down_left, speed_ini);
 8003d48:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8003d4c:	2004      	movs	r0, #4
 8003d4e:	f7ff fbbe 	bl	80034ce <setSpeed>
    setSpeed(MOTOR_down_right, -speed_ini);
 8003d52:	4907      	ldr	r1, [pc, #28]	; (8003d70 <up_to_lowering+0x30>)
 8003d54:	2003      	movs	r0, #3
 8003d56:	f7ff fbba 	bl	80034ce <setSpeed>
    mDelay(1000);
 8003d5a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d5e:	f7ff fedb 	bl	8003b18 <mDelay>
    lifting(init_Angle1, init_Angle2);
 8003d62:	4630      	mov	r0, r6
 8003d64:	4629      	mov	r1, r5
 8003d66:	f7ff fc1d 	bl	80035a4 <lifting>
    *shovel_state = shovel_lowering;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	6023      	str	r3, [r4, #0]
 8003d6e:	bd70      	pop	{r4, r5, r6, pc}
 8003d70:	fffffd44 			; <UNDEFINED> instruction: 0xfffffd44

08003d74 <detectlb>:

// -----------------
// CONTOUR DETECTION
// -----------------

void detectlb(int thresholdLight, unsigned char *leftfield){
 8003d74:	b538      	push	{r3, r4, r5, lr}
 8003d76:	460d      	mov	r5, r1
 8003d78:	4604      	mov	r4, r0
    leftInfraRed(SENSOR, leftfield);
 8003d7a:	2064      	movs	r0, #100	; 0x64
 8003d7c:	f7ff fd38 	bl	80037f0 <leftInfraRed>
    if (*leftfield >= thresholdLight){
 8003d80:	782b      	ldrb	r3, [r5, #0]
 8003d82:	42a3      	cmp	r3, r4
 8003d84:	db15      	blt.n	8003db2 <detectlb+0x3e>
        switch_off_lights();
 8003d86:	f7ff fc59 	bl	800363c <switch_off_lights>
        GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
 8003d8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003d8e:	4809      	ldr	r0, [pc, #36]	; (8003db4 <detectlb+0x40>)
 8003d90:	f000 fdbd 	bl	800490e <GPIO_ResetBits>
    setSpeed(MOTOR_down_left, speed);
    setSpeed(MOTOR_down_right, -speed);
}

void move_backward(int speed) {
    move_forward(-speed);
 8003d94:	4808      	ldr	r0, [pc, #32]	; (8003db8 <detectlb+0x44>)
 8003d96:	f7ff fbb7 	bl	8003508 <move_forward>
    leftInfraRed(SENSOR, leftfield);
    if (*leftfield >= thresholdLight){
        switch_off_lights();
        GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
        move_backward(speed_max);
        mDelay(1000);
 8003d9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d9e:	f7ff febb 	bl	8003b18 <mDelay>
        turn_left();
 8003da2:	f7ff fbcd 	bl	8003540 <turn_left>
        mDelay(1000);
    }
}
 8003da6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        switch_off_lights();
        GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
        move_backward(speed_max);
        mDelay(1000);
        turn_left();
        mDelay(1000);
 8003daa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003dae:	f7ff beb3 	b.w	8003b18 <mDelay>
 8003db2:	bd38      	pop	{r3, r4, r5, pc}
 8003db4:	40011000 	andmi	r1, r1, r0
 8003db8:	fffffc01 			; <UNDEFINED> instruction: 0xfffffc01

08003dbc <USART_Configuration>:
{
  USART_Configuration(USART_DXL, baudrate);
}

void USART_Configuration(u8 PORT, u32 baudrate)
{
 8003dbc:	b530      	push	{r4, r5, lr}
 8003dbe:	460d      	mov	r5, r1
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	b085      	sub	sp, #20

  USART_InitTypeDef USART_InitStructure;

  USART_StructInit(&USART_InitStructure);
 8003dc4:	4668      	mov	r0, sp
 8003dc6:	f001 ff89 	bl	8005cdc <USART_StructInit>


  USART_InitStructure.USART_BaudRate = baudrate;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	f8ad 3004 	strh.w	r3, [sp, #4]
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003dd0:	f8ad 3006 	strh.w	r3, [sp, #6]
  USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003dd4:	f8ad 3008 	strh.w	r3, [sp, #8]
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003dd8:	f8ad 300c 	strh.w	r3, [sp, #12]
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003ddc:	230c      	movs	r3, #12
  USART_InitTypeDef USART_InitStructure;

  USART_StructInit(&USART_InitStructure);


  USART_InitStructure.USART_BaudRate = baudrate;
 8003dde:	9500      	str	r5, [sp, #0]
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
  USART_InitStructure.USART_Parity = USART_Parity_No ;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003de0:	f8ad 300a 	strh.w	r3, [sp, #10]


  if( PORT == USART_DXL )
 8003de4:	b98c      	cbnz	r4, 8003e0a <USART_Configuration+0x4e>
    {
      USART_DeInit(USART1);
 8003de6:	4812      	ldr	r0, [pc, #72]	; (8003e30 <USART_Configuration+0x74>)
 8003de8:	f001 feea 	bl	8005bc0 <USART_DeInit>
      mDelay(10);
 8003dec:	200a      	movs	r0, #10
 8003dee:	f7ff fe93 	bl	8003b18 <mDelay>
      /* Configure the USART1 */
      USART_Init(USART1, &USART_InitStructure);
 8003df2:	480f      	ldr	r0, [pc, #60]	; (8003e30 <USART_Configuration+0x74>)
 8003df4:	4669      	mov	r1, sp
 8003df6:	f001 ff2d 	bl	8005c54 <USART_Init>

      /* Enable USART1 Receive and Transmit interrupts */
      USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003dfa:	480d      	ldr	r0, [pc, #52]	; (8003e30 <USART_Configuration+0x74>)
 8003dfc:	f240 5125 	movw	r1, #1317	; 0x525
 8003e00:	2201      	movs	r2, #1
 8003e02:	f001 ff98 	bl	8005d36 <USART_ITConfig>
      //USART_ITConfig(USART1, USART_IT_TC, ENABLE);

      /* Enable the USART1 */
      USART_Cmd(USART1, ENABLE);
 8003e06:	480a      	ldr	r0, [pc, #40]	; (8003e30 <USART_Configuration+0x74>)
 8003e08:	e00c      	b.n	8003e24 <USART_Configuration+0x68>
    }

  else if( PORT == USART_PC )
 8003e0a:	2c02      	cmp	r4, #2
 8003e0c:	d10d      	bne.n	8003e2a <USART_Configuration+0x6e>
    {
      USART_DeInit(USART3);
 8003e0e:	4809      	ldr	r0, [pc, #36]	; (8003e34 <USART_Configuration+0x78>)
 8003e10:	f001 fed6 	bl	8005bc0 <USART_DeInit>
      mDelay(10);
 8003e14:	200a      	movs	r0, #10
 8003e16:	f7ff fe7f 	bl	8003b18 <mDelay>
      /* Configure the USART3 */
      USART_Init(USART3, &USART_InitStructure);
 8003e1a:	4806      	ldr	r0, [pc, #24]	; (8003e34 <USART_Configuration+0x78>)
 8003e1c:	4669      	mov	r1, sp
 8003e1e:	f001 ff19 	bl	8005c54 <USART_Init>
      /* Enable USART3 Receive and Transmit interrupts */
      //USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
      //USART_ITConfig(USART3, USART_IT_TC, ENABLE);

      /* Enable the USART3 */
      USART_Cmd(USART3, ENABLE);
 8003e22:	4804      	ldr	r0, [pc, #16]	; (8003e34 <USART_Configuration+0x78>)
 8003e24:	2101      	movs	r1, #1
 8003e26:	f001 ff7a 	bl	8005d1e <USART_Cmd>
    }
}
 8003e2a:	b005      	add	sp, #20
 8003e2c:	bd30      	pop	{r4, r5, pc}
 8003e2e:	bf00      	nop
 8003e30:	40013800 	andmi	r3, r1, r0, lsl #16
 8003e34:	40004800 	andmi	r4, r0, r0, lsl #16

08003e38 <init_config>:
// --------------



// DO NOT TOUCH
void init_config() {
 8003e38:	b508      	push	{r3, lr}
    /* System Clocks Configuration */
    RCC_Configuration();
 8003e3a:	f7ff f97b 	bl	8003134 <RCC_Configuration>

    /* NVIC configuration */
    NVIC_Configuration();
 8003e3e:	f7ff f9bb 	bl	80031b8 <NVIC_Configuration>

    /* GPIO configuration */
    GPIO_Configuration();
 8003e42:	f7ff f9e0 	bl	8003206 <GPIO_Configuration>

    SysTick_Configuration();
 8003e46:	f7ff fe51 	bl	8003aec <SysTick_Configuration>

    Timer_Configuration();
 8003e4a:	f7ff fdc6 	bl	80039da <Timer_Configuration>

    dxl_initialize( 0, 1 );
 8003e4e:	2101      	movs	r1, #1
 8003e50:	2000      	movs	r0, #0
 8003e52:	f000 f897 	bl	8003f84 <dxl_initialize>
    USART_Configuration(USART_PC, Baudrate_PC);
 8003e56:	4b03      	ldr	r3, [pc, #12]	; (8003e64 <init_config+0x2c>)
 8003e58:	2002      	movs	r0, #2
 8003e5a:	6859      	ldr	r1, [r3, #4]
}
 8003e5c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SysTick_Configuration();

    Timer_Configuration();

    dxl_initialize( 0, 1 );
    USART_Configuration(USART_PC, Baudrate_PC);
 8003e60:	f7ff bfac 	b.w	8003dbc <USART_Configuration>
 8003e64:	20000000 	andcs	r0, r0, r0

08003e68 <USART1_Configuration>:
  GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
  GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
}

void USART1_Configuration(u32 baudrate)
{
 8003e68:	4601      	mov	r1, r0
  USART_Configuration(USART_DXL, baudrate);
 8003e6a:	2000      	movs	r0, #0
 8003e6c:	f7ff bfa6 	b.w	8003dbc <USART_Configuration>

08003e70 <StartDiscount>:
  SysTick_CounterCmd(SysTick_Counter_Clear);
}

void StartDiscount(s32 StartTime)
{
  gw1msCounter = StartTime;
 8003e70:	4b01      	ldr	r3, [pc, #4]	; (8003e78 <StartDiscount+0x8>)
 8003e72:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
 8003e76:	4770      	bx	lr
 8003e78:	20000018 	andcs	r0, r0, r8, lsl r0

08003e7c <CheckTimeOut>:
u8 CheckTimeOut(void)
{
  // Check timeout
  // Return: 0 is false, 1 is true(timeout occurred)

  if(gw1msCounter == 0)
 8003e7c:	4b03      	ldr	r3, [pc, #12]	; (8003e8c <CheckTimeOut+0x10>)
 8003e7e:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    return 1;
  else
    return 0;
}
 8003e82:	fab0 f080 	clz	r0, r0
 8003e86:	0940      	lsrs	r0, r0, #5
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	20000018 	andcs	r0, r0, r8, lsl r0

08003e90 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8003e90:	4770      	bx	lr

08003e92 <HardFaultException>:
void HardFaultException(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8003e92:	e7fe      	b.n	8003e92 <HardFaultException>

08003e94 <MemManageException>:
void MemManageException(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8003e94:	e7fe      	b.n	8003e94 <MemManageException>

08003e96 <BusFaultException>:
void BusFaultException(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8003e96:	e7fe      	b.n	8003e96 <BusFaultException>

08003e98 <UsageFaultException>:
void UsageFaultException(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8003e98:	e7fe      	b.n	8003e98 <UsageFaultException>

08003e9a <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8003e9a:	4770      	bx	lr

08003e9c <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8003e9c:	4770      	bx	lr

08003e9e <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8003e9e:	4770      	bx	lr

08003ea0 <SysTickHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
	__ISR_DELAY();
 8003ea0:	f7ff be2e 	b.w	8003b00 <__ISR_DELAY>

08003ea4 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8003ea4:	4770      	bx	lr

08003ea6 <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8003ea6:	4770      	bx	lr

08003ea8 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8003ea8:	4770      	bx	lr

08003eaa <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8003eaa:	4770      	bx	lr

08003eac <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8003eac:	4770      	bx	lr

08003eae <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8003eae:	4770      	bx	lr

08003eb0 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8003eb0:	4770      	bx	lr

08003eb2 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8003eb2:	4770      	bx	lr

08003eb4 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8003eb4:	4770      	bx	lr

08003eb6 <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8003eb6:	4770      	bx	lr

08003eb8 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8003eb8:	4770      	bx	lr

08003eba <DMA1_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8003eba:	4770      	bx	lr

08003ebc <DMA1_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8003ebc:	4770      	bx	lr

08003ebe <DMA1_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8003ebe:	4770      	bx	lr

08003ec0 <DMA1_Channel4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8003ec0:	4770      	bx	lr

08003ec2 <DMA1_Channel5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8003ec2:	4770      	bx	lr

08003ec4 <DMA1_Channel6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8003ec4:	4770      	bx	lr

08003ec6 <DMA1_Channel7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 8003ec6:	4770      	bx	lr

08003ec8 <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
 8003ec8:	4770      	bx	lr

08003eca <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8003eca:	4770      	bx	lr

08003ecc <USB_LP_CAN_RX0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003ecc:	4770      	bx	lr

08003ece <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8003ece:	4770      	bx	lr

08003ed0 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8003ed0:	4770      	bx	lr

08003ed2 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8003ed2:	4770      	bx	lr

08003ed4 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8003ed4:	4770      	bx	lr

08003ed6 <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8003ed6:	4770      	bx	lr

08003ed8 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8003ed8:	4770      	bx	lr

08003eda <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8003eda:	4770      	bx	lr

08003edc <TIM2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
	TimerInterrupt_1ms();
 8003edc:	f7ff bdc4 	b.w	8003a68 <TimerInterrupt_1ms>

08003ee0 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8003ee0:	4770      	bx	lr

08003ee2 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8003ee2:	4770      	bx	lr

08003ee4 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8003ee4:	4770      	bx	lr

08003ee6 <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8003ee6:	4770      	bx	lr

08003ee8 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8003ee8:	4770      	bx	lr

08003eea <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8003eea:	4770      	bx	lr

08003eec <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8003eec:	4770      	bx	lr

08003eee <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8003eee:	4770      	bx	lr

08003ef0 <USART1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
	RxD0Interrupt();
 8003ef0:	f7ff bde4 	b.w	8003abc <RxD0Interrupt>

08003ef4 <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8003ef4:	4770      	bx	lr

08003ef6 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003ef6:	4770      	bx	lr

08003ef8 <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8003ef8:	4770      	bx	lr

08003efa <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8003efa:	4770      	bx	lr

08003efc <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8003efc:	4770      	bx	lr

08003efe <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8003efe:	4770      	bx	lr

08003f00 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8003f00:	4770      	bx	lr

08003f02 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8003f02:	4770      	bx	lr

08003f04 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8003f04:	4770      	bx	lr

08003f06 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8003f06:	4770      	bx	lr

08003f08 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8003f08:	4770      	bx	lr

08003f0a <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8003f0a:	4770      	bx	lr

08003f0c <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8003f0c:	4770      	bx	lr

08003f0e <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8003f0e:	4770      	bx	lr

08003f10 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8003f10:	4770      	bx	lr

08003f12 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8003f12:	4770      	bx	lr

08003f14 <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8003f14:	4770      	bx	lr

08003f16 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8003f16:	4770      	bx	lr

08003f18 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8003f18:	4770      	bx	lr

08003f1a <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8003f1a:	4770      	bx	lr

08003f1c <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8003f1c:	4770      	bx	lr

08003f1e <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8003f1e:	4770      	bx	lr

08003f20 <dxl_hal_open>:
// Dynamixel SDK platform dependent source
#include "dxl_hal.h"

int dxl_hal_open( int devIndex, int baudrate )
{
 8003f20:	b508      	push	{r3, lr}
	// Opening device
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

	USART1_Configuration(baudrate);
 8003f22:	4608      	mov	r0, r1
 8003f24:	f7ff ffa0 	bl	8003e68 <USART1_Configuration>
	return 1;
}
 8003f28:	2001      	movs	r0, #1
 8003f2a:	bd08      	pop	{r3, pc}

08003f2c <dxl_hal_close>:
void dxl_hal_close()
{
	// Closing device

	/* Disable the USART1 */
	DisableUSART1();
 8003f2c:	f7ff b9ae 	b.w	800328c <DisableUSART1>

08003f30 <dxl_hal_clear>:

void dxl_hal_clear(void)
{
	// Clear communication buffer

	ClearBuffer256();
 8003f30:	f7ff b9b2 	b.w	8003298 <ClearBuffer256>

08003f34 <dxl_hal_tx>:
}

int dxl_hal_tx( unsigned char *pPacket, int numPacket )
{
 8003f34:	b570      	push	{r4, r5, r6, lr}
 8003f36:	4606      	mov	r6, r0
 8003f38:	460c      	mov	r4, r1
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.

	unsigned char i;
	for(i=0 ; i<numPacket; i++  )
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	1c5d      	adds	r5, r3, #1
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	42a3      	cmp	r3, r4
 8003f42:	da04      	bge.n	8003f4e <dxl_hal_tx+0x1a>
		TxDByte_DXL(pPacket[i]);
 8003f44:	5cf0      	ldrb	r0, [r6, r3]
 8003f46:	f7ff f9b9 	bl	80032bc <TxDByte_DXL>
 8003f4a:	462b      	mov	r3, r5
 8003f4c:	e7f6      	b.n	8003f3c <dxl_hal_tx+0x8>

	return numPacket;
}
 8003f4e:	4620      	mov	r0, r4
 8003f50:	bd70      	pop	{r4, r5, r6, pc}

08003f52 <dxl_hal_rx>:

int dxl_hal_rx( unsigned char *pPacket, int numPacket )
{
 8003f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f54:	4607      	mov	r7, r0
 8003f56:	460e      	mov	r6, r1
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data received. -1 is error.

	unsigned char i;
	for( i=0 ; i<numPacket ; i++ )
 8003f58:	2400      	movs	r4, #0
 8003f5a:	b2e5      	uxtb	r5, r4
 8003f5c:	42b5      	cmp	r5, r6
 8003f5e:	da07      	bge.n	8003f70 <dxl_hal_rx+0x1e>
	{
		if (CheckNewArrive())
 8003f60:	f7ff f9a2 	bl	80032a8 <CheckNewArrive>
 8003f64:	3401      	adds	r4, #1
 8003f66:	b120      	cbz	r0, 8003f72 <dxl_hal_rx+0x20>
			pPacket[i] =  RxDByte_DXL();
 8003f68:	f7ff f9ca 	bl	8003300 <RxDByte_DXL>
 8003f6c:	5578      	strb	r0, [r7, r5]
 8003f6e:	e7f4      	b.n	8003f5a <dxl_hal_rx+0x8>
 8003f70:	4635      	mov	r5, r6
		else
			return i;
	}
	return numPacket;
}
 8003f72:	4628      	mov	r0, r5
 8003f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003f76 <dxl_hal_set_timeout>:
{
	// Start stop watch
	// NumRcvByte: number of recieving data(to calculate maximum waiting time)

	//exceed range of int...
	StartDiscount(NumRcvByte*100);
 8003f76:	2364      	movs	r3, #100	; 0x64
 8003f78:	4358      	muls	r0, r3
 8003f7a:	f7ff bf79 	b.w	8003e70 <StartDiscount>

08003f7e <dxl_hal_timeout>:
int dxl_hal_timeout(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	return CheckTimeOut();
 8003f7e:	f7ff bf7d 	b.w	8003e7c <CheckTimeOut>
	...

08003f84 <dxl_initialize>:
int gbCommStatus = COMM_RXSUCCESS;
int giBusUsing = 0;


int dxl_initialize( int devIndex, int baudnum )
{
 8003f84:	b508      	push	{r3, lr}
	int baudrate;
	baudrate = 2000000 / (baudnum + 1);
	
	if( dxl_hal_open(devIndex, baudrate) == 0 )
 8003f86:	4b07      	ldr	r3, [pc, #28]	; (8003fa4 <dxl_initialize+0x20>)


int dxl_initialize( int devIndex, int baudnum )
{
	int baudrate;
	baudrate = 2000000 / (baudnum + 1);
 8003f88:	3101      	adds	r1, #1
	
	if( dxl_hal_open(devIndex, baudrate) == 0 )
 8003f8a:	fb93 f1f1 	sdiv	r1, r3, r1
 8003f8e:	f7ff ffc7 	bl	8003f20 <dxl_hal_open>
 8003f92:	b128      	cbz	r0, 8003fa0 <dxl_initialize+0x1c>
		return 0;

	gbCommStatus = COMM_RXSUCCESS;
 8003f94:	4b04      	ldr	r3, [pc, #16]	; (8003fa8 <dxl_initialize+0x24>)
 8003f96:	2001      	movs	r0, #1
 8003f98:	6018      	str	r0, [r3, #0]
	giBusUsing = 0;
 8003f9a:	4b04      	ldr	r3, [pc, #16]	; (8003fac <dxl_initialize+0x28>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	601a      	str	r2, [r3, #0]



	return 1;
}
 8003fa0:	bd08      	pop	{r3, pc}
 8003fa2:	bf00      	nop
 8003fa4:	001e8480 	andseq	r8, lr, r0, lsl #9
 8003fa8:	20000014 	andcs	r0, r0, r4, lsl r0
 8003fac:	20000130 	andcs	r0, r0, r0, lsr r1

08003fb0 <dxl_terminate>:

void dxl_terminate()
{
	dxl_hal_close();
 8003fb0:	f7ff bfbc 	b.w	8003f2c <dxl_hal_close>

08003fb4 <dxl_tx_packet>:
}

void dxl_tx_packet()
{
 8003fb4:	b570      	push	{r4, r5, r6, lr}
	unsigned char i;
	unsigned char TxNumByte, RealTxNumByte;
	unsigned char checksum = 0;

	if( giBusUsing == 1 )
 8003fb6:	4c24      	ldr	r4, [pc, #144]	; (8004048 <dxl_tx_packet+0x94>)
 8003fb8:	6823      	ldr	r3, [r4, #0]
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d043      	beq.n	8004046 <dxl_tx_packet+0x92>
	


	giBusUsing = 1;

	if( gbInstructionPacket[LENGTH] > (MAXNUM_TXPARAM+2) )
 8003fbe:	79e2      	ldrb	r2, [r4, #7]
	if( giBusUsing == 1 )
		return;
	


	giBusUsing = 1;
 8003fc0:	2301      	movs	r3, #1

	if( gbInstructionPacket[LENGTH] > (MAXNUM_TXPARAM+2) )
 8003fc2:	2a98      	cmp	r2, #152	; 0x98
	if( giBusUsing == 1 )
		return;
	


	giBusUsing = 1;
 8003fc4:	6023      	str	r3, [r4, #0]

	if( gbInstructionPacket[LENGTH] > (MAXNUM_TXPARAM+2) )
 8003fc6:	d905      	bls.n	8003fd4 <dxl_tx_packet+0x20>
	{
		gbCommStatus = COMM_TXERROR;
 8003fc8:	4b20      	ldr	r3, [pc, #128]	; (800404c <dxl_tx_packet+0x98>)
 8003fca:	2204      	movs	r2, #4
 8003fcc:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	6023      	str	r3, [r4, #0]
		return;
 8003fd2:	bd70      	pop	{r4, r5, r6, pc}
	}

	if( gbInstructionPacket[INSTRUCTION] != INST_PING
 8003fd4:	7a23      	ldrb	r3, [r4, #8]
 8003fd6:	1e59      	subs	r1, r3, #1
 8003fd8:	2905      	cmp	r1, #5
 8003fda:	d901      	bls.n	8003fe0 <dxl_tx_packet+0x2c>
		&& gbInstructionPacket[INSTRUCTION] != INST_READ
		&& gbInstructionPacket[INSTRUCTION] != INST_WRITE
		&& gbInstructionPacket[INSTRUCTION] != INST_REG_WRITE
		&& gbInstructionPacket[INSTRUCTION] != INST_ACTION
		&& gbInstructionPacket[INSTRUCTION] != INST_RESET
		&& gbInstructionPacket[INSTRUCTION] != INST_SYNC_WRITE )
 8003fdc:	2b83      	cmp	r3, #131	; 0x83
 8003fde:	d1f3      	bne.n	8003fc8 <dxl_tx_packet+0x14>
		gbCommStatus = COMM_TXERROR;
		giBusUsing = 0;
		return;
	}
	
	gbInstructionPacket[0] = 0xff;
 8003fe0:	23ff      	movs	r3, #255	; 0xff
	gbInstructionPacket[1] = 0xff;
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
 8003fe2:	2000      	movs	r0, #0
		gbCommStatus = COMM_TXERROR;
		giBusUsing = 0;
		return;
	}
	
	gbInstructionPacket[0] = 0xff;
 8003fe4:	7123      	strb	r3, [r4, #4]
	gbInstructionPacket[1] = 0xff;
 8003fe6:	7163      	strb	r3, [r4, #5]

void dxl_tx_packet()
{
	unsigned char i;
	unsigned char TxNumByte, RealTxNumByte;
	unsigned char checksum = 0;
 8003fe8:	4603      	mov	r3, r0
 8003fea:	b2c1      	uxtb	r1, r0
		return;
	}
	
	gbInstructionPacket[0] = 0xff;
	gbInstructionPacket[1] = 0xff;
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
 8003fec:	428a      	cmp	r2, r1
 8003fee:	f100 0001 	add.w	r0, r0, #1
 8003ff2:	db04      	blt.n	8003ffe <dxl_tx_packet+0x4a>
		checksum += gbInstructionPacket[i+2];
 8003ff4:	4421      	add	r1, r4
 8003ff6:	7989      	ldrb	r1, [r1, #6]
 8003ff8:	440b      	add	r3, r1
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	e7f5      	b.n	8003fea <dxl_tx_packet+0x36>
	gbInstructionPacket[gbInstructionPacket[LENGTH]+3] = ~checksum;
 8003ffe:	43db      	mvns	r3, r3
	
	if( gbCommStatus == COMM_RXTIMEOUT || gbCommStatus == COMM_RXCORRUPT )
 8004000:	4d12      	ldr	r5, [pc, #72]	; (800404c <dxl_tx_packet+0x98>)
	
	gbInstructionPacket[0] = 0xff;
	gbInstructionPacket[1] = 0xff;
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
		checksum += gbInstructionPacket[i+2];
	gbInstructionPacket[gbInstructionPacket[LENGTH]+3] = ~checksum;
 8004002:	4422      	add	r2, r4
 8004004:	71d3      	strb	r3, [r2, #7]
	
	if( gbCommStatus == COMM_RXTIMEOUT || gbCommStatus == COMM_RXCORRUPT )
 8004006:	682b      	ldr	r3, [r5, #0]
 8004008:	3b06      	subs	r3, #6
 800400a:	2b01      	cmp	r3, #1
 800400c:	d801      	bhi.n	8004012 <dxl_tx_packet+0x5e>
	{




		dxl_hal_clear();
 800400e:	f7ff ff8f 	bl	8003f30 <dxl_hal_clear>
	}

	TxNumByte = gbInstructionPacket[LENGTH] + 4;
 8004012:	79e4      	ldrb	r4, [r4, #7]
 8004014:	4e0c      	ldr	r6, [pc, #48]	; (8004048 <dxl_tx_packet+0x94>)
 8004016:	3404      	adds	r4, #4
 8004018:	b2e4      	uxtb	r4, r4
	RealTxNumByte = dxl_hal_tx( (unsigned char*)gbInstructionPacket, TxNumByte );
 800401a:	1d30      	adds	r0, r6, #4
 800401c:	4621      	mov	r1, r4
 800401e:	f7ff ff89 	bl	8003f34 <dxl_hal_tx>

	if( TxNumByte != RealTxNumByte )
 8004022:	b2c0      	uxtb	r0, r0
 8004024:	4284      	cmp	r4, r0
 8004026:	d004      	beq.n	8004032 <dxl_tx_packet+0x7e>
	{

		gbCommStatus = COMM_TXFAIL;
 8004028:	2302      	movs	r3, #2
 800402a:	602b      	str	r3, [r5, #0]
		giBusUsing = 0;
 800402c:	2300      	movs	r3, #0
 800402e:	6033      	str	r3, [r6, #0]
 8004030:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}

	if( gbInstructionPacket[INSTRUCTION] == INST_READ )
 8004032:	7a33      	ldrb	r3, [r6, #8]
 8004034:	2b02      	cmp	r3, #2
		dxl_hal_set_timeout( gbInstructionPacket[PARAMETER+1] + 6 );
 8004036:	bf0a      	itet	eq
 8004038:	7ab0      	ldrbeq	r0, [r6, #10]
	else
		dxl_hal_set_timeout( 6 );
 800403a:	2006      	movne	r0, #6
		giBusUsing = 0;
		return;
	}

	if( gbInstructionPacket[INSTRUCTION] == INST_READ )
		dxl_hal_set_timeout( gbInstructionPacket[PARAMETER+1] + 6 );
 800403c:	3006      	addeq	r0, #6
	else
		dxl_hal_set_timeout( 6 );
 800403e:	f7ff ff9a 	bl	8003f76 <dxl_hal_set_timeout>

	gbCommStatus = COMM_TXSUCCESS;
 8004042:	2300      	movs	r3, #0
 8004044:	602b      	str	r3, [r5, #0]
 8004046:	bd70      	pop	{r4, r5, r6, pc}
 8004048:	20000130 	andcs	r0, r0, r0, lsr r1
 800404c:	20000014 	andcs	r0, r0, r4, lsl r0

08004050 <dxl_rx_packet>:
}

void dxl_rx_packet()
{
 8004050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char i, j, nRead;
	unsigned char checksum = 0;

	if( giBusUsing == 0 )
 8004052:	4c51      	ldr	r4, [pc, #324]	; (8004198 <dxl_rx_packet+0x148>)
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 809c 	beq.w	8004194 <dxl_rx_packet+0x144>
		return;

	if( gbInstructionPacket[ID] == BROADCAST_ID )
 800405c:	79a3      	ldrb	r3, [r4, #6]
 800405e:	4e4f      	ldr	r6, [pc, #316]	; (800419c <dxl_rx_packet+0x14c>)
 8004060:	2bfe      	cmp	r3, #254	; 0xfe
 8004062:	d101      	bne.n	8004068 <dxl_rx_packet+0x18>
	{
		gbCommStatus = COMM_RXSUCCESS;
 8004064:	2301      	movs	r3, #1
 8004066:	e033      	b.n	80040d0 <dxl_rx_packet+0x80>
		giBusUsing = 0;
		return;
	}
	
	if( gbCommStatus == COMM_TXSUCCESS )
 8004068:	6833      	ldr	r3, [r6, #0]
 800406a:	b923      	cbnz	r3, 8004076 <dxl_rx_packet+0x26>
	{
		gbRxGetLength = 0;
 800406c:	f884 30a4 	strb.w	r3, [r4, #164]	; 0xa4
		gbRxPacketLength = 6;
 8004070:	2306      	movs	r3, #6
 8004072:	f884 30a5 	strb.w	r3, [r4, #165]	; 0xa5
	}

	nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
 8004076:	4d48      	ldr	r5, [pc, #288]	; (8004198 <dxl_rx_packet+0x148>)
 8004078:	f894 30a4 	ldrb.w	r3, [r4, #164]	; 0xa4
 800407c:	f894 10a5 	ldrb.w	r1, [r4, #165]	; 0xa5
 8004080:	f105 07a6 	add.w	r7, r5, #166	; 0xa6
 8004084:	18f8      	adds	r0, r7, r3
 8004086:	1ac9      	subs	r1, r1, r3
 8004088:	f7ff ff63 	bl	8003f52 <dxl_hal_rx>
/*
	TxDByte16(nRead);
	TxDByte_PC('\r');
	TxDByte_PC('\n');
*/
	gbRxGetLength += nRead;
 800408c:	f894 30a4 	ldrb.w	r3, [r4, #164]	; 0xa4
 8004090:	4418      	add	r0, r3
	if( gbRxGetLength < gbRxPacketLength )
 8004092:	f894 30a5 	ldrb.w	r3, [r4, #165]	; 0xa5
/*
	TxDByte16(nRead);
	TxDByte_PC('\r');
	TxDByte_PC('\n');
*/
	gbRxGetLength += nRead;
 8004096:	b2c0      	uxtb	r0, r0
	if( gbRxGetLength < gbRxPacketLength )
 8004098:	4283      	cmp	r3, r0
/*
	TxDByte16(nRead);
	TxDByte_PC('\r');
	TxDByte_PC('\n');
*/
	gbRxGetLength += nRead;
 800409a:	f884 00a4 	strb.w	r0, [r4, #164]	; 0xa4
	if( gbRxGetLength < gbRxPacketLength )
 800409e:	d91b      	bls.n	80040d8 <dxl_rx_packet+0x88>
	{
		if( dxl_hal_timeout() == 1 )
 80040a0:	f7ff ff6d 	bl	8003f7e <dxl_hal_timeout>
 80040a4:	2801      	cmp	r0, #1
 80040a6:	d117      	bne.n	80040d8 <dxl_rx_packet+0x88>
		{


			if(gbRxGetLength == 0)
 80040a8:	f895 30a4 	ldrb.w	r3, [r5, #164]	; 0xa4
 80040ac:	b97b      	cbnz	r3, 80040ce <dxl_rx_packet+0x7e>
				gbCommStatus = COMM_RXTIMEOUT;
 80040ae:	2306      	movs	r3, #6
 80040b0:	e00e      	b.n	80040d0 <dxl_rx_packet+0x80>
	if( i > 0 )
	{
		for( j=0; j<(gbRxGetLength-i); j++ )
			gbStatusPacket[j] = gbStatusPacket[j + i];
			
		gbRxGetLength -= i;		
 80040b2:	f884 50a4 	strb.w	r5, [r4, #164]	; 0xa4
	}

	if( gbRxGetLength < gbRxPacketLength )
 80040b6:	f894 10a4 	ldrb.w	r1, [r4, #164]	; 0xa4
 80040ba:	f894 30a5 	ldrb.w	r3, [r4, #165]	; 0xa5
 80040be:	4d36      	ldr	r5, [pc, #216]	; (8004198 <dxl_rx_packet+0x148>)
 80040c0:	428b      	cmp	r3, r1
 80040c2:	d84d      	bhi.n	8004160 <dxl_rx_packet+0x110>
		return;
	}


	// Check id pairing
	if( gbInstructionPacket[ID] != gbStatusPacket[ID])
 80040c4:	79aa      	ldrb	r2, [r5, #6]
 80040c6:	f895 30a8 	ldrb.w	r3, [r5, #168]	; 0xa8
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d032      	beq.n	8004134 <dxl_rx_packet+0xe4>


			if(gbRxGetLength == 0)
				gbCommStatus = COMM_RXTIMEOUT;
			else
				gbCommStatus = COMM_RXCORRUPT;
 80040ce:	2307      	movs	r3, #7
 80040d0:	6033      	str	r3, [r6, #0]
			giBusUsing = 0;
 80040d2:	2300      	movs	r3, #0
 80040d4:	6023      	str	r3, [r4, #0]
			return;
 80040d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	}
	
	// Find packet header
	for( i=0; i<(gbRxGetLength-1); i++ )
 80040d8:	f894 10a4 	ldrb.w	r1, [r4, #164]	; 0xa4
	{
		if( gbStatusPacket[i] == 0xff && gbStatusPacket[i+1] == 0xff )
		{
			break;
		}
		else if( i == gbRxGetLength-2 && gbStatusPacket[gbRxGetLength-1] == 0xff )
 80040dc:	2200      	movs	r2, #0
			return;
		}
	}
	
	// Find packet header
	for( i=0; i<(gbRxGetLength-1); i++ )
 80040de:	1e48      	subs	r0, r1, #1
	{
		if( gbStatusPacket[i] == 0xff && gbStatusPacket[i+1] == 0xff )
		{
			break;
		}
		else if( i == gbRxGetLength-2 && gbStatusPacket[gbRxGetLength-1] == 0xff )
 80040e0:	f1a1 0e02 	sub.w	lr, r1, #2
 80040e4:	b2d3      	uxtb	r3, r2
			return;
		}
	}
	
	// Find packet header
	for( i=0; i<(gbRxGetLength-1); i++ )
 80040e6:	4283      	cmp	r3, r0
 80040e8:	da09      	bge.n	80040fe <dxl_rx_packet+0xae>
	{
		if( gbStatusPacket[i] == 0xff && gbStatusPacket[i+1] == 0xff )
 80040ea:	18e5      	adds	r5, r4, r3
 80040ec:	f895 c0a6 	ldrb.w	ip, [r5, #166]	; 0xa6
 80040f0:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 80040f4:	d107      	bne.n	8004106 <dxl_rx_packet+0xb6>
 80040f6:	f895 50a7 	ldrb.w	r5, [r5, #167]	; 0xa7
 80040fa:	2dff      	cmp	r5, #255	; 0xff
 80040fc:	d103      	bne.n	8004106 <dxl_rx_packet+0xb6>
		else if( i == gbRxGetLength-2 && gbStatusPacket[gbRxGetLength-1] == 0xff )
		{
			break;
		}
	}	
	if( i > 0 )
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0d9      	beq.n	80040b6 <dxl_rx_packet+0x66>
 8004102:	2000      	movs	r0, #0
 8004104:	e008      	b.n	8004118 <dxl_rx_packet+0xc8>
	{
		if( gbStatusPacket[i] == 0xff && gbStatusPacket[i+1] == 0xff )
		{
			break;
		}
		else if( i == gbRxGetLength-2 && gbStatusPacket[gbRxGetLength-1] == 0xff )
 8004106:	4573      	cmp	r3, lr
 8004108:	d104      	bne.n	8004114 <dxl_rx_packet+0xc4>
 800410a:	1825      	adds	r5, r4, r0
 800410c:	f895 50a6 	ldrb.w	r5, [r5, #166]	; 0xa6
 8004110:	2dff      	cmp	r5, #255	; 0xff
 8004112:	d0f4      	beq.n	80040fe <dxl_rx_packet+0xae>
 8004114:	3201      	adds	r2, #1
 8004116:	e7e5      	b.n	80040e4 <dxl_rx_packet+0x94>
 8004118:	b2c2      	uxtb	r2, r0
			break;
		}
	}	
	if( i > 0 )
	{
		for( j=0; j<(gbRxGetLength-i); j++ )
 800411a:	1acd      	subs	r5, r1, r3
 800411c:	42aa      	cmp	r2, r5
 800411e:	f100 0001 	add.w	r0, r0, #1
 8004122:	dac6      	bge.n	80040b2 <dxl_rx_packet+0x62>
			gbStatusPacket[j] = gbStatusPacket[j + i];
 8004124:	18e5      	adds	r5, r4, r3
 8004126:	4415      	add	r5, r2
 8004128:	f895 50a6 	ldrb.w	r5, [r5, #166]	; 0xa6
 800412c:	4422      	add	r2, r4
 800412e:	f882 50a6 	strb.w	r5, [r2, #166]	; 0xa6
 8004132:	e7f1      	b.n	8004118 <dxl_rx_packet+0xc8>
		gbCommStatus = COMM_RXCORRUPT;
		giBusUsing = 0;
		return;
	}
	
	gbRxPacketLength = gbStatusPacket[LENGTH] + 4;
 8004134:	f895 30a9 	ldrb.w	r3, [r5, #169]	; 0xa9
 8004138:	3304      	adds	r3, #4
 800413a:	b2db      	uxtb	r3, r3
	if( gbRxGetLength < gbRxPacketLength )
 800413c:	4299      	cmp	r1, r3
		gbCommStatus = COMM_RXCORRUPT;
		giBusUsing = 0;
		return;
	}
	
	gbRxPacketLength = gbStatusPacket[LENGTH] + 4;
 800413e:	f885 30a5 	strb.w	r3, [r5, #165]	; 0xa5
	if( gbRxGetLength < gbRxPacketLength )
 8004142:	d210      	bcs.n	8004166 <dxl_rx_packet+0x116>
	{
		nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
 8004144:	1878      	adds	r0, r7, r1
 8004146:	1a59      	subs	r1, r3, r1
 8004148:	f7ff ff03 	bl	8003f52 <dxl_hal_rx>
		gbRxGetLength += nRead;
 800414c:	f895 30a4 	ldrb.w	r3, [r5, #164]	; 0xa4
 8004150:	4418      	add	r0, r3
		if( gbRxGetLength < gbRxPacketLength )
 8004152:	f895 30a5 	ldrb.w	r3, [r5, #165]	; 0xa5
	
	gbRxPacketLength = gbStatusPacket[LENGTH] + 4;
	if( gbRxGetLength < gbRxPacketLength )
	{
		nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
		gbRxGetLength += nRead;
 8004156:	b2c0      	uxtb	r0, r0
		if( gbRxGetLength < gbRxPacketLength )
 8004158:	4283      	cmp	r3, r0
	
	gbRxPacketLength = gbStatusPacket[LENGTH] + 4;
	if( gbRxGetLength < gbRxPacketLength )
	{
		nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
		gbRxGetLength += nRead;
 800415a:	f885 00a4 	strb.w	r0, [r5, #164]	; 0xa4
		if( gbRxGetLength < gbRxPacketLength )
 800415e:	d902      	bls.n	8004166 <dxl_rx_packet+0x116>
		gbRxGetLength -= i;		
	}

	if( gbRxGetLength < gbRxPacketLength )
	{
		gbCommStatus = COMM_RXWAITING;
 8004160:	2305      	movs	r3, #5
 8004162:	6033      	str	r3, [r6, #0]
 8004164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return;
		}
	}

	// Check checksum
	for( i=0; i<(gbStatusPacket[LENGTH]+1); i++ )
 8004166:	2000      	movs	r0, #0
 8004168:	4603      	mov	r3, r0
 800416a:	f894 20a9 	ldrb.w	r2, [r4, #169]	; 0xa9
 800416e:	b2c1      	uxtb	r1, r0
 8004170:	428a      	cmp	r2, r1
 8004172:	f100 0001 	add.w	r0, r0, #1
 8004176:	db05      	blt.n	8004184 <dxl_rx_packet+0x134>
		checksum += gbStatusPacket[i+2];
 8004178:	4421      	add	r1, r4
 800417a:	f891 10a8 	ldrb.w	r1, [r1, #168]	; 0xa8
 800417e:	440b      	add	r3, r1
 8004180:	b2db      	uxtb	r3, r3
 8004182:	e7f4      	b.n	800416e <dxl_rx_packet+0x11e>
	checksum = ~checksum;
 8004184:	43db      	mvns	r3, r3

	if( gbStatusPacket[gbStatusPacket[LENGTH]+3] != checksum )
 8004186:	4422      	add	r2, r4
 8004188:	f892 20a9 	ldrb.w	r2, [r2, #169]	; 0xa9
 800418c:	b2db      	uxtb	r3, r3
 800418e:	429a      	cmp	r2, r3
 8004190:	d19d      	bne.n	80040ce <dxl_rx_packet+0x7e>
 8004192:	e767      	b.n	8004064 <dxl_rx_packet+0x14>
 8004194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004196:	bf00      	nop
 8004198:	20000130 	andcs	r0, r0, r0, lsr r1
 800419c:	20000014 	andcs	r0, r0, r4, lsl r0

080041a0 <dxl_txrx_packet>:
	gbCommStatus = COMM_RXSUCCESS;
	giBusUsing = 0;
}

void dxl_txrx_packet()
{
 80041a0:	b510      	push	{r4, lr}

	dxl_tx_packet();
 80041a2:	f7ff ff07 	bl	8003fb4 <dxl_tx_packet>

	if( gbCommStatus != COMM_TXSUCCESS )
 80041a6:	4b05      	ldr	r3, [pc, #20]	; (80041bc <dxl_txrx_packet+0x1c>)
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	461c      	mov	r4, r3
 80041ac:	b922      	cbnz	r2, 80041b8 <dxl_txrx_packet+0x18>
		return;	

	do{

		dxl_rx_packet();
 80041ae:	f7ff ff4f 	bl	8004050 <dxl_rx_packet>

	}while( gbCommStatus == COMM_RXWAITING );	
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	2b05      	cmp	r3, #5
 80041b6:	d0fa      	beq.n	80041ae <dxl_txrx_packet+0xe>
 80041b8:	bd10      	pop	{r4, pc}
 80041ba:	bf00      	nop
 80041bc:	20000014 	andcs	r0, r0, r4, lsl r0

080041c0 <dxl_get_result>:
}

int dxl_get_result()
{
	return gbCommStatus;
}
 80041c0:	4b01      	ldr	r3, [pc, #4]	; (80041c8 <dxl_get_result+0x8>)
 80041c2:	6818      	ldr	r0, [r3, #0]
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000014 	andcs	r0, r0, r4, lsl r0

080041cc <dxl_set_txpacket_id>:

void dxl_set_txpacket_id( int id )
{
	gbInstructionPacket[ID] = (unsigned char)id;
 80041cc:	4b01      	ldr	r3, [pc, #4]	; (80041d4 <dxl_set_txpacket_id+0x8>)
 80041ce:	7198      	strb	r0, [r3, #6]
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	20000130 	andcs	r0, r0, r0, lsr r1

080041d8 <dxl_set_txpacket_instruction>:
}

void dxl_set_txpacket_instruction( int instruction )
{
	gbInstructionPacket[INSTRUCTION] = (unsigned char)instruction;
 80041d8:	4b01      	ldr	r3, [pc, #4]	; (80041e0 <dxl_set_txpacket_instruction+0x8>)
 80041da:	7218      	strb	r0, [r3, #8]
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000130 	andcs	r0, r0, r0, lsr r1

080041e4 <dxl_set_txpacket_parameter>:
}

void dxl_set_txpacket_parameter( int index, int value )
{
	gbInstructionPacket[PARAMETER+index] = (unsigned char)value;
 80041e4:	4b01      	ldr	r3, [pc, #4]	; (80041ec <dxl_set_txpacket_parameter+0x8>)
 80041e6:	4418      	add	r0, r3
 80041e8:	7241      	strb	r1, [r0, #9]
 80041ea:	4770      	bx	lr
 80041ec:	20000130 	andcs	r0, r0, r0, lsr r1

080041f0 <dxl_set_txpacket_length>:
}

void dxl_set_txpacket_length( int length )
{
	gbInstructionPacket[LENGTH] = (unsigned char)length;
 80041f0:	4b01      	ldr	r3, [pc, #4]	; (80041f8 <dxl_set_txpacket_length+0x8>)
 80041f2:	71d8      	strb	r0, [r3, #7]
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	20000130 	andcs	r0, r0, r0, lsr r1

080041fc <dxl_get_rxpacket_error>:
}

int dxl_get_rxpacket_error( int errbit )
{
	if( gbStatusPacket[ERRBIT] & (unsigned char)errbit )
 80041fc:	4b03      	ldr	r3, [pc, #12]	; (800420c <dxl_get_rxpacket_error+0x10>)
 80041fe:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8004202:	4218      	tst	r0, r3
		return 1;

	return 0;
}
 8004204:	bf14      	ite	ne
 8004206:	2001      	movne	r0, #1
 8004208:	2000      	moveq	r0, #0
 800420a:	4770      	bx	lr
 800420c:	20000130 	andcs	r0, r0, r0, lsr r1

08004210 <dxl_get_rxpacket_length>:

int dxl_get_rxpacket_length()
{
	return (int)gbStatusPacket[LENGTH];
}
 8004210:	4b01      	ldr	r3, [pc, #4]	; (8004218 <dxl_get_rxpacket_length+0x8>)
 8004212:	f893 00a9 	ldrb.w	r0, [r3, #169]	; 0xa9
 8004216:	4770      	bx	lr
 8004218:	20000130 	andcs	r0, r0, r0, lsr r1

0800421c <dxl_get_rxpacket_parameter>:

int dxl_get_rxpacket_parameter( int index )
{
	return (int)gbStatusPacket[PARAMETER+index];
 800421c:	4b02      	ldr	r3, [pc, #8]	; (8004228 <dxl_get_rxpacket_parameter+0xc>)
 800421e:	4418      	add	r0, r3
}
 8004220:	f890 00ab 	ldrb.w	r0, [r0, #171]	; 0xab
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	20000130 	andcs	r0, r0, r0, lsr r1

0800422c <dxl_makeword>:
{
	unsigned short word;

	word = highbyte;
	word = word << 8;
	word = word + lowbyte;
 800422c:	eb00 2001 	add.w	r0, r0, r1, lsl #8
	return (int)word;
}
 8004230:	b280      	uxth	r0, r0
 8004232:	4770      	bx	lr

08004234 <dxl_get_lowbyte>:
{
	unsigned short temp;

	temp = word & 0xff;
	return (int)temp;
}
 8004234:	b2c0      	uxtb	r0, r0
 8004236:	4770      	bx	lr

08004238 <dxl_get_highbyte>:
	unsigned short temp;

	temp = word & 0xff00;
	temp = temp >> 8;
	return (int)temp;
}
 8004238:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800423c:	4770      	bx	lr

0800423e <dxl_ping>:

void dxl_ping( int id )
{
	while(giBusUsing);
 800423e:	4b05      	ldr	r3, [pc, #20]	; (8004254 <dxl_ping+0x16>)
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	2a00      	cmp	r2, #0
 8004244:	d1fd      	bne.n	8004242 <dxl_ping+0x4>

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_PING;
 8004246:	2201      	movs	r2, #1
 8004248:	721a      	strb	r2, [r3, #8]
	gbInstructionPacket[LENGTH] = 2;
 800424a:	2202      	movs	r2, #2

void dxl_ping( int id )
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
 800424c:	7198      	strb	r0, [r3, #6]
	gbInstructionPacket[INSTRUCTION] = INST_PING;
	gbInstructionPacket[LENGTH] = 2;
 800424e:	71da      	strb	r2, [r3, #7]
	
	dxl_txrx_packet();
 8004250:	f7ff bfa6 	b.w	80041a0 <dxl_txrx_packet>
 8004254:	20000130 	andcs	r0, r0, r0, lsr r1

08004258 <dxl_read_byte>:
}

int dxl_read_byte( int id, int address )
{
 8004258:	b510      	push	{r4, lr}
	while(giBusUsing);
 800425a:	4c08      	ldr	r4, [pc, #32]	; (800427c <dxl_read_byte+0x24>)
 800425c:	6823      	ldr	r3, [r4, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1fd      	bne.n	800425e <dxl_read_byte+0x6>

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_READ;
 8004262:	2302      	movs	r3, #2
 8004264:	7223      	strb	r3, [r4, #8]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = 1;
 8004266:	2301      	movs	r3, #1
 8004268:	72a3      	strb	r3, [r4, #10]
	gbInstructionPacket[LENGTH] = 4;
 800426a:	2304      	movs	r3, #4

int dxl_read_byte( int id, int address )
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
 800426c:	71a0      	strb	r0, [r4, #6]
	gbInstructionPacket[INSTRUCTION] = INST_READ;
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 800426e:	7261      	strb	r1, [r4, #9]
	gbInstructionPacket[PARAMETER+1] = 1;
	gbInstructionPacket[LENGTH] = 4;
 8004270:	71e3      	strb	r3, [r4, #7]
	
	dxl_txrx_packet();
 8004272:	f7ff ff95 	bl	80041a0 <dxl_txrx_packet>

	return (int)gbStatusPacket[PARAMETER];
}
 8004276:	f894 00ab 	ldrb.w	r0, [r4, #171]	; 0xab
 800427a:	bd10      	pop	{r4, pc}
 800427c:	20000130 	andcs	r0, r0, r0, lsr r1

08004280 <dxl_write_byte>:

void dxl_write_byte( int id, int address, int value )
{
	while(giBusUsing);
 8004280:	4b07      	ldr	r3, [pc, #28]	; (80042a0 <dxl_write_byte+0x20>)

	return (int)gbStatusPacket[PARAMETER];
}

void dxl_write_byte( int id, int address, int value )
{
 8004282:	b510      	push	{r4, lr}
	while(giBusUsing);
 8004284:	681c      	ldr	r4, [r3, #0]
 8004286:	2c00      	cmp	r4, #0
 8004288:	d1fd      	bne.n	8004286 <dxl_write_byte+0x6>

	gbInstructionPacket[ID] = (unsigned char)id;
 800428a:	7198      	strb	r0, [r3, #6]
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = (unsigned char)value;
 800428c:	729a      	strb	r2, [r3, #10]
void dxl_write_byte( int id, int address, int value )
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
 800428e:	2003      	movs	r0, #3
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = (unsigned char)value;
	gbInstructionPacket[LENGTH] = 4;
 8004290:	2204      	movs	r2, #4
void dxl_write_byte( int id, int address, int value )
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
 8004292:	7218      	strb	r0, [r3, #8]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 8004294:	7259      	strb	r1, [r3, #9]
	gbInstructionPacket[PARAMETER+1] = (unsigned char)value;
	gbInstructionPacket[LENGTH] = 4;
 8004296:	71da      	strb	r2, [r3, #7]
	
	dxl_txrx_packet();
}
 8004298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = (unsigned char)value;
	gbInstructionPacket[LENGTH] = 4;
	
	dxl_txrx_packet();
 800429c:	f7ff bf80 	b.w	80041a0 <dxl_txrx_packet>
 80042a0:	20000130 	andcs	r0, r0, r0, lsr r1

080042a4 <dxl_read_word>:
}

int dxl_read_word( int id, int address )
{
 80042a4:	b510      	push	{r4, lr}
	while(giBusUsing);
 80042a6:	4c0a      	ldr	r4, [pc, #40]	; (80042d0 <dxl_read_word+0x2c>)
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1fd      	bne.n	80042aa <dxl_read_word+0x6>

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_READ;
 80042ae:	2302      	movs	r3, #2
 80042b0:	7223      	strb	r3, [r4, #8]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = 2;
 80042b2:	72a3      	strb	r3, [r4, #10]
	gbInstructionPacket[LENGTH] = 4;
 80042b4:	2304      	movs	r3, #4

int dxl_read_word( int id, int address )
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
 80042b6:	71a0      	strb	r0, [r4, #6]
	gbInstructionPacket[INSTRUCTION] = INST_READ;
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = 2;
	gbInstructionPacket[LENGTH] = 4;
 80042b8:	71e3      	strb	r3, [r4, #7]
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_READ;
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 80042ba:	7261      	strb	r1, [r4, #9]
	gbInstructionPacket[LENGTH] = 4;
	



	dxl_txrx_packet();
 80042bc:	f7ff ff70 	bl	80041a0 <dxl_txrx_packet>

int dxl_makeword( int lowbyte, int highbyte )
{
	unsigned short word;

	word = highbyte;
 80042c0:	f894 00ac 	ldrb.w	r0, [r4, #172]	; 0xac
	word = word << 8;
	word = word + lowbyte;
 80042c4:	f894 30ab 	ldrb.w	r3, [r4, #171]	; 0xab
 80042c8:	eb03 2000 	add.w	r0, r3, r0, lsl #8


	dxl_txrx_packet();

	return dxl_makeword((int)gbStatusPacket[PARAMETER], (int)gbStatusPacket[PARAMETER+1]);
}
 80042cc:	b280      	uxth	r0, r0
 80042ce:	bd10      	pop	{r4, pc}
 80042d0:	20000130 	andcs	r0, r0, r0, lsr r1

080042d4 <dxl_write_word>:

void dxl_write_word( int id, int address, int value )
{
	while(giBusUsing);
 80042d4:	4b09      	ldr	r3, [pc, #36]	; (80042fc <dxl_write_word+0x28>)

	return dxl_makeword((int)gbStatusPacket[PARAMETER], (int)gbStatusPacket[PARAMETER+1]);
}

void dxl_write_word( int id, int address, int value )
{
 80042d6:	b510      	push	{r4, lr}
	while(giBusUsing);
 80042d8:	681c      	ldr	r4, [r3, #0]
 80042da:	2c00      	cmp	r4, #0
 80042dc:	d1fd      	bne.n	80042da <dxl_write_word+0x6>

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = (unsigned char)dxl_get_lowbyte(value);
 80042de:	729a      	strb	r2, [r3, #10]
int dxl_get_highbyte( int word )
{
	unsigned short temp;

	temp = word & 0xff00;
	temp = temp >> 8;
 80042e0:	f3c2 2207 	ubfx	r2, r2, #8, #8

void dxl_write_word( int id, int address, int value )
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
 80042e4:	7198      	strb	r0, [r3, #6]
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = (unsigned char)dxl_get_lowbyte(value);
	gbInstructionPacket[PARAMETER+2] = (unsigned char)dxl_get_highbyte(value);
 80042e6:	72da      	strb	r2, [r3, #11]
void dxl_write_word( int id, int address, int value )
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
 80042e8:	2003      	movs	r0, #3
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = (unsigned char)dxl_get_lowbyte(value);
	gbInstructionPacket[PARAMETER+2] = (unsigned char)dxl_get_highbyte(value);
	gbInstructionPacket[LENGTH] = 5;
 80042ea:	2205      	movs	r2, #5
void dxl_write_word( int id, int address, int value )
{
	while(giBusUsing);

	gbInstructionPacket[ID] = (unsigned char)id;
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
 80042ec:	7218      	strb	r0, [r3, #8]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 80042ee:	7259      	strb	r1, [r3, #9]
	gbInstructionPacket[PARAMETER+1] = (unsigned char)dxl_get_lowbyte(value);
	gbInstructionPacket[PARAMETER+2] = (unsigned char)dxl_get_highbyte(value);
	gbInstructionPacket[LENGTH] = 5;
 80042f0:	71da      	strb	r2, [r3, #7]
	
	dxl_txrx_packet();
}
 80042f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
	gbInstructionPacket[PARAMETER+1] = (unsigned char)dxl_get_lowbyte(value);
	gbInstructionPacket[PARAMETER+2] = (unsigned char)dxl_get_highbyte(value);
	gbInstructionPacket[LENGTH] = 5;
	
	dxl_txrx_packet();
 80042f6:	f7ff bf53 	b.w	80041a0 <dxl_txrx_packet>
 80042fa:	bf00      	nop
 80042fc:	20000130 	andcs	r0, r0, r0, lsr r1

08004300 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8004300:	4b04      	ldr	r3, [pc, #16]	; (8004314 <FLASH_SetLatency+0x14>)
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8004308:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	4310      	orrs	r0, r2
 800430e:	6018      	str	r0, [r3, #0]
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	40022000 	andmi	r2, r2, r0

08004318 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8004318:	4b04      	ldr	r3, [pc, #16]	; (800432c <FLASH_HalfCycleAccessCmd+0x14>)
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	f022 0208 	bic.w	r2, r2, #8
 8004320:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	4310      	orrs	r0, r2
 8004326:	6018      	str	r0, [r3, #0]
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40022000 	andmi	r2, r2, r0

08004330 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004330:	4b04      	ldr	r3, [pc, #16]	; (8004344 <FLASH_PrefetchBufferCmd+0x14>)
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	f022 0210 	bic.w	r2, r2, #16
 8004338:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	4310      	orrs	r0, r2
 800433e:	6018      	str	r0, [r3, #0]
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	40022000 	andmi	r2, r2, r0

08004348 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004348:	4b03      	ldr	r3, [pc, #12]	; (8004358 <FLASH_Unlock+0x10>)
 800434a:	4a04      	ldr	r2, [pc, #16]	; (800435c <FLASH_Unlock+0x14>)
 800434c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800434e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8004352:	605a      	str	r2, [r3, #4]
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	40022000 	andmi	r2, r2, r0
 800435c:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08004360 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8004360:	4a02      	ldr	r2, [pc, #8]	; (800436c <FLASH_Lock+0xc>)
 8004362:	6913      	ldr	r3, [r2, #16]
 8004364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004368:	6113      	str	r3, [r2, #16]
 800436a:	4770      	bx	lr
 800436c:	40022000 	andmi	r2, r2, r0

08004370 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8004370:	4b01      	ldr	r3, [pc, #4]	; (8004378 <FLASH_GetUserOptionByte+0x8>)
 8004372:	69d8      	ldr	r0, [r3, #28]
}
 8004374:	0880      	lsrs	r0, r0, #2
 8004376:	4770      	bx	lr
 8004378:	40022000 	andmi	r2, r2, r0

0800437c <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 800437c:	4b01      	ldr	r3, [pc, #4]	; (8004384 <FLASH_GetWriteProtectionOptionByte+0x8>)
 800437e:	6a18      	ldr	r0, [r3, #32]
}
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	40022000 	andmi	r2, r2, r0

08004388 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8004388:	4b02      	ldr	r3, [pc, #8]	; (8004394 <FLASH_GetReadOutProtectionStatus+0xc>)
 800438a:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 800438c:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	40022000 	andmi	r2, r2, r0

08004398 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8004398:	4b02      	ldr	r3, [pc, #8]	; (80043a4 <FLASH_GetPrefetchBufferStatus+0xc>)
 800439a:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 800439c:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40022000 	andmi	r2, r2, r0

080043a8 <FLASH_ITConfig>:
*                       - FLASH_IT_EOP: FLASH end of operation Interrupt
* Output         : None
* Return         : None 
*******************************************************************************/
void FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState)
{
 80043a8:	4b04      	ldr	r3, [pc, #16]	; (80043bc <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80043aa:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80043ac:	b109      	cbz	r1, 80043b2 <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80043ae:	4310      	orrs	r0, r2
 80043b0:	e001      	b.n	80043b6 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 80043b2:	ea22 0000 	bic.w	r0, r2, r0
 80043b6:	6118      	str	r0, [r3, #16]
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	40022000 	andmi	r2, r2, r0

080043c0 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80043c0:	2801      	cmp	r0, #1
 80043c2:	4b06      	ldr	r3, [pc, #24]	; (80043dc <FLASH_GetFlagStatus+0x1c>)
 80043c4:	d103      	bne.n	80043ce <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 80043c6:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 80043c8:	f000 0001 	and.w	r0, r0, #1
 80043cc:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 80043d2:	bf14      	ite	ne
 80043d4:	2001      	movne	r0, #1
 80043d6:	2000      	moveq	r0, #0
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	40022000 	andmi	r2, r2, r0

080043e0 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80043e0:	4b01      	ldr	r3, [pc, #4]	; (80043e8 <FLASH_ClearFlag+0x8>)
 80043e2:	60d8      	str	r0, [r3, #12]
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	40022000 	andmi	r2, r2, r0

080043ec <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80043ec:	4b08      	ldr	r3, [pc, #32]	; (8004410 <FLASH_GetStatus+0x24>)
 80043ee:	68da      	ldr	r2, [r3, #12]
 80043f0:	07d1      	lsls	r1, r2, #31
 80043f2:	d409      	bmi.n	8004408 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80043f4:	68da      	ldr	r2, [r3, #12]
 80043f6:	0752      	lsls	r2, r2, #29
 80043f8:	d408      	bmi.n	800440c <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8004400:	bf14      	ite	ne
 8004402:	2003      	movne	r0, #3
 8004404:	2004      	moveq	r0, #4
 8004406:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8004408:	2001      	movs	r0, #1
 800440a:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 800440c:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800440e:	4770      	bx	lr
 8004410:	40022000 	andmi	r2, r2, r0

08004414 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004414:	b513      	push	{r0, r1, r4, lr}
 8004416:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8004418:	f7ff ffe8 	bl	80043ec <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800441c:	2801      	cmp	r0, #1
 800441e:	d10f      	bne.n	8004440 <FLASH_WaitForLastOperation+0x2c>
 8004420:	b164      	cbz	r4, 800443c <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8004422:	2300      	movs	r3, #0
 8004424:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8004426:	23ff      	movs	r3, #255	; 0xff
 8004428:	9301      	str	r3, [sp, #4]
 800442a:	9b01      	ldr	r3, [sp, #4]
 800442c:	b113      	cbz	r3, 8004434 <FLASH_WaitForLastOperation+0x20>
 800442e:	9b01      	ldr	r3, [sp, #4]
 8004430:	3b01      	subs	r3, #1
 8004432:	e7f9      	b.n	8004428 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8004434:	f7ff ffda 	bl	80043ec <FLASH_GetStatus>
    Timeout--;
 8004438:	3c01      	subs	r4, #1
 800443a:	e7ef      	b.n	800441c <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 800443c:	2005      	movs	r0, #5
 800443e:	e002      	b.n	8004446 <FLASH_WaitForLastOperation+0x32>
 8004440:	2c00      	cmp	r4, #0
 8004442:	bf08      	it	eq
 8004444:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8004446:	b002      	add	sp, #8
 8004448:	bd10      	pop	{r4, pc}

0800444a <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 800444a:	b538      	push	{r3, r4, r5, lr}
 800444c:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800444e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004452:	f7ff ffdf 	bl	8004414 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004456:	2804      	cmp	r0, #4
 8004458:	d114      	bne.n	8004484 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800445a:	4c0b      	ldr	r4, [pc, #44]	; (8004488 <FLASH_ErasePage+0x3e>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800445c:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004460:	6923      	ldr	r3, [r4, #16]
 8004462:	f043 0302 	orr.w	r3, r3, #2
 8004466:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8004468:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 800446a:	6923      	ldr	r3, [r4, #16]
 800446c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004470:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004472:	f7ff ffcf 	bl	8004414 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004476:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8004478:	bf1f      	itttt	ne
 800447a:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 800447e:	6922      	ldrne	r2, [r4, #16]
 8004480:	4013      	andne	r3, r2
 8004482:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8004484:	bd38      	pop	{r3, r4, r5, pc}
 8004486:	bf00      	nop
 8004488:	40022000 	andmi	r2, r2, r0

0800448c <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 800448c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800448e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004492:	f7ff ffbf 	bl	8004414 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004496:	2804      	cmp	r0, #4
 8004498:	d113      	bne.n	80044c2 <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 800449a:	4c0a      	ldr	r4, [pc, #40]	; (80044c4 <FLASH_EraseAllPages+0x38>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800449c:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80044a0:	6923      	ldr	r3, [r4, #16]
 80044a2:	f043 0304 	orr.w	r3, r3, #4
 80044a6:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80044a8:	6923      	ldr	r3, [r4, #16]
 80044aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044ae:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044b0:	f7ff ffb0 	bl	8004414 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80044b4:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 80044b6:	bf1f      	itttt	ne
 80044b8:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 80044bc:	6922      	ldrne	r2, [r4, #16]
 80044be:	4013      	andne	r3, r2
 80044c0:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 80044c2:	bd10      	pop	{r4, pc}
 80044c4:	40022000 	andmi	r2, r2, r0

080044c8 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 80044c8:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80044ca:	f640 70ff 	movw	r0, #4095	; 0xfff
 80044ce:	f7ff ffa1 	bl	8004414 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80044d2:	2804      	cmp	r0, #4
 80044d4:	d129      	bne.n	800452a <FLASH_EraseOptionBytes+0x62>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044d6:	4c15      	ldr	r4, [pc, #84]	; (800452c <FLASH_EraseOptionBytes+0x64>)
 80044d8:	4b15      	ldr	r3, [pc, #84]	; (8004530 <FLASH_EraseOptionBytes+0x68>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044da:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044de:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80044e0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80044e4:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80044e6:	6923      	ldr	r3, [r4, #16]
 80044e8:	f043 0320 	orr.w	r3, r3, #32
 80044ec:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80044ee:	6923      	ldr	r3, [r4, #16]
 80044f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044f4:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044f6:	f7ff ff8d 	bl	8004414 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80044fa:	2804      	cmp	r0, #4
 80044fc:	d10e      	bne.n	800451c <FLASH_EraseOptionBytes+0x54>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80044fe:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004502:	6922      	ldr	r2, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004504:	200f      	movs	r0, #15
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004506:	4013      	ands	r3, r2
 8004508:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 800450a:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 800450c:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 800450e:	f043 0310 	orr.w	r3, r3, #16
 8004512:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004514:	4b07      	ldr	r3, [pc, #28]	; (8004534 <FLASH_EraseOptionBytes+0x6c>)
 8004516:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004518:	f7ff ff7c 	bl	8004414 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800451c:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 800451e:	bf1f      	itttt	ne
 8004520:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004524:	6922      	ldrne	r2, [r4, #16]
 8004526:	4013      	andne	r3, r2
 8004528:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 800452a:	bd10      	pop	{r4, pc}
 800452c:	40022000 	andmi	r2, r2, r0
 8004530:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8004534:	1ffff800 	svcne	0x00fff800

08004538 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004538:	b570      	push	{r4, r5, r6, lr}
 800453a:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800453c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800453e:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004540:	f7ff ff68 	bl	8004414 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004544:	2804      	cmp	r0, #4
 8004546:	d117      	bne.n	8004578 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004548:	4c0c      	ldr	r4, [pc, #48]	; (800457c <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800454a:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800454c:	6923      	ldr	r3, [r4, #16]
 800454e:	f043 0301 	orr.w	r3, r3, #1
 8004552:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8004554:	b2ab      	uxth	r3, r5
 8004556:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004558:	f7ff ff5c 	bl	8004414 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 800455c:	2804      	cmp	r0, #4
 800455e:	d104      	bne.n	800456a <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8004560:	0c2d      	lsrs	r5, r5, #16
 8004562:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004564:	200f      	movs	r0, #15
 8004566:	f7ff ff55 	bl	8004414 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800456a:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 800456c:	bf1f      	itttt	ne
 800456e:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004572:	6922      	ldrne	r2, [r4, #16]
 8004574:	4013      	andne	r3, r2
 8004576:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004578:	bd70      	pop	{r4, r5, r6, pc}
 800457a:	bf00      	nop
 800457c:	40022000 	andmi	r2, r2, r0

08004580 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8004580:	b570      	push	{r4, r5, r6, lr}
 8004582:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004584:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8004586:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004588:	f7ff ff44 	bl	8004414 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800458c:	2804      	cmp	r0, #4
 800458e:	d10f      	bne.n	80045b0 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004590:	4c08      	ldr	r4, [pc, #32]	; (80045b4 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004592:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004594:	6923      	ldr	r3, [r4, #16]
 8004596:	f043 0301 	orr.w	r3, r3, #1
 800459a:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 800459c:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800459e:	f7ff ff39 	bl	8004414 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80045a2:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 80045a4:	bf1f      	itttt	ne
 80045a6:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 80045aa:	6922      	ldrne	r2, [r4, #16]
 80045ac:	4013      	andne	r3, r2
 80045ae:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 80045b0:	bd70      	pop	{r4, r5, r6, pc}
 80045b2:	bf00      	nop
 80045b4:	40022000 	andmi	r2, r2, r0

080045b8 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80045b8:	b570      	push	{r4, r5, r6, lr}
 80045ba:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045bc:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80045be:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045c0:	f7ff ff28 	bl	8004414 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80045c4:	2804      	cmp	r0, #4
 80045c6:	d115      	bne.n	80045f4 <FLASH_ProgramOptionByteData+0x3c>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80045c8:	4c0b      	ldr	r4, [pc, #44]	; (80045f8 <FLASH_ProgramOptionByteData+0x40>)
 80045ca:	4b0c      	ldr	r3, [pc, #48]	; (80045fc <FLASH_ProgramOptionByteData+0x44>)
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
 80045cc:	b2ad      	uxth	r5, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80045ce:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80045d0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80045d4:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80045d6:	6923      	ldr	r3, [r4, #16]
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045d8:	200f      	movs	r0, #15
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80045da:	f043 0310 	orr.w	r3, r3, #16
 80045de:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80045e0:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045e2:	f7ff ff17 	bl	8004414 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80045e6:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80045e8:	bf1f      	itttt	ne
 80045ea:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80045ee:	6922      	ldrne	r2, [r4, #16]
 80045f0:	4013      	andne	r3, r2
 80045f2:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 80045f4:	bd70      	pop	{r4, r5, r6, pc}
 80045f6:	bf00      	nop
 80045f8:	40022000 	andmi	r2, r2, r0
 80045fc:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08004600 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8004600:	b510      	push	{r4, lr}
 8004602:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004604:	200f      	movs	r0, #15
 8004606:	f7ff ff05 	bl	8004414 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800460a:	2804      	cmp	r0, #4
 800460c:	d141      	bne.n	8004692 <FLASH_EnableWriteProtection+0x92>
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 800460e:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004610:	4b20      	ldr	r3, [pc, #128]	; (8004694 <FLASH_EnableWriteProtection+0x94>)
 8004612:	4a21      	ldr	r2, [pc, #132]	; (8004698 <FLASH_EnableWriteProtection+0x98>)
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8004614:	b2e1      	uxtb	r1, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004616:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004618:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800461c:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 800461e:	691a      	ldr	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8004620:	29ff      	cmp	r1, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004622:	f042 0210 	orr.w	r2, r2, #16
 8004626:	611a      	str	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8004628:	d104      	bne.n	8004634 <FLASH_EnableWriteProtection+0x34>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 800462a:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 800462e:	2bff      	cmp	r3, #255	; 0xff
 8004630:	d108      	bne.n	8004644 <FLASH_EnableWriteProtection+0x44>
 8004632:	e00f      	b.n	8004654 <FLASH_EnableWriteProtection+0x54>
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004634:	4b19      	ldr	r3, [pc, #100]	; (800469c <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004636:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004638:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800463a:	f7ff feeb 	bl	8004414 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 800463e:	2804      	cmp	r0, #4
 8004640:	d11f      	bne.n	8004682 <FLASH_EnableWriteProtection+0x82>
 8004642:	e7f2      	b.n	800462a <FLASH_EnableWriteProtection+0x2a>
    {
      OB->WRP1 = WRP1_Data;
 8004644:	4a15      	ldr	r2, [pc, #84]	; (800469c <FLASH_EnableWriteProtection+0x9c>)
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8004646:	b29b      	uxth	r3, r3
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004648:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800464a:	200f      	movs	r0, #15
 800464c:	f7ff fee2 	bl	8004414 <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004650:	2804      	cmp	r0, #4
 8004652:	d116      	bne.n	8004682 <FLASH_EnableWriteProtection+0x82>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8004654:	f3c4 4307 	ubfx	r3, r4, #16, #8
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004658:	2bff      	cmp	r3, #255	; 0xff
 800465a:	d007      	beq.n	800466c <FLASH_EnableWriteProtection+0x6c>
    {
      OB->WRP2 = WRP2_Data;
 800465c:	4a0f      	ldr	r2, [pc, #60]	; (800469c <FLASH_EnableWriteProtection+0x9c>)
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 800465e:	b29b      	uxth	r3, r3
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004660:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004662:	200f      	movs	r0, #15
 8004664:	f7ff fed6 	bl	8004414 <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004668:	2804      	cmp	r0, #4
 800466a:	d10a      	bne.n	8004682 <FLASH_EnableWriteProtection+0x82>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 800466c:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 800466e:	2cff      	cmp	r4, #255	; 0xff
 8004670:	d101      	bne.n	8004676 <FLASH_EnableWriteProtection+0x76>
 8004672:	2004      	movs	r0, #4
 8004674:	e007      	b.n	8004686 <FLASH_EnableWriteProtection+0x86>
    {
      OB->WRP3 = WRP3_Data;
 8004676:	4b09      	ldr	r3, [pc, #36]	; (800469c <FLASH_EnableWriteProtection+0x9c>)
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8004678:	b2a4      	uxth	r4, r4
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 800467a:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800467c:	200f      	movs	r0, #15
 800467e:	f7ff fec9 	bl	8004414 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8004682:	2801      	cmp	r0, #1
 8004684:	d005      	beq.n	8004692 <FLASH_EnableWriteProtection+0x92>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004686:	f641 73ef 	movw	r3, #8175	; 0x1fef
 800468a:	4a02      	ldr	r2, [pc, #8]	; (8004694 <FLASH_EnableWriteProtection+0x94>)
 800468c:	6911      	ldr	r1, [r2, #16]
 800468e:	400b      	ands	r3, r1
 8004690:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004692:	bd10      	pop	{r4, pc}
 8004694:	40022000 	andmi	r2, r2, r0
 8004698:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 800469c:	1ffff800 	svcne	0x00fff800

080046a0 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 80046a0:	b538      	push	{r3, r4, r5, lr}
 80046a2:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 80046a4:	f640 70ff 	movw	r0, #4095	; 0xfff
 80046a8:	f7ff feb4 	bl	8004414 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80046ac:	2804      	cmp	r0, #4
 80046ae:	d136      	bne.n	800471e <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80046b0:	4c1b      	ldr	r4, [pc, #108]	; (8004720 <FLASH_ReadOutProtection+0x80>)
 80046b2:	4b1c      	ldr	r3, [pc, #112]	; (8004724 <FLASH_ReadOutProtection+0x84>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80046b4:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80046b8:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80046ba:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80046be:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 80046c0:	6923      	ldr	r3, [r4, #16]
 80046c2:	f043 0320 	orr.w	r3, r3, #32
 80046c6:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80046c8:	6923      	ldr	r3, [r4, #16]
 80046ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046ce:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80046d0:	f7ff fea0 	bl	8004414 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 80046d4:	2804      	cmp	r0, #4
 80046d6:	d11b      	bne.n	8004710 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80046d8:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80046dc:	6922      	ldr	r2, [r4, #16]
 80046de:	4013      	ands	r3, r2
 80046e0:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 80046e2:	6923      	ldr	r3, [r4, #16]
 80046e4:	f043 0310 	orr.w	r3, r3, #16
 80046e8:	6123      	str	r3, [r4, #16]
 80046ea:	4b0f      	ldr	r3, [pc, #60]	; (8004728 <FLASH_ReadOutProtection+0x88>)

      if(NewState != DISABLE)
 80046ec:	b10d      	cbz	r5, 80046f2 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 80046ee:	2200      	movs	r2, #0
 80046f0:	e000      	b.n	80046f4 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80046f2:	22a5      	movs	r2, #165	; 0xa5
 80046f4:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80046f6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80046fa:	f7ff fe8b 	bl	8004414 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80046fe:	2801      	cmp	r0, #1
 8004700:	d00d      	beq.n	800471e <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004702:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004706:	4a06      	ldr	r2, [pc, #24]	; (8004720 <FLASH_ReadOutProtection+0x80>)
 8004708:	6911      	ldr	r1, [r2, #16]
 800470a:	400b      	ands	r3, r1
 800470c:	6113      	str	r3, [r2, #16]
 800470e:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8004710:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8004712:	bf1f      	itttt	ne
 8004714:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8004718:	6922      	ldrne	r2, [r4, #16]
 800471a:	4013      	andne	r3, r2
 800471c:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 800471e:	bd38      	pop	{r3, r4, r5, pc}
 8004720:	40022000 	andmi	r2, r2, r0
 8004724:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8004728:	1ffff800 	svcne	0x00fff800

0800472c <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800472c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 800472e:	4d11      	ldr	r5, [pc, #68]	; (8004774 <FLASH_UserOptionByteConfig+0x48>)
 8004730:	4b11      	ldr	r3, [pc, #68]	; (8004778 <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004732:	4606      	mov	r6, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004734:	60ab      	str	r3, [r5, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8004736:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800473a:	60ab      	str	r3, [r5, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800473c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800473e:	460f      	mov	r7, r1
 8004740:	4614      	mov	r4, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004742:	f7ff fe67 	bl	8004414 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004746:	2804      	cmp	r0, #4
 8004748:	d113      	bne.n	8004772 <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800474a:	692b      	ldr	r3, [r5, #16]
 800474c:	f044 00f8 	orr.w	r0, r4, #248	; 0xf8
 8004750:	f043 0310 	orr.w	r3, r3, #16
 8004754:	612b      	str	r3, [r5, #16]
 8004756:	4338      	orrs	r0, r7
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8004758:	4b08      	ldr	r3, [pc, #32]	; (800477c <FLASH_UserOptionByteConfig+0x50>)
 800475a:	4330      	orrs	r0, r6
 800475c:	8058      	strh	r0, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800475e:	200f      	movs	r0, #15
 8004760:	f7ff fe58 	bl	8004414 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004764:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004766:	bf1f      	itttt	ne
 8004768:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 800476c:	692a      	ldrne	r2, [r5, #16]
 800476e:	4013      	andne	r3, r2
 8004770:	612b      	strne	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004774:	40022000 	andmi	r2, r2, r0
 8004778:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 800477c:	1ffff800 	svcne	0x00fff800

08004780 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004780:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004782:	4b26      	ldr	r3, [pc, #152]	; (800481c <GPIO_DeInit+0x9c>)
 8004784:	4298      	cmp	r0, r3
 8004786:	d02f      	beq.n	80047e8 <GPIO_DeInit+0x68>
 8004788:	d811      	bhi.n	80047ae <GPIO_DeInit+0x2e>
 800478a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800478e:	4298      	cmp	r0, r3
 8004790:	d01e      	beq.n	80047d0 <GPIO_DeInit+0x50>
 8004792:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004796:	4298      	cmp	r0, r3
 8004798:	d020      	beq.n	80047dc <GPIO_DeInit+0x5c>
 800479a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800479e:	4298      	cmp	r0, r3
 80047a0:	d13a      	bne.n	8004818 <GPIO_DeInit+0x98>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80047a2:	2004      	movs	r0, #4
 80047a4:	2101      	movs	r1, #1
 80047a6:	f000 fc35 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80047aa:	2004      	movs	r0, #4
 80047ac:	e02f      	b.n	800480e <GPIO_DeInit+0x8e>
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 80047ae:	4b1c      	ldr	r3, [pc, #112]	; (8004820 <GPIO_DeInit+0xa0>)
 80047b0:	4298      	cmp	r0, r3
 80047b2:	d01f      	beq.n	80047f4 <GPIO_DeInit+0x74>
 80047b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047b8:	4298      	cmp	r0, r3
 80047ba:	d021      	beq.n	8004800 <GPIO_DeInit+0x80>
 80047bc:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80047c0:	4298      	cmp	r0, r3
 80047c2:	d129      	bne.n	8004818 <GPIO_DeInit+0x98>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80047c4:	2040      	movs	r0, #64	; 0x40
 80047c6:	2101      	movs	r1, #1
 80047c8:	f000 fc24 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80047cc:	2040      	movs	r0, #64	; 0x40
 80047ce:	e01e      	b.n	800480e <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80047d0:	2008      	movs	r0, #8
 80047d2:	2101      	movs	r1, #1
 80047d4:	f000 fc1e 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80047d8:	2008      	movs	r0, #8
 80047da:	e018      	b.n	800480e <GPIO_DeInit+0x8e>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80047dc:	2010      	movs	r0, #16
 80047de:	2101      	movs	r1, #1
 80047e0:	f000 fc18 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80047e4:	2010      	movs	r0, #16
 80047e6:	e012      	b.n	800480e <GPIO_DeInit+0x8e>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80047e8:	2020      	movs	r0, #32
 80047ea:	2101      	movs	r1, #1
 80047ec:	f000 fc12 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80047f0:	2020      	movs	r0, #32
 80047f2:	e00c      	b.n	800480e <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80047f4:	2080      	movs	r0, #128	; 0x80
 80047f6:	2101      	movs	r1, #1
 80047f8:	f000 fc0c 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80047fc:	2080      	movs	r0, #128	; 0x80
 80047fe:	e006      	b.n	800480e <GPIO_DeInit+0x8e>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8004800:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004804:	2101      	movs	r1, #1
 8004806:	f000 fc05 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 800480a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800480e:	2100      	movs	r1, #0
      break;                       

    default:
      break;
  }
}
 8004810:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8004814:	f000 bbfe 	b.w	8005014 <RCC_APB2PeriphResetCmd>
 8004818:	bd08      	pop	{r3, pc}
 800481a:	bf00      	nop
 800481c:	40011400 	andmi	r1, r1, r0, lsl #8
 8004820:	40011c00 	andmi	r1, r1, r0, lsl #24

08004824 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004824:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004826:	2001      	movs	r0, #1
 8004828:	4601      	mov	r1, r0
 800482a:	f000 fbf3 	bl	8005014 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 800482e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8004832:	2001      	movs	r0, #1
 8004834:	2100      	movs	r1, #0
 8004836:	f000 bbed 	b.w	8005014 <RCC_APB2PeriphResetCmd>

0800483a <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800483a:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800483c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 800483e:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8004840:	bf48      	it	mi
 8004842:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004844:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8004846:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800484a:	bf48      	it	mi
 800484c:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800484e:	f015 0fff 	tst.w	r5, #255	; 0xff
 8004852:	d01d      	beq.n	8004890 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 8004854:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004856:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 8004858:	2601      	movs	r6, #1
 800485a:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800485c:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 8004860:	42b7      	cmp	r7, r6
 8004862:	d111      	bne.n	8004888 <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 8004864:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8004868:	260f      	movs	r6, #15
 800486a:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 800486e:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004872:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004874:	fa03 f60e 	lsl.w	r6, r3, lr
 8004878:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800487c:	d101      	bne.n	8004882 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 800487e:	6147      	str	r7, [r0, #20]
 8004880:	e002      	b.n	8004888 <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004882:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8004884:	bf08      	it	eq
 8004886:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004888:	3401      	adds	r4, #1
 800488a:	2c08      	cmp	r4, #8
 800488c:	d1e4      	bne.n	8004858 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800488e:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8004890:	2dff      	cmp	r5, #255	; 0xff
 8004892:	d91f      	bls.n	80048d4 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8004894:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004896:	2400      	movs	r4, #0
 8004898:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 800489c:	2601      	movs	r6, #1
 800489e:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80048a0:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 80048a4:	42b7      	cmp	r7, r6
 80048a6:	d111      	bne.n	80048cc <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 80048a8:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80048ac:	260f      	movs	r6, #15
 80048ae:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 80048b2:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80048b6:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80048b8:	fa03 f60e 	lsl.w	r6, r3, lr
 80048bc:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80048c0:	d101      	bne.n	80048c6 <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 80048c2:	6147      	str	r7, [r0, #20]
 80048c4:	e002      	b.n	80048cc <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80048c6:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 80048c8:	bf08      	it	eq
 80048ca:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80048cc:	3401      	adds	r4, #1
 80048ce:	2c08      	cmp	r4, #8
 80048d0:	d1e2      	bne.n	8004898 <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80048d2:	6041      	str	r1, [r0, #4]
 80048d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080048d6 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80048d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80048da:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80048dc:	2302      	movs	r3, #2
 80048de:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80048e0:	2304      	movs	r3, #4
 80048e2:	70c3      	strb	r3, [r0, #3]
 80048e4:	4770      	bx	lr

080048e6 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 80048e6:	6883      	ldr	r3, [r0, #8]
 80048e8:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 80048ea:	bf14      	ite	ne
 80048ec:	2001      	movne	r0, #1
 80048ee:	2000      	moveq	r0, #0
 80048f0:	4770      	bx	lr

080048f2 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 80048f2:	6880      	ldr	r0, [r0, #8]
}
 80048f4:	b280      	uxth	r0, r0
 80048f6:	4770      	bx	lr

080048f8 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 80048f8:	68c3      	ldr	r3, [r0, #12]
 80048fa:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 80048fc:	bf14      	ite	ne
 80048fe:	2001      	movne	r0, #1
 8004900:	2000      	moveq	r0, #0
 8004902:	4770      	bx	lr

08004904 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8004904:	68c0      	ldr	r0, [r0, #12]
}
 8004906:	b280      	uxth	r0, r0
 8004908:	4770      	bx	lr

0800490a <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 800490a:	6101      	str	r1, [r0, #16]
 800490c:	4770      	bx	lr

0800490e <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800490e:	6141      	str	r1, [r0, #20]
 8004910:	4770      	bx	lr

08004912 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004912:	b10a      	cbz	r2, 8004918 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004914:	6101      	str	r1, [r0, #16]
 8004916:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8004918:	6141      	str	r1, [r0, #20]
 800491a:	4770      	bx	lr

0800491c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 800491c:	60c1      	str	r1, [r0, #12]
 800491e:	4770      	bx	lr

08004920 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004920:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004924:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004926:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004928:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800492a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800492c:	6983      	ldr	r3, [r0, #24]
 800492e:	4770      	bx	lr

08004930 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004930:	4a05      	ldr	r2, [pc, #20]	; (8004948 <GPIO_EventOutputConfig+0x18>)
 8004932:	6813      	ldr	r3, [r2, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004934:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004938:	041b      	lsls	r3, r3, #16
 800493a:	0c1b      	lsrs	r3, r3, #16
 800493c:	4319      	orrs	r1, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 800493e:	ea41 1000 	orr.w	r0, r1, r0, lsl #4

  AFIO->EVCR = tmpreg;
 8004942:	6010      	str	r0, [r2, #0]
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	40010000 	andmi	r0, r1, r0

0800494c <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 800494c:	4b01      	ldr	r3, [pc, #4]	; (8004954 <GPIO_EventOutputCmd+0x8>)
 800494e:	6018      	str	r0, [r3, #0]
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	4220001c 	eormi	r0, r0, #28

08004958 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8004958:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800495a:	4c13      	ldr	r4, [pc, #76]	; (80049a8 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800495c:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8004960:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8004964:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8004966:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8004968:	d106      	bne.n	8004978 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800496a:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 800496c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8004970:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8004974:	6065      	str	r5, [r4, #4]
 8004976:	e00e      	b.n	8004996 <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8004978:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800497a:	bf55      	itete	pl
 800497c:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 800497e:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004980:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8004982:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8004986:	bf4c      	ite	mi
 8004988:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800498a:	fa02 f404 	lslpl.w	r4, r2, r4
 800498e:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004992:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8004996:	b119      	cbz	r1, 80049a0 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004998:	0d40      	lsrs	r0, r0, #21
 800499a:	0100      	lsls	r0, r0, #4
 800499c:	4082      	lsls	r2, r0
 800499e:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 80049a0:	4a01      	ldr	r2, [pc, #4]	; (80049a8 <GPIO_PinRemapConfig+0x50>)
 80049a2:	6053      	str	r3, [r2, #4]
 80049a4:	bd30      	pop	{r4, r5, pc}
 80049a6:	bf00      	nop
 80049a8:	40010000 	andmi	r0, r1, r0

080049ac <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 80049ac:	f001 0303 	and.w	r3, r1, #3
 80049b0:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 80049b4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80049b8:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 80049bc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 80049be:	009b      	lsls	r3, r3, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80049c0:	688c      	ldr	r4, [r1, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 80049c2:	220f      	movs	r2, #15
 80049c4:	409a      	lsls	r2, r3

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80049c6:	ea24 0202 	bic.w	r2, r4, r2
 80049ca:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 80049cc:	688a      	ldr	r2, [r1, #8]
 80049ce:	4098      	lsls	r0, r3
 80049d0:	4302      	orrs	r2, r0
 80049d2:	608a      	str	r2, [r1, #8]
 80049d4:	bd10      	pop	{r4, pc}
 80049d6:	bf00      	nop

080049d8 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80049d8:	4b0b      	ldr	r3, [pc, #44]	; (8004a08 <NVIC_DeInit+0x30>)
  NVIC->ICER[1] = 0x0FFFFFFF;
 80049da:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80049de:	f04f 31ff 	mov.w	r1, #4294967295
 80049e2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 80049e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 80049ea:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 80049ee:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  
  for(index = 0; index < 0x0F; index++)
 80049f2:	2200      	movs	r2, #0
  {
     NVIC->IPR[index] = 0x00000000;
 80049f4:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 80049f8:	3201      	adds	r2, #1
  {
     NVIC->IPR[index] = 0x00000000;
 80049fa:	2000      	movs	r0, #0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 80049fc:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 80049fe:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004a02:	d1f7      	bne.n	80049f4 <NVIC_DeInit+0x1c>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	e000e100 	and	lr, r0, r0, lsl #2

08004a0c <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004a0c:	4b09      	ldr	r3, [pc, #36]	; (8004a34 <NVIC_SCBDeInit+0x28>)
 8004a0e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004a12:	4909      	ldr	r1, [pc, #36]	; (8004a38 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004a14:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8004a16:	2200      	movs	r2, #0
 8004a18:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004a1a:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8004a1c:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8004a1e:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8004a20:	619a      	str	r2, [r3, #24]
 8004a22:	61da      	str	r2, [r3, #28]
 8004a24:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8004a26:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8004a28:	f04f 32ff 	mov.w	r2, #4294967295
 8004a2c:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8004a2e:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8004a30:	631a      	str	r2, [r3, #48]	; 0x30
 8004a32:	4770      	bx	lr
 8004a34:	e000ed00 	and	lr, r0, r0, lsl #26
 8004a38:	05fa0000 	ldrbeq	r0, [sl, #0]!

08004a3c <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004a3c:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8004a40:	4b02      	ldr	r3, [pc, #8]	; (8004a4c <NVIC_PriorityGroupConfig+0x10>)
 8004a42:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8004a46:	60d8      	str	r0, [r3, #12]
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	e000ed00 	and	lr, r0, r0, lsl #26

08004a50 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004a50:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004a52:	b530      	push	{r4, r5, lr}
 8004a54:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004a56:	b372      	cbz	r2, 8004ab6 <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004a58:	4a1c      	ldr	r2, [pc, #112]	; (8004acc <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004a5a:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004a5e:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004a60:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004a62:	43e4      	mvns	r4, r4
 8004a64:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 8004a68:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004a6c:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8004a70:	220f      	movs	r2, #15
 8004a72:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004a74:	7884      	ldrb	r4, [r0, #2]
 8004a76:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8004a7a:	4022      	ands	r2, r4
 8004a7c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004a80:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8004a84:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004a86:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004a8a:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8004a8c:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004a8e:	21ff      	movs	r1, #255	; 0xff
 8004a90:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004a92:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8004a94:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8004a98:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 8004a9a:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8004a9c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004aa0:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8004aa2:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004aa4:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8004aa6:	f003 031f 	and.w	r3, r3, #31
 8004aaa:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004aae:	4a08      	ldr	r2, [pc, #32]	; (8004ad0 <NVIC_Init+0x80>)
 8004ab0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8004ab4:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004ab6:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8004ab8:	2101      	movs	r1, #1
 8004aba:	f003 031f 	and.w	r3, r3, #31
 8004abe:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004ac0:	f102 0320 	add.w	r3, r2, #32
 8004ac4:	4a02      	ldr	r2, [pc, #8]	; (8004ad0 <NVIC_Init+0x80>)
 8004ac6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8004aca:	bd30      	pop	{r4, r5, pc}
 8004acc:	e000ed00 	and	lr, r0, r0, lsl #26
 8004ad0:	e000e100 	and	lr, r0, r0, lsl #2

08004ad4 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8004ad8:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8004ada:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8004adc:	70c3      	strb	r3, [r0, #3]
 8004ade:	4770      	bx	lr

08004ae0 <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 8004ae0:	f001 ba35 	b.w	8005f4e <__SETPRIMASK>

08004ae4 <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 8004ae4:	f001 ba35 	b.w	8005f52 <__RESETPRIMASK>

08004ae8 <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 8004ae8:	f001 ba35 	b.w	8005f56 <__SETFAULTMASK>

08004aec <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 8004aec:	f001 ba35 	b.w	8005f5a <__RESETFAULTMASK>

08004af0 <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004af0:	0100      	lsls	r0, r0, #4
 8004af2:	f001 ba34 	b.w	8005f5e <__BASEPRICONFIG>

08004af6 <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8004af6:	f001 ba35 	b.w	8005f64 <__GetBASEPRI>

08004afa <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8004afa:	4b02      	ldr	r3, [pc, #8]	; (8004b04 <NVIC_GetCurrentPendingIRQChannel+0xa>)
 8004afc:	6858      	ldr	r0, [r3, #4]
}
 8004afe:	f3c0 3009 	ubfx	r0, r0, #12, #10
 8004b02:	4770      	bx	lr
 8004b04:	e000ed00 	and	lr, r0, r0, lsl #26

08004b08 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004b08:	f000 031f 	and.w	r3, r0, #31
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8004b10:	4904      	ldr	r1, [pc, #16]	; (8004b24 <NVIC_GetIRQChannelPendingBitStatus+0x1c>)
 8004b12:	0943      	lsrs	r3, r0, #5
 8004b14:	3340      	adds	r3, #64	; 0x40
 8004b16:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8004b1a:	4010      	ands	r0, r2
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8004b1c:	1a83      	subs	r3, r0, r2
 8004b1e:	4258      	negs	r0, r3
 8004b20:	4158      	adcs	r0, r3
 8004b22:	4770      	bx	lr
 8004b24:	e000e100 	and	lr, r0, r0, lsl #2

08004b28 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8004b28:	4b01      	ldr	r3, [pc, #4]	; (8004b30 <NVIC_SetIRQChannelPendingBit+0x8>)
 8004b2a:	6018      	str	r0, [r3, #0]
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	e000ef00 	and	lr, r0, r0, lsl #30

08004b34 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8004b34:	0943      	lsrs	r3, r0, #5
 8004b36:	2201      	movs	r2, #1
 8004b38:	f000 001f 	and.w	r0, r0, #31
 8004b3c:	4902      	ldr	r1, [pc, #8]	; (8004b48 <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004b3e:	4082      	lsls	r2, r0
 8004b40:	3360      	adds	r3, #96	; 0x60
 8004b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004b46:	4770      	bx	lr
 8004b48:	e000e100 	and	lr, r0, r0, lsl #2

08004b4c <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004b4c:	4b02      	ldr	r3, [pc, #8]	; (8004b58 <NVIC_GetCurrentActiveHandler+0xc>)
 8004b4e:	6858      	ldr	r0, [r3, #4]
}
 8004b50:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	e000ed00 	and	lr, r0, r0, lsl #26

08004b5c <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004b5c:	f000 031f 	and.w	r3, r0, #31
 8004b60:	2201      	movs	r2, #1
 8004b62:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004b64:	4904      	ldr	r1, [pc, #16]	; (8004b78 <NVIC_GetIRQChannelActiveBitStatus+0x1c>)
 8004b66:	0943      	lsrs	r3, r0, #5
 8004b68:	3380      	adds	r3, #128	; 0x80
 8004b6a:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8004b6e:	4010      	ands	r0, r2
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8004b70:	1a83      	subs	r3, r0, r2
 8004b72:	4258      	negs	r0, r3
 8004b74:	4158      	adcs	r0, r3
 8004b76:	4770      	bx	lr
 8004b78:	e000e100 	and	lr, r0, r0, lsl #2

08004b7c <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004b7c:	4b01      	ldr	r3, [pc, #4]	; (8004b84 <NVIC_GetCPUID+0x8>)
 8004b7e:	6818      	ldr	r0, [r3, #0]
}
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	e000ed00 	and	lr, r0, r0, lsl #26

08004b88 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8004b88:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8004b8c:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8004b90:	4b01      	ldr	r3, [pc, #4]	; (8004b98 <NVIC_SetVectorTable+0x10>)
 8004b92:	4308      	orrs	r0, r1
 8004b94:	6098      	str	r0, [r3, #8]
 8004b96:	4770      	bx	lr
 8004b98:	e000ed00 	and	lr, r0, r0, lsl #26

08004b9c <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8004b9c:	4a01      	ldr	r2, [pc, #4]	; (8004ba4 <NVIC_GenerateSystemReset+0x8>)
 8004b9e:	4b02      	ldr	r3, [pc, #8]	; (8004ba8 <NVIC_GenerateSystemReset+0xc>)
 8004ba0:	60da      	str	r2, [r3, #12]
 8004ba2:	4770      	bx	lr
 8004ba4:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8004ba8:	e000ed00 	and	lr, r0, r0, lsl #26

08004bac <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8004bac:	4a01      	ldr	r2, [pc, #4]	; (8004bb4 <NVIC_GenerateCoreReset+0x8>)
 8004bae:	4b02      	ldr	r3, [pc, #8]	; (8004bb8 <NVIC_GenerateCoreReset+0xc>)
 8004bb0:	60da      	str	r2, [r3, #12]
 8004bb2:	4770      	bx	lr
 8004bb4:	05fa0001 	ldrbeq	r0, [sl, #1]!
 8004bb8:	e000ed00 	and	lr, r0, r0, lsl #26

08004bbc <NVIC_SystemLPConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState)
{
 8004bbc:	4b04      	ldr	r3, [pc, #16]	; (8004bd0 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8004bbe:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8004bc0:	b109      	cbz	r1, 8004bc6 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8004bc2:	4310      	orrs	r0, r2
 8004bc4:	e001      	b.n	8004bca <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8004bc6:	ea22 0000 	bic.w	r0, r2, r0
 8004bca:	6118      	str	r0, [r3, #16]
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	e000ed00 	and	lr, r0, r0, lsl #26

08004bd4 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8004bd4:	f000 001f 	and.w	r0, r0, #31
 8004bd8:	2201      	movs	r2, #1
 8004bda:	4082      	lsls	r2, r0
 8004bdc:	4b04      	ldr	r3, [pc, #16]	; (8004bf0 <NVIC_SystemHandlerConfig+0x1c>)

  if (NewState != DISABLE)
 8004bde:	b111      	cbz	r1, 8004be6 <NVIC_SystemHandlerConfig+0x12>
  {
    SCB->SHCSR |= tmpreg;
 8004be0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004be2:	430a      	orrs	r2, r1
 8004be4:	e002      	b.n	8004bec <NVIC_SystemHandlerConfig+0x18>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004be6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004be8:	ea21 0202 	bic.w	r2, r1, r2
 8004bec:	625a      	str	r2, [r3, #36]	; 0x24
 8004bee:	4770      	bx	lr
 8004bf0:	e000ed00 	and	lr, r0, r0, lsl #26

08004bf4 <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004bf4:	4b11      	ldr	r3, [pc, #68]	; (8004c3c <NVIC_SystemHandlerPriorityConfig+0x48>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004bf6:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	43db      	mvns	r3, r3
 8004bfc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 8004c00:	f1c3 0404 	rsb	r4, r3, #4
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004c04:	40a1      	lsls	r1, r4
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
 8004c06:	24ff      	movs	r4, #255	; 0xff
 8004c08:	fa24 f303 	lsr.w	r3, r4, r3
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004c0c:	401a      	ands	r2, r3

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
 8004c0e:	f3c0 2301 	ubfx	r3, r0, #8, #2
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8004c12:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8004c16:	0080      	lsls	r0, r0, #2
 8004c18:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004c1c:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004c20:	4311      	orrs	r1, r2

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004c22:	00db      	lsls	r3, r3, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004c24:	6982      	ldr	r2, [r0, #24]
  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
 8004c26:	409c      	lsls	r4, r3
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004c28:	ea22 0404 	bic.w	r4, r2, r4
 8004c2c:	6184      	str	r4, [r0, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 8004c2e:	6982      	ldr	r2, [r0, #24]
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004c30:	0109      	lsls	r1, r1, #4
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004c32:	4099      	lsls	r1, r3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8004c34:	4311      	orrs	r1, r2
 8004c36:	6181      	str	r1, [r0, #24]
 8004c38:	bd10      	pop	{r4, pc}
 8004c3a:	bf00      	nop
 8004c3c:	e000ed00 	and	lr, r0, r0, lsl #26

08004c40 <NVIC_GetSystemHandlerPendingBitStatus>:
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;

  tmp = SCB->SHCSR & tmppos;
 8004c40:	4a05      	ldr	r2, [pc, #20]	; (8004c58 <NVIC_GetSystemHandlerPendingBitStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;
 8004c42:	f3c0 2083 	ubfx	r0, r0, #10, #4

  tmppos = (u32)0x01 << tmppos;
 8004c46:	2301      	movs	r3, #1
 8004c48:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004c4a:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004c4c:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004c4e:	1ac3      	subs	r3, r0, r3
 8004c50:	4258      	negs	r0, r3
 8004c52:	4158      	adcs	r0, r3
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	e000ed00 	and	lr, r0, r0, lsl #26

08004c5c <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004c5c:	4904      	ldr	r1, [pc, #16]	; (8004c70 <NVIC_SetSystemHandlerPendingBit+0x14>)

  /* Check the parameters */
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 8004c5e:	f000 001f 	and.w	r0, r0, #31
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004c62:	684b      	ldr	r3, [r1, #4]
 8004c64:	2201      	movs	r2, #1
 8004c66:	4082      	lsls	r2, r0
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	604b      	str	r3, [r1, #4]
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	e000ed00 	and	lr, r0, r0, lsl #26

08004c74 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004c74:	4904      	ldr	r1, [pc, #16]	; (8004c88 <NVIC_ClearSystemHandlerPendingBit+0x14>)

  /* Check the parameters */
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 8004c76:	f000 001f 	and.w	r0, r0, #31
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004c7a:	684b      	ldr	r3, [r1, #4]
 8004c7c:	3801      	subs	r0, #1
 8004c7e:	2201      	movs	r2, #1
 8004c80:	4082      	lsls	r2, r0
 8004c82:	4313      	orrs	r3, r2
 8004c84:	604b      	str	r3, [r1, #4]
 8004c86:	4770      	bx	lr
 8004c88:	e000ed00 	and	lr, r0, r0, lsl #26

08004c8c <NVIC_GetSystemHandlerActiveBitStatus>:
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;

  tmp = SCB->SHCSR & tmppos;
 8004c8c:	4a05      	ldr	r2, [pc, #20]	; (8004ca4 <NVIC_GetSystemHandlerActiveBitStatus+0x18>)
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 8004c8e:	f3c0 3083 	ubfx	r0, r0, #14, #4

  tmppos = (u32)0x01 << tmppos;
 8004c92:	2301      	movs	r3, #1
 8004c94:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004c96:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004c98:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004c9a:	1ac3      	subs	r3, r0, r3
 8004c9c:	4258      	negs	r0, r3
 8004c9e:	4158      	adcs	r0, r3
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	e000ed00 	and	lr, r0, r0, lsl #26

08004ca8 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004ca8:	f3c0 4381 	ubfx	r3, r0, #18, #2
 8004cac:	4a09      	ldr	r2, [pc, #36]	; (8004cd4 <NVIC_GetFaultHandlerSources+0x2c>)
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004cae:	b90b      	cbnz	r3, 8004cb4 <NVIC_GetFaultHandlerSources+0xc>
  {
    faultsources = SCB->HFSR;
 8004cb0:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8004cb2:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d10a      	bne.n	8004cce <NVIC_GetFaultHandlerSources+0x26>

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004cb8:	f3c0 5301 	ubfx	r3, r0, #20, #2
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004cbc:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8004cbe:	00da      	lsls	r2, r3, #3
 8004cc0:	40d0      	lsrs	r0, r2
    if (tmppos != 0x02)
 8004cc2:	2b02      	cmp	r3, #2
    {
      faultsources &= (u32)0x0F;
 8004cc4:	bf14      	ite	ne
 8004cc6:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004cca:	b2c0      	uxtbeq	r0, r0
 8004ccc:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8004cce:	6b10      	ldr	r0, [r2, #48]	; 0x30
  }
  return faultsources;
}
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	e000ed00 	and	lr, r0, r0, lsl #26

08004cd8 <NVIC_GetFaultAddress>:
*                       - SystemHandler_BusFault
* Output         : None
* Return         : Fault address.
*******************************************************************************/
u32 NVIC_GetFaultAddress(u32 SystemHandler)
{
 8004cd8:	4b03      	ldr	r3, [pc, #12]	; (8004ce8 <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004cda:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004cde:	bf0c      	ite	eq
 8004ce0:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004ce2:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	e000ed00 	and	lr, r0, r0, lsl #26

08004cec <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004cec:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004cee:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	f000 f99a 	bl	800502c <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 8004cf8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004cfc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004d00:	2100      	movs	r1, #0
 8004d02:	f000 b993 	b.w	800502c <RCC_APB1PeriphResetCmd>

08004d06 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004d06:	4b01      	ldr	r3, [pc, #4]	; (8004d0c <PWR_BackupAccessCmd+0x6>)
 8004d08:	6018      	str	r0, [r3, #0]
 8004d0a:	4770      	bx	lr
 8004d0c:	420e0020 	andmi	r0, lr, #32

08004d10 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004d10:	4b01      	ldr	r3, [pc, #4]	; (8004d18 <PWR_PVDCmd+0x8>)
 8004d12:	6018      	str	r0, [r3, #0]
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	420e0010 	andmi	r0, lr, #16

08004d1c <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004d1c:	4a03      	ldr	r2, [pc, #12]	; (8004d2c <PWR_PVDLevelConfig+0x10>)
 8004d1e:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004d20:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004d24:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004d26:	6010      	str	r0, [r2, #0]
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	40007000 	andmi	r7, r0, r0

08004d30 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004d30:	4b01      	ldr	r3, [pc, #4]	; (8004d38 <PWR_WakeUpPinCmd+0x8>)
 8004d32:	6018      	str	r0, [r3, #0]
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	420e00a0 	andmi	r0, lr, #160	; 0xa0

08004d3c <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004d3c:	4a08      	ldr	r2, [pc, #32]	; (8004d60 <PWR_EnterSTOPMode+0x24>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004d3e:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004d40:	6813      	ldr	r3, [r2, #0]

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004d42:	f023 0303 	bic.w	r3, r3, #3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004d46:	ea40 0003 	orr.w	r0, r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004d4a:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d4c:	4a05      	ldr	r2, [pc, #20]	; (8004d64 <PWR_EnterSTOPMode+0x28>)
 8004d4e:	6813      	ldr	r3, [r2, #0]
 8004d50:	f043 0304 	orr.w	r3, r3, #4
 8004d54:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004d56:	d101      	bne.n	8004d5c <PWR_EnterSTOPMode+0x20>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004d58:	f001 b8d4 	b.w	8005f04 <__WFI>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004d5c:	f001 b8d4 	b.w	8005f08 <__WFE>
 8004d60:	40007000 	andmi	r7, r0, r0
 8004d64:	e000ed10 	and	lr, r0, r0, lsl sp

08004d68 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004d68:	4b07      	ldr	r3, [pc, #28]	; (8004d88 <PWR_EnterSTANDBYMode+0x20>)
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	f042 0204 	orr.w	r2, r2, #4
 8004d70:	601a      	str	r2, [r3, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	f042 0202 	orr.w	r2, r2, #2
 8004d78:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d7a:	4a04      	ldr	r2, [pc, #16]	; (8004d8c <PWR_EnterSTANDBYMode+0x24>)
 8004d7c:	6813      	ldr	r3, [r2, #0]
 8004d7e:	f043 0304 	orr.w	r3, r3, #4
 8004d82:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004d84:	f001 b8be 	b.w	8005f04 <__WFI>
 8004d88:	40007000 	andmi	r7, r0, r0
 8004d8c:	e000ed10 	and	lr, r0, r0, lsl sp

08004d90 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8004d90:	4b03      	ldr	r3, [pc, #12]	; (8004da0 <PWR_GetFlagStatus+0x10>)
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004d96:	bf14      	ite	ne
 8004d98:	2001      	movne	r0, #1
 8004d9a:	2000      	moveq	r0, #0
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	40007000 	andmi	r7, r0, r0

08004da4 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004da4:	4a02      	ldr	r2, [pc, #8]	; (8004db0 <PWR_ClearFlag+0xc>)
 8004da6:	6813      	ldr	r3, [r2, #0]
 8004da8:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
 8004dac:	6010      	str	r0, [r2, #0]
 8004dae:	4770      	bx	lr
 8004db0:	40007000 	andmi	r7, r0, r0

08004db4 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004db4:	4b0c      	ldr	r3, [pc, #48]	; (8004de8 <RCC_DeInit+0x34>)
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	f042 0201 	orr.w	r2, r2, #1
 8004dbc:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004dbe:	6859      	ldr	r1, [r3, #4]
 8004dc0:	4a0a      	ldr	r2, [pc, #40]	; (8004dec <RCC_DeInit+0x38>)
 8004dc2:	400a      	ands	r2, r1
 8004dc4:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004dcc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004dd0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004dd8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004de0:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004de2:	2200      	movs	r2, #0
 8004de4:	609a      	str	r2, [r3, #8]
 8004de6:	4770      	bx	lr
 8004de8:	40021000 	andmi	r1, r2, r0
 8004dec:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08004df0 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004df0:	4b0c      	ldr	r3, [pc, #48]	; (8004e24 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004df2:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004dfc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e04:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004e06:	d003      	beq.n	8004e10 <RCC_HSEConfig+0x20>
 8004e08:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004e0c:	d004      	beq.n	8004e18 <RCC_HSEConfig+0x28>
 8004e0e:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004e16:	e002      	b.n	8004e1e <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	40021000 	andmi	r1, r2, r0

08004e28 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004e28:	4a03      	ldr	r2, [pc, #12]	; (8004e38 <RCC_AdjustHSICalibrationValue+0x10>)
 8004e2a:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004e2c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004e30:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004e34:	6010      	str	r0, [r2, #0]
 8004e36:	4770      	bx	lr
 8004e38:	40021000 	andmi	r1, r2, r0

08004e3c <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004e3c:	4b01      	ldr	r3, [pc, #4]	; (8004e44 <RCC_HSICmd+0x8>)
 8004e3e:	6018      	str	r0, [r3, #0]
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	42420000 	submi	r0, r2, #0

08004e48 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004e48:	4a03      	ldr	r2, [pc, #12]	; (8004e58 <RCC_PLLConfig+0x10>)
 8004e4a:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8004e4c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004e50:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004e52:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e54:	6050      	str	r0, [r2, #4]
 8004e56:	4770      	bx	lr
 8004e58:	40021000 	andmi	r1, r2, r0

08004e5c <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004e5c:	4b01      	ldr	r3, [pc, #4]	; (8004e64 <RCC_PLLCmd+0x8>)
 8004e5e:	6018      	str	r0, [r3, #0]
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop
 8004e64:	42420060 	submi	r0, r2, #96	; 0x60

08004e68 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004e68:	4a03      	ldr	r2, [pc, #12]	; (8004e78 <RCC_SYSCLKConfig+0x10>)
 8004e6a:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004e6c:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004e70:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e72:	6050      	str	r0, [r2, #4]
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	40021000 	andmi	r1, r2, r0

08004e7c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004e7c:	4b02      	ldr	r3, [pc, #8]	; (8004e88 <RCC_GetSYSCLKSource+0xc>)
 8004e7e:	6858      	ldr	r0, [r3, #4]
}
 8004e80:	f000 000c 	and.w	r0, r0, #12
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	40021000 	andmi	r1, r2, r0

08004e8c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004e8c:	4a03      	ldr	r2, [pc, #12]	; (8004e9c <RCC_HCLKConfig+0x10>)
 8004e8e:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004e90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004e94:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e96:	6050      	str	r0, [r2, #4]
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	40021000 	andmi	r1, r2, r0

08004ea0 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004ea0:	4a03      	ldr	r2, [pc, #12]	; (8004eb0 <RCC_PCLK1Config+0x10>)
 8004ea2:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004ea4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004ea8:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004eaa:	6050      	str	r0, [r2, #4]
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40021000 	andmi	r1, r2, r0

08004eb4 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004eb4:	4a03      	ldr	r2, [pc, #12]	; (8004ec4 <RCC_PCLK2Config+0x10>)
 8004eb6:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004eb8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004ebc:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004ec0:	6050      	str	r0, [r2, #4]
 8004ec2:	4770      	bx	lr
 8004ec4:	40021000 	andmi	r1, r2, r0

08004ec8 <RCC_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
 8004ec8:	4b04      	ldr	r3, [pc, #16]	; (8004edc <RCC_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004eca:	781a      	ldrb	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004ecc:	b109      	cbz	r1, 8004ed2 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004ece:	4310      	orrs	r0, r2
 8004ed0:	e001      	b.n	8004ed6 <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004ed2:	ea22 0000 	bic.w	r0, r2, r0
 8004ed6:	7018      	strb	r0, [r3, #0]
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	40021009 	andmi	r1, r2, r9

08004ee0 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004ee0:	4b01      	ldr	r3, [pc, #4]	; (8004ee8 <RCC_USBCLKConfig+0x8>)
 8004ee2:	6018      	str	r0, [r3, #0]
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	424200d8 	submi	r0, r2, #216	; 0xd8

08004eec <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004eec:	4a03      	ldr	r2, [pc, #12]	; (8004efc <RCC_ADCCLKConfig+0x10>)
 8004eee:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004ef0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004ef4:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004ef6:	6050      	str	r0, [r2, #4]
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	40021000 	andmi	r1, r2, r0

08004f00 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004f00:	4b06      	ldr	r3, [pc, #24]	; (8004f1c <RCC_LSEConfig+0x1c>)
 8004f02:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004f04:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004f06:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004f08:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004f0a:	d002      	beq.n	8004f12 <RCC_LSEConfig+0x12>
 8004f0c:	2804      	cmp	r0, #4
 8004f0e:	d002      	beq.n	8004f16 <RCC_LSEConfig+0x16>
 8004f10:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004f12:	7018      	strb	r0, [r3, #0]
      break;
 8004f14:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004f16:	2205      	movs	r2, #5
 8004f18:	701a      	strb	r2, [r3, #0]
 8004f1a:	4770      	bx	lr
 8004f1c:	40021020 	andmi	r1, r2, r0, lsr #32

08004f20 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004f20:	4b01      	ldr	r3, [pc, #4]	; (8004f28 <RCC_LSICmd+0x8>)
 8004f22:	6018      	str	r0, [r3, #0]
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

08004f2c <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004f2c:	4a02      	ldr	r2, [pc, #8]	; (8004f38 <RCC_RTCCLKConfig+0xc>)
 8004f2e:	6a13      	ldr	r3, [r2, #32]
 8004f30:	4318      	orrs	r0, r3
 8004f32:	6210      	str	r0, [r2, #32]
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	40021000 	andmi	r1, r2, r0

08004f3c <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004f3c:	4b01      	ldr	r3, [pc, #4]	; (8004f44 <RCC_RTCCLKCmd+0x8>)
 8004f3e:	6018      	str	r0, [r3, #0]
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

08004f48 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004f48:	4a1c      	ldr	r2, [pc, #112]	; (8004fbc <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004f4a:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004f4c:	6853      	ldr	r3, [r2, #4]
 8004f4e:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d001      	beq.n	8004f5a <RCC_GetClocksFreq+0x12>
 8004f56:	2b08      	cmp	r3, #8
 8004f58:	d001      	beq.n	8004f5e <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8004f5a:	4b19      	ldr	r3, [pc, #100]	; (8004fc0 <RCC_GetClocksFreq+0x78>)
 8004f5c:	e00e      	b.n	8004f7c <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004f5e:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004f60:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8004f62:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004f66:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8004f68:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004f6c:	d502      	bpl.n	8004f74 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004f6e:	6851      	ldr	r1, [r2, #4]
 8004f70:	0389      	lsls	r1, r1, #14
 8004f72:	d501      	bpl.n	8004f78 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004f74:	4913      	ldr	r1, [pc, #76]	; (8004fc4 <RCC_GetClocksFreq+0x7c>)
 8004f76:	e000      	b.n	8004f7a <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004f78:	4911      	ldr	r1, [pc, #68]	; (8004fc0 <RCC_GetClocksFreq+0x78>)
 8004f7a:	434b      	muls	r3, r1
 8004f7c:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004f7e:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8004f80:	4911      	ldr	r1, [pc, #68]	; (8004fc8 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 8004f82:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004f86:	5ccc      	ldrb	r4, [r1, r3]
 8004f88:	6803      	ldr	r3, [r0, #0]
 8004f8a:	40e3      	lsrs	r3, r4
 8004f8c:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004f8e:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8004f90:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004f94:	5d0c      	ldrb	r4, [r1, r4]
 8004f96:	fa23 f404 	lsr.w	r4, r3, r4
 8004f9a:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8004f9c:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 8004f9e:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004fa2:	5d0c      	ldrb	r4, [r1, r4]
 8004fa4:	40e3      	lsrs	r3, r4
 8004fa6:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004fa8:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 8004faa:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8004fae:	440a      	add	r2, r1
 8004fb0:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004fb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fb6:	6103      	str	r3, [r0, #16]
 8004fb8:	bd10      	pop	{r4, pc}
 8004fba:	bf00      	nop
 8004fbc:	40021000 	andmi	r1, r2, r0
 8004fc0:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8004fc4:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8004fc8:	08006158 	stmdaeq	r0, {r3, r4, r6, r8, sp, lr}

08004fcc <RCC_AHBPeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
 8004fcc:	4b04      	ldr	r3, [pc, #16]	; (8004fe0 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004fce:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fd0:	b109      	cbz	r1, 8004fd6 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004fd2:	4310      	orrs	r0, r2
 8004fd4:	e001      	b.n	8004fda <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8004fd6:	ea22 0000 	bic.w	r0, r2, r0
 8004fda:	6158      	str	r0, [r3, #20]
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40021000 	andmi	r1, r2, r0

08004fe4 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8004fe4:	4b04      	ldr	r3, [pc, #16]	; (8004ff8 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004fe6:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fe8:	b109      	cbz	r1, 8004fee <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004fea:	4310      	orrs	r0, r2
 8004fec:	e001      	b.n	8004ff2 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004fee:	ea22 0000 	bic.w	r0, r2, r0
 8004ff2:	6198      	str	r0, [r3, #24]
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	40021000 	andmi	r1, r2, r0

08004ffc <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8004ffc:	4b04      	ldr	r3, [pc, #16]	; (8005010 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004ffe:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005000:	b109      	cbz	r1, 8005006 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005002:	4310      	orrs	r0, r2
 8005004:	e001      	b.n	800500a <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005006:	ea22 0000 	bic.w	r0, r2, r0
 800500a:	61d8      	str	r0, [r3, #28]
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40021000 	andmi	r1, r2, r0

08005014 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8005014:	4b04      	ldr	r3, [pc, #16]	; (8005028 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005016:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005018:	b109      	cbz	r1, 800501e <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800501a:	4310      	orrs	r0, r2
 800501c:	e001      	b.n	8005022 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800501e:	ea22 0000 	bic.w	r0, r2, r0
 8005022:	60d8      	str	r0, [r3, #12]
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40021000 	andmi	r1, r2, r0

0800502c <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 800502c:	4b04      	ldr	r3, [pc, #16]	; (8005040 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800502e:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005030:	b109      	cbz	r1, 8005036 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8005032:	4310      	orrs	r0, r2
 8005034:	e001      	b.n	800503a <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8005036:	ea22 0000 	bic.w	r0, r2, r0
 800503a:	6118      	str	r0, [r3, #16]
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	40021000 	andmi	r1, r2, r0

08005044 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8005044:	4b01      	ldr	r3, [pc, #4]	; (800504c <RCC_BackupResetCmd+0x8>)
 8005046:	6018      	str	r0, [r3, #0]
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

08005050 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8005050:	4b01      	ldr	r3, [pc, #4]	; (8005058 <RCC_ClockSecuritySystemCmd+0x8>)
 8005052:	6018      	str	r0, [r3, #0]
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	4242004c 	submi	r0, r2, #76	; 0x4c

0800505c <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 800505c:	4b01      	ldr	r3, [pc, #4]	; (8005064 <RCC_MCOConfig+0x8>)
 800505e:	7018      	strb	r0, [r3, #0]
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	40021007 	andmi	r1, r2, r7

08005068 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8005068:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800506a:	2a01      	cmp	r2, #1
 800506c:	4b07      	ldr	r3, [pc, #28]	; (800508c <RCC_GetFlagStatus+0x24>)
 800506e:	d101      	bne.n	8005074 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	e003      	b.n	800507c <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8005074:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 8005076:	bf0c      	ite	eq
 8005078:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800507a:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 800507c:	f000 001f 	and.w	r0, r0, #31
 8005080:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8005084:	f000 0001 	and.w	r0, r0, #1
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	40021000 	andmi	r1, r2, r0

08005090 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8005090:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 8005092:	2300      	movs	r3, #0
 8005094:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8005096:	2031      	movs	r0, #49	; 0x31
 8005098:	f7ff ffe6 	bl	8005068 <RCC_GetFlagStatus>
    StartUpCounter++;  
 800509c:	9b01      	ldr	r3, [sp, #4]
 800509e:	3301      	adds	r3, #1
 80050a0:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80050a2:	b918      	cbnz	r0, 80050ac <RCC_WaitForHSEStartUp+0x1c>
 80050a4:	9b01      	ldr	r3, [sp, #4]
 80050a6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80050aa:	d1f4      	bne.n	8005096 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80050ac:	2031      	movs	r0, #49	; 0x31
 80050ae:	f7ff ffdb 	bl	8005068 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 80050b2:	3000      	adds	r0, #0
 80050b4:	bf18      	it	ne
 80050b6:	2001      	movne	r0, #1
 80050b8:	b003      	add	sp, #12
 80050ba:	f85d fb04 	ldr.w	pc, [sp], #4

080050be <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80050be:	4a03      	ldr	r2, [pc, #12]	; (80050cc <RCC_ClearFlag+0xe>)
 80050c0:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80050c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050c6:	6253      	str	r3, [r2, #36]	; 0x24
 80050c8:	4770      	bx	lr
 80050ca:	bf00      	nop
 80050cc:	40021000 	andmi	r1, r2, r0

080050d0 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 80050d0:	4b03      	ldr	r3, [pc, #12]	; (80050e0 <RCC_GetITStatus+0x10>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80050d6:	bf14      	ite	ne
 80050d8:	2001      	movne	r0, #1
 80050da:	2000      	moveq	r0, #0
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	40021000 	andmi	r1, r2, r0

080050e4 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 80050e4:	4b01      	ldr	r3, [pc, #4]	; (80050ec <RCC_ClearITPendingBit+0x8>)
 80050e6:	7018      	strb	r0, [r3, #0]
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	4002100a 	andmi	r1, r2, sl

080050f0 <SysTick_CLKSourceConfig>:
*                         SysTick clock source.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
 80050f0:	4b04      	ldr	r3, [pc, #16]	; (8005104 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80050f2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	bf0c      	ite	eq
 80050f8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80050fc:	f022 0204 	bicne.w	r2, r2, #4
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	4770      	bx	lr
 8005104:	e000e010 	and	lr, r0, r0, lsl r0

08005108 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8005108:	4b01      	ldr	r3, [pc, #4]	; (8005110 <SysTick_SetReload+0x8>)
 800510a:	6058      	str	r0, [r3, #4]
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	e000e010 	and	lr, r0, r0, lsl r0

08005114 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8005114:	2801      	cmp	r0, #1
 8005116:	4b08      	ldr	r3, [pc, #32]	; (8005138 <SysTick_CounterCmd+0x24>)
 8005118:	d103      	bne.n	8005122 <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	f042 0201 	orr.w	r2, r2, #1
 8005120:	e004      	b.n	800512c <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8005122:	3002      	adds	r0, #2
 8005124:	d104      	bne.n	8005130 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	f022 0201 	bic.w	r2, r2, #1
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8005130:	2200      	movs	r2, #0
 8005132:	609a      	str	r2, [r3, #8]
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	e000e010 	and	lr, r0, r0, lsl r0

0800513c <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 800513c:	4b04      	ldr	r3, [pc, #16]	; (8005150 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800513e:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005140:	b110      	cbz	r0, 8005148 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8005142:	f042 0202 	orr.w	r2, r2, #2
 8005146:	e001      	b.n	800514c <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8005148:	f022 0202 	bic.w	r2, r2, #2
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	4770      	bx	lr
 8005150:	e000e010 	and	lr, r0, r0, lsl r0

08005154 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8005154:	4b01      	ldr	r3, [pc, #4]	; (800515c <SysTick_GetCounter+0x8>)
 8005156:	6898      	ldr	r0, [r3, #8]
}
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	e000e010 	and	lr, r0, r0, lsl r0

08005160 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8005160:	08c3      	lsrs	r3, r0, #3
 8005162:	2b02      	cmp	r3, #2
 8005164:	4b04      	ldr	r3, [pc, #16]	; (8005178 <SysTick_GetFlagStatus+0x18>)
  {
    statusreg = SysTick->CTRL;
 8005166:	bf0c      	ite	eq
 8005168:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800516a:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 800516c:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005170:	f000 0001 	and.w	r0, r0, #1
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop
 8005178:	e000e010 	and	lr, r0, r0, lsl r0

0800517c <TI1_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 800517c:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800517e:	8c04      	ldrh	r4, [r0, #32]
 8005180:	f024 0401 	bic.w	r4, r4, #1
 8005184:	0424      	lsls	r4, r4, #16
 8005186:	0c24      	lsrs	r4, r4, #16
 8005188:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800518a:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800518c:	8c05      	ldrh	r5, [r0, #32]
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
 800518e:	b2a4      	uxth	r4, r4
  tmpccer = TIMx->CCER;
 8005190:	b2ad      	uxth	r5, r5

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8005192:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 8005196:	4322      	orrs	r2, r4
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005198:	f025 0502 	bic.w	r5, r5, #2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800519c:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 80051a0:	f045 0501 	orr.w	r5, r5, #1
 80051a4:	b29a      	uxth	r2, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80051a6:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051a8:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80051aa:	8401      	strh	r1, [r0, #32]
 80051ac:	bd30      	pop	{r4, r5, pc}

080051ae <TI2_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 80051ae:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80051b0:	8c04      	ldrh	r4, [r0, #32]
 80051b2:	f024 0410 	bic.w	r4, r4, #16
 80051b6:	0424      	lsls	r4, r4, #16
 80051b8:	0c24      	lsrs	r4, r4, #16
 80051ba:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80051bc:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80051be:	8c04      	ldrh	r4, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80051c0:	f425 7540 	bic.w	r5, r5, #768	; 0x300

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;

  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80051c4:	b2a4      	uxth	r4, r4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80051c6:	052d      	lsls	r5, r5, #20
 80051c8:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80051ca:	f024 0420 	bic.w	r4, r4, #32
 80051ce:	f044 0410 	orr.w	r4, r4, #16
 80051d2:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80051d6:	ea42 3303 	orr.w	r3, r2, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80051da:	ea44 1101 	orr.w	r1, r4, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80051de:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80051e0:	b28c      	uxth	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051e2:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80051e4:	8404      	strh	r4, [r0, #32]
 80051e6:	bd30      	pop	{r4, r5, pc}

080051e8 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80051e8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 80051ea:	4b2e      	ldr	r3, [pc, #184]	; (80052a4 <TIM_DeInit+0xbc>)
 80051ec:	4298      	cmp	r0, r3
 80051ee:	d03a      	beq.n	8005266 <TIM_DeInit+0x7e>
 80051f0:	d810      	bhi.n	8005214 <TIM_DeInit+0x2c>
 80051f2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80051f6:	4298      	cmp	r0, r3
 80051f8:	d025      	beq.n	8005246 <TIM_DeInit+0x5e>
 80051fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051fe:	4298      	cmp	r0, r3
 8005200:	d02b      	beq.n	800525a <TIM_DeInit+0x72>
 8005202:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005206:	d14c      	bne.n	80052a2 <TIM_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005208:	2001      	movs	r0, #1
 800520a:	4601      	mov	r1, r0
 800520c:	f7ff ff0e 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005210:	2001      	movs	r0, #1
 8005212:	e01d      	b.n	8005250 <TIM_DeInit+0x68>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005214:	4b24      	ldr	r3, [pc, #144]	; (80052a8 <TIM_DeInit+0xc0>)
 8005216:	4298      	cmp	r0, r3
 8005218:	d031      	beq.n	800527e <TIM_DeInit+0x96>
 800521a:	d804      	bhi.n	8005226 <TIM_DeInit+0x3e>
 800521c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005220:	4298      	cmp	r0, r3
 8005222:	d026      	beq.n	8005272 <TIM_DeInit+0x8a>
 8005224:	bd08      	pop	{r3, pc}
 8005226:	4b21      	ldr	r3, [pc, #132]	; (80052ac <TIM_DeInit+0xc4>)
 8005228:	4298      	cmp	r0, r3
 800522a:	d004      	beq.n	8005236 <TIM_DeInit+0x4e>
 800522c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005230:	4298      	cmp	r0, r3
 8005232:	d02a      	beq.n	800528a <TIM_DeInit+0xa2>
 8005234:	bd08      	pop	{r3, pc}
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005236:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800523a:	2101      	movs	r1, #1
 800523c:	f7ff feea 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005240:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005244:	e028      	b.n	8005298 <TIM_DeInit+0xb0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005246:	2002      	movs	r0, #2
 8005248:	2101      	movs	r1, #1
 800524a:	f7ff feef 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800524e:	2002      	movs	r0, #2
 8005250:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8005252:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005256:	f7ff bee9 	b.w	800502c <RCC_APB1PeriphResetCmd>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 800525a:	2004      	movs	r0, #4
 800525c:	2101      	movs	r1, #1
 800525e:	f7ff fee5 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005262:	2004      	movs	r0, #4
 8005264:	e7f4      	b.n	8005250 <TIM_DeInit+0x68>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005266:	2008      	movs	r0, #8
 8005268:	2101      	movs	r1, #1
 800526a:	f7ff fedf 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800526e:	2008      	movs	r0, #8
 8005270:	e7ee      	b.n	8005250 <TIM_DeInit+0x68>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005272:	2010      	movs	r0, #16
 8005274:	2101      	movs	r1, #1
 8005276:	f7ff fed9 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800527a:	2010      	movs	r0, #16
 800527c:	e7e8      	b.n	8005250 <TIM_DeInit+0x68>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800527e:	2020      	movs	r0, #32
 8005280:	2101      	movs	r1, #1
 8005282:	f7ff fed3 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005286:	2020      	movs	r0, #32
 8005288:	e7e2      	b.n	8005250 <TIM_DeInit+0x68>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800528a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800528e:	2101      	movs	r1, #1
 8005290:	f7ff fec0 	bl	8005014 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005294:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005298:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 800529a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 800529e:	f7ff beb9 	b.w	8005014 <RCC_APB2PeriphResetCmd>
 80052a2:	bd08      	pop	{r3, pc}
 80052a4:	40000c00 	andmi	r0, r0, r0, lsl #24
 80052a8:	40001400 	andmi	r1, r0, r0, lsl #8
 80052ac:	40012c00 	andmi	r2, r1, r0, lsl #24

080052b0 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80052b0:	8803      	ldrh	r3, [r0, #0]
 80052b2:	88ca      	ldrh	r2, [r1, #6]
 80052b4:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80052b8:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80052ba:	8803      	ldrh	r3, [r0, #0]
 80052bc:	b29b      	uxth	r3, r3
 80052be:	4313      	orrs	r3, r2
 80052c0:	884a      	ldrh	r2, [r1, #2]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80052c8:	888b      	ldrh	r3, [r1, #4]
 80052ca:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80052cc:	880b      	ldrh	r3, [r1, #0]
 80052ce:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80052d0:	2301      	movs	r3, #1
 80052d2:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80052d4:	4b04      	ldr	r3, [pc, #16]	; (80052e8 <TIM_TimeBaseInit+0x38>)
 80052d6:	4298      	cmp	r0, r3
 80052d8:	d003      	beq.n	80052e2 <TIM_TimeBaseInit+0x32>
 80052da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052de:	4298      	cmp	r0, r3
 80052e0:	d101      	bne.n	80052e6 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80052e2:	7a0b      	ldrb	r3, [r1, #8]
 80052e4:	8603      	strh	r3, [r0, #48]	; 0x30
 80052e6:	4770      	bx	lr
 80052e8:	40012c00 	andmi	r2, r1, r0, lsl #24

080052ec <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80052ec:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052ee:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80052f0:	f023 0301 	bic.w	r3, r3, #1
 80052f4:	041b      	lsls	r3, r3, #16
 80052f6:	0c1b      	lsrs	r3, r3, #16
 80052f8:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052fa:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052fc:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052fe:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005300:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005302:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005306:	0412      	lsls	r2, r2, #16
 8005308:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800530a:	f023 0502 	bic.w	r5, r3, #2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800530e:	4316      	orrs	r6, r2
 8005310:	884b      	ldrh	r3, [r1, #2]
 8005312:	890a      	ldrh	r2, [r1, #8]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005314:	042d      	lsls	r5, r5, #16
 8005316:	4313      	orrs	r3, r2
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005318:	88ca      	ldrh	r2, [r1, #6]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800531a:	0c2d      	lsrs	r5, r5, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800531c:	8682      	strh	r2, [r0, #52]	; 0x34
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800531e:	4a0f      	ldr	r2, [pc, #60]	; (800535c <TIM_OC1Init+0x70>)

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8005320:	432b      	orrs	r3, r5
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005322:	4290      	cmp	r0, r2
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005324:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8005326:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005328:	d003      	beq.n	8005332 <TIM_OC1Init+0x46>
 800532a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800532e:	4290      	cmp	r0, r2
 8005330:	d10f      	bne.n	8005352 <TIM_OC1Init+0x66>
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005332:	f647 45ff 	movw	r5, #31999	; 0x7cff
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005336:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8005338:	f023 0308 	bic.w	r3, r3, #8

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800533c:	4313      	orrs	r3, r2

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800533e:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8005340:	f023 0304 	bic.w	r3, r3, #4
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005344:	4025      	ands	r5, r4

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005346:	4313      	orrs	r3, r2
 8005348:	89cc      	ldrh	r4, [r1, #14]
 800534a:	898a      	ldrh	r2, [r1, #12]
 800534c:	4314      	orrs	r4, r2

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800534e:	432c      	orrs	r4, r5
 8005350:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005352:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005354:	8306      	strh	r6, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005356:	8403      	strh	r3, [r0, #32]
 8005358:	bd70      	pop	{r4, r5, r6, pc}
 800535a:	bf00      	nop
 800535c:	40012c00 	andmi	r2, r1, r0, lsl #24

08005360 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005360:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005362:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005364:	f023 0310 	bic.w	r3, r3, #16
 8005368:	041b      	lsls	r3, r3, #16
 800536a:	0c1b      	lsrs	r3, r3, #16
 800536c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800536e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005370:	8885      	ldrh	r5, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005372:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005374:	880c      	ldrh	r4, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005376:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800537a:	0412      	lsls	r2, r2, #16
 800537c:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800537e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8005382:	f023 0320 	bic.w	r3, r3, #32
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005386:	b294      	uxth	r4, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8005388:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800538a:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 800538c:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800538e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8005392:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005394:	b2ad      	uxth	r5, r5

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8005396:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800539a:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 800539c:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800539e:	8702      	strh	r2, [r0, #56]	; 0x38
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053a0:	4a10      	ldr	r2, [pc, #64]	; (80053e4 <TIM_OC2Init+0x84>)
 80053a2:	4290      	cmp	r0, r2
 80053a4:	d003      	beq.n	80053ae <TIM_OC2Init+0x4e>
 80053a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053aa:	4290      	cmp	r0, r2
 80053ac:	d116      	bne.n	80053dc <TIM_OC2Init+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80053ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80053b2:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80053b4:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80053b6:	ea43 1202 	orr.w	r2, r3, r2, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 80053ba:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80053be:	4013      	ands	r3, r2
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80053c0:	888a      	ldrh	r2, [r1, #4]
 80053c2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 80053c6:	f247 32ff 	movw	r2, #29695	; 0x73ff
 80053ca:	402a      	ands	r2, r5

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80053cc:	898d      	ldrh	r5, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80053ce:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80053d0:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80053d4:	89cd      	ldrh	r5, [r1, #14]
 80053d6:	ea42 0585 	orr.w	r5, r2, r5, lsl #2
 80053da:	b2ad      	uxth	r5, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053dc:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053de:	8304      	strh	r4, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053e0:	8403      	strh	r3, [r0, #32]
 80053e2:	bd30      	pop	{r4, r5, pc}
 80053e4:	40012c00 	andmi	r2, r1, r0, lsl #24

080053e8 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80053e8:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053ea:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80053ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053f0:	041b      	lsls	r3, r3, #16
 80053f2:	0c1b      	lsrs	r3, r3, #16
 80053f4:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053f6:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f8:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053fa:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80053fc:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80053fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005402:	0412      	lsls	r2, r2, #16
 8005404:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005406:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800540a:	4316      	orrs	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800540c:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800540e:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005410:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005412:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005416:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005418:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 800541a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800541e:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005420:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005422:	8782      	strh	r2, [r0, #60]	; 0x3c
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005424:	4a10      	ldr	r2, [pc, #64]	; (8005468 <TIM_OC3Init+0x80>)
 8005426:	4290      	cmp	r0, r2
 8005428:	d003      	beq.n	8005432 <TIM_OC3Init+0x4a>
 800542a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800542e:	4290      	cmp	r0, r2
 8005430:	d116      	bne.n	8005460 <TIM_OC3Init+0x78>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8005432:	f423 6300 	bic.w	r3, r3, #2048	; 0x800

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8005436:	894a      	ldrh	r2, [r1, #10]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8005438:	f644 75ff 	movw	r5, #20479	; 0x4fff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 800543c:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800543e:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8005442:	f64f 33ff 	movw	r3, #64511	; 0xfbff
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8005446:	4025      	ands	r5, r4

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8005448:	898c      	ldrh	r4, [r1, #12]

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 800544a:	4013      	ands	r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800544c:	ea45 1504 	orr.w	r5, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8005450:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005452:	89cc      	ldrh	r4, [r1, #14]

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8005454:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005458:	ea45 1404 	orr.w	r4, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800545c:	b29b      	uxth	r3, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800545e:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005460:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005462:	8386      	strh	r6, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005464:	8403      	strh	r3, [r0, #32]
 8005466:	bd70      	pop	{r4, r5, r6, pc}
 8005468:	40012c00 	andmi	r2, r1, r0, lsl #24

0800546c <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800546c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800546e:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005470:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005474:	041b      	lsls	r3, r3, #16
 8005476:	0c1b      	lsrs	r3, r3, #16
 8005478:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800547a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800547c:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800547e:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005480:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005482:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8005486:	0412      	lsls	r2, r2, #16
 8005488:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800548a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800548e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8005492:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005494:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8005496:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005498:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800549c:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800549e:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80054a0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80054a4:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80054a6:	b292      	uxth	r2, r2
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80054a8:	f8a0 5040 	strh.w	r5, [r0, #64]	; 0x40
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80054ac:	4d08      	ldr	r5, [pc, #32]	; (80054d0 <TIM_OC4Init+0x64>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80054ae:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80054b0:	42a8      	cmp	r0, r5
 80054b2:	d003      	beq.n	80054bc <TIM_OC4Init+0x50>
 80054b4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80054b8:	42a8      	cmp	r0, r5
 80054ba:	d105      	bne.n	80054c8 <TIM_OC4Init+0x5c>

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80054bc:	8989      	ldrh	r1, [r1, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 80054be:	f3c4 040d 	ubfx	r4, r4, #0, #14

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80054c2:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 80054c6:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054c8:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80054ca:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054cc:	8403      	strh	r3, [r0, #32]
 80054ce:	bd30      	pop	{r4, r5, pc}
 80054d0:	40012c00 	andmi	r2, r1, r0, lsl #24

080054d4 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80054d4:	884a      	ldrh	r2, [r1, #2]
 80054d6:	880b      	ldrh	r3, [r1, #0]
 80054d8:	4313      	orrs	r3, r2
 80054da:	888a      	ldrh	r2, [r1, #4]
 80054dc:	4313      	orrs	r3, r2
 80054de:	88ca      	ldrh	r2, [r1, #6]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	890a      	ldrh	r2, [r1, #8]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	894a      	ldrh	r2, [r1, #10]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	898a      	ldrh	r2, [r1, #12]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 80054f4:	4770      	bx	lr

080054f6 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 80054f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80054fa:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80054fc:	2300      	movs	r3, #0
 80054fe:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8005500:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8005502:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8005504:	7203      	strb	r3, [r0, #8]
 8005506:	4770      	bx	lr

08005508 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8005508:	2300      	movs	r3, #0
 800550a:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800550c:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 800550e:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8005510:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8005512:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8005514:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8005516:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8005518:	81c3      	strh	r3, [r0, #14]
 800551a:	4770      	bx	lr

0800551c <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800551c:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800551e:	2201      	movs	r2, #1
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8005520:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8005522:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8005524:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8005526:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8005528:	8103      	strh	r3, [r0, #8]
 800552a:	4770      	bx	lr

0800552c <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 800552c:	2300      	movs	r3, #0
 800552e:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8005530:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8005532:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8005534:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8005536:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8005538:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800553a:	8183      	strh	r3, [r0, #12]
 800553c:	4770      	bx	lr

0800553e <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 800553e:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005540:	b119      	cbz	r1, 800554a <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8005542:	b29b      	uxth	r3, r3
 8005544:	f043 0301 	orr.w	r3, r3, #1
 8005548:	e003      	b.n	8005552 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 800554a:	f023 0301 	bic.w	r3, r3, #1
 800554e:	059b      	lsls	r3, r3, #22
 8005550:	0d9b      	lsrs	r3, r3, #22
 8005552:	8003      	strh	r3, [r0, #0]
 8005554:	4770      	bx	lr

08005556 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8005556:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800555a:	b129      	cbz	r1, 8005568 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 800555c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005564:	b29b      	uxth	r3, r3
 8005566:	e001      	b.n	800556c <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8005568:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800556c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8005570:	4770      	bx	lr

08005572 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005572:	8983      	ldrh	r3, [r0, #12]
 8005574:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005576:	b10a      	cbz	r2, 800557c <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005578:	4319      	orrs	r1, r3
 800557a:	e001      	b.n	8005580 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 800557c:	ea23 0101 	bic.w	r1, r3, r1
 8005580:	8181      	strh	r1, [r0, #12]
 8005582:	4770      	bx	lr

08005584 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8005584:	8281      	strh	r1, [r0, #20]
 8005586:	4770      	bx	lr

08005588 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005588:	430a      	orrs	r2, r1
 800558a:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 800558e:	4770      	bx	lr

08005590 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005590:	8983      	ldrh	r3, [r0, #12]
 8005592:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005594:	b10a      	cbz	r2, 800559a <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005596:	4319      	orrs	r1, r3
 8005598:	e001      	b.n	800559e <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 800559a:	ea23 0101 	bic.w	r1, r3, r1
 800559e:	8181      	strh	r1, [r0, #12]
 80055a0:	4770      	bx	lr

080055a2 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 80055a2:	8903      	ldrh	r3, [r0, #8]
 80055a4:	f023 0307 	bic.w	r3, r3, #7
 80055a8:	041b      	lsls	r3, r3, #16
 80055aa:	0c1b      	lsrs	r3, r3, #16
 80055ac:	8103      	strh	r3, [r0, #8]
 80055ae:	4770      	bx	lr

080055b0 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055b0:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80055b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055b6:	041b      	lsls	r3, r3, #16
 80055b8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80055ba:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055bc:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80055be:	8903      	ldrh	r3, [r0, #8]
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	f043 0307 	orr.w	r3, r3, #7
 80055c6:	8103      	strh	r3, [r0, #8]
 80055c8:	4770      	bx	lr

080055ca <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80055ca:	b538      	push	{r3, r4, r5, lr}
 80055cc:	460d      	mov	r5, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80055ce:	2d60      	cmp	r5, #96	; 0x60
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80055d0:	4611      	mov	r1, r2
 80055d2:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80055d4:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80055d8:	d102      	bne.n	80055e0 <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80055da:	f7ff fde8 	bl	80051ae <TI2_Config>
 80055de:	e001      	b.n	80055e4 <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80055e0:	f7ff fdcc 	bl	800517c <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055e4:	8921      	ldrh	r1, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80055e6:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 80055ea:	0409      	lsls	r1, r1, #16
 80055ec:	0c09      	lsrs	r1, r1, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80055ee:	4329      	orrs	r1, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055f0:	8121      	strh	r1, [r4, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80055f2:	8923      	ldrh	r3, [r4, #8]
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	f043 0307 	orr.w	r3, r3, #7
 80055fa:	8123      	strh	r3, [r4, #8]
 80055fc:	bd38      	pop	{r3, r4, r5, pc}

080055fe <TIM_ETRConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                   u16 ExtTRGFilter)
{
 80055fe:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005600:	8904      	ldrh	r4, [r0, #8]
 8005602:	ea42 2303 	orr.w	r3, r2, r3, lsl #8

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8005606:	b2e4      	uxtb	r4, r4
 8005608:	4323      	orrs	r3, r4
 800560a:	b29b      	uxth	r3, r3

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800560c:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800560e:	8101      	strh	r1, [r0, #8]
 8005610:	bd10      	pop	{r4, pc}

08005612 <TIM_ETRClockMode1Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                             u16 ExtTRGFilter)
{
 8005612:	b510      	push	{r4, lr}
 8005614:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8005616:	f7ff fff2 	bl	80055fe <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800561a:	8923      	ldrh	r3, [r4, #8]
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 800561c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005620:	041b      	lsls	r3, r3, #16
 8005622:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 8005624:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005628:	8123      	strh	r3, [r4, #8]
 800562a:	bd10      	pop	{r4, pc}

0800562c <TIM_ETRClockMode2Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
                             u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
{
 800562c:	b510      	push	{r4, lr}
 800562e:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8005630:	f7ff ffe5 	bl	80055fe <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8005634:	8923      	ldrh	r3, [r4, #8]
 8005636:	b29b      	uxth	r3, r3
 8005638:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800563c:	8123      	strh	r3, [r4, #8]
 800563e:	bd10      	pop	{r4, pc}

08005640 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8005640:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8005642:	8282      	strh	r2, [r0, #20]
 8005644:	4770      	bx	lr

08005646 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8005646:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8005648:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800564c:	059b      	lsls	r3, r3, #22
 800564e:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8005650:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8005652:	8001      	strh	r1, [r0, #0]
 8005654:	4770      	bx	lr

08005656 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005656:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005658:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800565c:	041b      	lsls	r3, r3, #16
 800565e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005660:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005662:	8101      	strh	r1, [r0, #8]
 8005664:	4770      	bx	lr

08005666 <TIM_EncoderInterfaceConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8005666:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005668:	8906      	ldrh	r6, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800566a:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566c:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800566e:	f424 7440 	bic.w	r4, r4, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005672:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005674:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8005678:	f025 0522 	bic.w	r5, r5, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 800567c:	f026 0607 	bic.w	r6, r6, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005680:	0424      	lsls	r4, r4, #16
 8005682:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005684:	0436      	lsls	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005686:	0c24      	lsrs	r4, r4, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005688:	0c36      	lsrs	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 800568a:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 800568e:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8005692:	4331      	orrs	r1, r6

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005694:	f044 0401 	orr.w	r4, r4, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005698:	b29d      	uxth	r5, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800569a:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800569c:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569e:	8405      	strh	r5, [r0, #32]
 80056a0:	bd70      	pop	{r4, r5, r6, pc}

080056a2 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80056a2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 80056a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056a8:	041b      	lsls	r3, r3, #16
 80056aa:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80056ac:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80056ae:	8301      	strh	r1, [r0, #24]
 80056b0:	4770      	bx	lr

080056b2 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80056b2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 80056b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056b8:	041b      	lsls	r3, r3, #16
 80056ba:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 80056bc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80056c0:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80056c2:	8301      	strh	r1, [r0, #24]
 80056c4:	4770      	bx	lr

080056c6 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 80056c6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 80056c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056cc:	041b      	lsls	r3, r3, #16
 80056ce:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80056d0:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80056d2:	8381      	strh	r1, [r0, #28]
 80056d4:	4770      	bx	lr

080056d6 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80056d6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 80056d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056dc:	041b      	lsls	r3, r3, #16
 80056de:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 80056e0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80056e4:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80056e6:	8381      	strh	r1, [r0, #28]
 80056e8:	4770      	bx	lr

080056ea <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 80056ea:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80056ec:	b119      	cbz	r1, 80056f6 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056f4:	e003      	b.n	80056fe <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 80056f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056fa:	059b      	lsls	r3, r3, #22
 80056fc:	0d9b      	lsrs	r3, r3, #22
 80056fe:	8003      	strh	r3, [r0, #0]
 8005700:	4770      	bx	lr

08005702 <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005702:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005704:	b119      	cbz	r1, 800570e <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005706:	b29b      	uxth	r3, r3
 8005708:	f043 0304 	orr.w	r3, r3, #4
 800570c:	e003      	b.n	8005716 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 800570e:	f023 0304 	bic.w	r3, r3, #4
 8005712:	041b      	lsls	r3, r3, #16
 8005714:	0c1b      	lsrs	r3, r3, #16
 8005716:	8083      	strh	r3, [r0, #4]
 8005718:	4770      	bx	lr

0800571a <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 800571a:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800571c:	b119      	cbz	r1, 8005726 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 800571e:	b29b      	uxth	r3, r3
 8005720:	f043 0308 	orr.w	r3, r3, #8
 8005724:	e003      	b.n	800572e <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8005726:	f023 0308 	bic.w	r3, r3, #8
 800572a:	041b      	lsls	r3, r3, #16
 800572c:	0c1b      	lsrs	r3, r3, #16
 800572e:	8083      	strh	r3, [r0, #4]
 8005730:	4770      	bx	lr

08005732 <TIM_CCPreloadControl>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8005732:	8883      	ldrh	r3, [r0, #4]
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005734:	b119      	cbz	r1, 800573e <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8005736:	b29b      	uxth	r3, r3
 8005738:	f043 0301 	orr.w	r3, r3, #1
 800573c:	e003      	b.n	8005746 <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 800573e:	f023 0301 	bic.w	r3, r3, #1
 8005742:	041b      	lsls	r3, r3, #16
 8005744:	0c1b      	lsrs	r3, r3, #16
 8005746:	8083      	strh	r3, [r0, #4]
 8005748:	4770      	bx	lr

0800574a <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800574a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 800574c:	f023 0308 	bic.w	r3, r3, #8
 8005750:	041b      	lsls	r3, r3, #16
 8005752:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005754:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005756:	8301      	strh	r1, [r0, #24]
 8005758:	4770      	bx	lr

0800575a <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800575a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 800575c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005760:	041b      	lsls	r3, r3, #16
 8005762:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8005764:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005768:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800576a:	8301      	strh	r1, [r0, #24]
 800576c:	4770      	bx	lr

0800576e <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800576e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8005770:	f023 0308 	bic.w	r3, r3, #8
 8005774:	041b      	lsls	r3, r3, #16
 8005776:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005778:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800577a:	8381      	strh	r1, [r0, #28]
 800577c:	4770      	bx	lr

0800577e <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800577e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8005780:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005784:	041b      	lsls	r3, r3, #16
 8005786:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8005788:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800578c:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800578e:	8381      	strh	r1, [r0, #28]
 8005790:	4770      	bx	lr

08005792 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005792:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8005794:	f023 0304 	bic.w	r3, r3, #4
 8005798:	041b      	lsls	r3, r3, #16
 800579a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 800579c:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800579e:	8301      	strh	r1, [r0, #24]
 80057a0:	4770      	bx	lr

080057a2 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80057a2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 80057a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057a8:	041b      	lsls	r3, r3, #16
 80057aa:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 80057ac:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80057b0:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80057b2:	8301      	strh	r1, [r0, #24]
 80057b4:	4770      	bx	lr

080057b6 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80057b6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 80057b8:	f023 0304 	bic.w	r3, r3, #4
 80057bc:	041b      	lsls	r3, r3, #16
 80057be:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80057c0:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80057c2:	8381      	strh	r1, [r0, #28]
 80057c4:	4770      	bx	lr

080057c6 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80057c6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 80057c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057cc:	041b      	lsls	r3, r3, #16
 80057ce:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 80057d0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80057d4:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80057d6:	8381      	strh	r1, [r0, #28]
 80057d8:	4770      	bx	lr

080057da <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80057da:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 80057dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057e0:	041b      	lsls	r3, r3, #16
 80057e2:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 80057e4:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80057e6:	8301      	strh	r1, [r0, #24]
 80057e8:	4770      	bx	lr

080057ea <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80057ea:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 80057ec:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 80057f0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80057f4:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80057f6:	8301      	strh	r1, [r0, #24]
 80057f8:	4770      	bx	lr

080057fa <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80057fa:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 80057fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005800:	041b      	lsls	r3, r3, #16
 8005802:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005804:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005806:	8381      	strh	r1, [r0, #28]
 8005808:	4770      	bx	lr

0800580a <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800580a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 800580c:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8005810:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005814:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005816:	8381      	strh	r1, [r0, #28]
 8005818:	4770      	bx	lr

0800581a <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800581a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 800581c:	f023 0302 	bic.w	r3, r3, #2
 8005820:	041b      	lsls	r3, r3, #16
 8005822:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005824:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005826:	8401      	strh	r1, [r0, #32]
 8005828:	4770      	bx	lr

0800582a <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 800582a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 800582c:	f023 0308 	bic.w	r3, r3, #8
 8005830:	041b      	lsls	r3, r3, #16
 8005832:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005834:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005836:	8401      	strh	r1, [r0, #32]
 8005838:	4770      	bx	lr

0800583a <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800583a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 800583c:	f023 0320 	bic.w	r3, r3, #32
 8005840:	041b      	lsls	r3, r3, #16
 8005842:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005844:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8005848:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800584a:	8401      	strh	r1, [r0, #32]
 800584c:	4770      	bx	lr

0800584e <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 800584e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8005850:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005854:	041b      	lsls	r3, r3, #16
 8005856:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005858:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 800585c:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800585e:	8401      	strh	r1, [r0, #32]
 8005860:	4770      	bx	lr

08005862 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005862:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005864:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005868:	041b      	lsls	r3, r3, #16
 800586a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 800586c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005870:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005872:	8401      	strh	r1, [r0, #32]
 8005874:	4770      	bx	lr

08005876 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005876:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005878:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800587c:	041b      	lsls	r3, r3, #16
 800587e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8005880:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005884:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005886:	8401      	strh	r1, [r0, #32]
 8005888:	4770      	bx	lr

0800588a <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800588a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 800588c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005890:	041b      	lsls	r3, r3, #16
 8005892:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8005894:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8005898:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800589a:	8401      	strh	r1, [r0, #32]
 800589c:	4770      	bx	lr

0800589e <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800589e:	8c03      	ldrh	r3, [r0, #32]
*                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
{
 80058a0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80058a2:	b29c      	uxth	r4, r3
 80058a4:	2301      	movs	r3, #1
 80058a6:	408b      	lsls	r3, r1
 80058a8:	ea24 0303 	bic.w	r3, r4, r3
 80058ac:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 80058ae:	8c03      	ldrh	r3, [r0, #32]
 80058b0:	408a      	lsls	r2, r1
 80058b2:	4313      	orrs	r3, r2
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	8403      	strh	r3, [r0, #32]
 80058b8:	bd10      	pop	{r4, pc}

080058ba <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 80058ba:	8c03      	ldrh	r3, [r0, #32]
*                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
{
 80058bc:	b510      	push	{r4, lr}
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 80058be:	b29c      	uxth	r4, r3
 80058c0:	2304      	movs	r3, #4
 80058c2:	408b      	lsls	r3, r1
 80058c4:	ea24 0303 	bic.w	r3, r4, r3
 80058c8:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 80058ca:	8c03      	ldrh	r3, [r0, #32]
 80058cc:	408a      	lsls	r2, r1
 80058ce:	4313      	orrs	r3, r2
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	8403      	strh	r3, [r0, #32]
 80058d4:	bd10      	pop	{r4, pc}

080058d6 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80058d6:	8c03      	ldrh	r3, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 80058d8:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80058da:	b29c      	uxth	r4, r3
 80058dc:	2301      	movs	r3, #1
 80058de:	408b      	lsls	r3, r1
 80058e0:	ea24 0303 	bic.w	r3, r4, r3
 80058e4:	8403      	strh	r3, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 80058e6:	f021 0308 	bic.w	r3, r1, #8
 80058ea:	3018      	adds	r0, #24
 80058ec:	b93b      	cbnz	r3, 80058fe <TIM_SelectOCxM+0x28>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 80058ee:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80058f2:	0849      	lsrs	r1, r1, #1
 80058f4:	5844      	ldr	r4, [r0, r1]
 80058f6:	4023      	ands	r3, r4
 80058f8:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 80058fa:	5843      	ldr	r3, [r0, r1]
 80058fc:	e00a      	b.n	8005914 <TIM_SelectOCxM+0x3e>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 80058fe:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005902:	3904      	subs	r1, #4
 8005904:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8005908:	5844      	ldr	r4, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 800590a:	0212      	lsls	r2, r2, #8

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800590c:	4023      	ands	r3, r4
 800590e:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005910:	5843      	ldr	r3, [r0, r1]
 8005912:	b292      	uxth	r2, r2
 8005914:	431a      	orrs	r2, r3
 8005916:	5042      	str	r2, [r0, r1]
 8005918:	bd10      	pop	{r4, pc}

0800591a <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 800591a:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800591c:	b119      	cbz	r1, 8005926 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 800591e:	b29b      	uxth	r3, r3
 8005920:	f043 0302 	orr.w	r3, r3, #2
 8005924:	e003      	b.n	800592e <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005926:	f023 0302 	bic.w	r3, r3, #2
 800592a:	059b      	lsls	r3, r3, #22
 800592c:	0d9b      	lsrs	r3, r3, #22
 800592e:	8003      	strh	r3, [r0, #0]
 8005930:	4770      	bx	lr

08005932 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005932:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005934:	b119      	cbz	r1, 800593e <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005936:	b29b      	uxth	r3, r3
 8005938:	f043 0304 	orr.w	r3, r3, #4
 800593c:	e003      	b.n	8005946 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 800593e:	f023 0304 	bic.w	r3, r3, #4
 8005942:	059b      	lsls	r3, r3, #22
 8005944:	0d9b      	lsrs	r3, r3, #22
 8005946:	8003      	strh	r3, [r0, #0]
 8005948:	4770      	bx	lr

0800594a <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800594a:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800594c:	b119      	cbz	r1, 8005956 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800594e:	b29b      	uxth	r3, r3
 8005950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005954:	e003      	b.n	800595e <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005956:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800595a:	041b      	lsls	r3, r3, #16
 800595c:	0c1b      	lsrs	r3, r3, #16
 800595e:	8083      	strh	r3, [r0, #4]
 8005960:	4770      	bx	lr

08005962 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005962:	8803      	ldrh	r3, [r0, #0]
 8005964:	f023 0308 	bic.w	r3, r3, #8
 8005968:	059b      	lsls	r3, r3, #22
 800596a:	0d9b      	lsrs	r3, r3, #22
 800596c:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 800596e:	8803      	ldrh	r3, [r0, #0]
 8005970:	b29b      	uxth	r3, r3
 8005972:	4319      	orrs	r1, r3
 8005974:	8001      	strh	r1, [r0, #0]
 8005976:	4770      	bx	lr

08005978 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005978:	8883      	ldrh	r3, [r0, #4]
 800597a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800597e:	041b      	lsls	r3, r3, #16
 8005980:	0c1b      	lsrs	r3, r3, #16
 8005982:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005984:	8883      	ldrh	r3, [r0, #4]
 8005986:	b29b      	uxth	r3, r3
 8005988:	4319      	orrs	r1, r3
 800598a:	8081      	strh	r1, [r0, #4]
 800598c:	4770      	bx	lr

0800598e <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 800598e:	8903      	ldrh	r3, [r0, #8]
 8005990:	f023 0307 	bic.w	r3, r3, #7
 8005994:	041b      	lsls	r3, r3, #16
 8005996:	0c1b      	lsrs	r3, r3, #16
 8005998:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 800599a:	8903      	ldrh	r3, [r0, #8]
 800599c:	b29b      	uxth	r3, r3
 800599e:	4319      	orrs	r1, r3
 80059a0:	8101      	strh	r1, [r0, #8]
 80059a2:	4770      	bx	lr

080059a4 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 80059a4:	8903      	ldrh	r3, [r0, #8]
 80059a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059aa:	041b      	lsls	r3, r3, #16
 80059ac:	0c1b      	lsrs	r3, r3, #16
 80059ae:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80059b0:	8903      	ldrh	r3, [r0, #8]
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	4319      	orrs	r1, r3
 80059b6:	8101      	strh	r1, [r0, #8]
 80059b8:	4770      	bx	lr

080059ba <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80059ba:	8481      	strh	r1, [r0, #36]	; 0x24
 80059bc:	4770      	bx	lr

080059be <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80059be:	8581      	strh	r1, [r0, #44]	; 0x2c
 80059c0:	4770      	bx	lr

080059c2 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80059c2:	8681      	strh	r1, [r0, #52]	; 0x34
 80059c4:	4770      	bx	lr

080059c6 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80059c6:	8701      	strh	r1, [r0, #56]	; 0x38
 80059c8:	4770      	bx	lr

080059ca <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80059ca:	8781      	strh	r1, [r0, #60]	; 0x3c
 80059cc:	4770      	bx	lr

080059ce <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80059ce:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 80059d2:	4770      	bx	lr

080059d4 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80059d4:	8b03      	ldrh	r3, [r0, #24]
 80059d6:	f023 030c 	bic.w	r3, r3, #12
 80059da:	041b      	lsls	r3, r3, #16
 80059dc:	0c1b      	lsrs	r3, r3, #16
 80059de:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80059e0:	8b03      	ldrh	r3, [r0, #24]
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	4319      	orrs	r1, r3
 80059e6:	8301      	strh	r1, [r0, #24]
 80059e8:	4770      	bx	lr

080059ea <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80059ea:	8b03      	ldrh	r3, [r0, #24]
 80059ec:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80059f0:	041b      	lsls	r3, r3, #16
 80059f2:	0c1b      	lsrs	r3, r3, #16
 80059f4:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80059f6:	8b03      	ldrh	r3, [r0, #24]
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80059fe:	b289      	uxth	r1, r1
 8005a00:	8301      	strh	r1, [r0, #24]
 8005a02:	4770      	bx	lr

08005a04 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a06:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005a08:	8849      	ldrh	r1, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005a0a:	88a2      	ldrh	r2, [r4, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005a0c:	2900      	cmp	r1, #0
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005a0e:	f8b4 e000 	ldrh.w	lr, [r4]
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8005a12:	bf0c      	ite	eq
 8005a14:	2702      	moveq	r7, #2
 8005a16:	2700      	movne	r7, #0
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005a18:	2a01      	cmp	r2, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005a1a:	4605      	mov	r5, r0
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8005a1c:	bf0c      	ite	eq
 8005a1e:	2602      	moveq	r6, #2
 8005a20:	2601      	movne	r6, #1
 8005a22:	8923      	ldrh	r3, [r4, #8]
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005a24:	f1be 0f00 	cmp.w	lr, #0
 8005a28:	d111      	bne.n	8005a4e <TIM_PWMIConfig+0x4a>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8005a2a:	f7ff fba7 	bl	800517c <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005a2e:	4628      	mov	r0, r5
 8005a30:	88e1      	ldrh	r1, [r4, #6]
 8005a32:	f7ff ffcf 	bl	80059d4 <TIM_SetIC1Prescaler>

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8005a36:	4628      	mov	r0, r5
 8005a38:	4639      	mov	r1, r7
 8005a3a:	4632      	mov	r2, r6
 8005a3c:	8923      	ldrh	r3, [r4, #8]
 8005a3e:	f7ff fbb6 	bl	80051ae <TI2_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005a42:	4628      	mov	r0, r5
 8005a44:	88e1      	ldrh	r1, [r4, #6]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005a46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005a4a:	f7ff bfce 	b.w	80059ea <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8005a4e:	f7ff fbae 	bl	80051ae <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005a52:	4628      	mov	r0, r5
 8005a54:	88e1      	ldrh	r1, [r4, #6]
 8005a56:	f7ff ffc8 	bl	80059ea <TIM_SetIC2Prescaler>

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	4639      	mov	r1, r7
 8005a5e:	4632      	mov	r2, r6
 8005a60:	8923      	ldrh	r3, [r4, #8]
 8005a62:	f7ff fb8b 	bl	800517c <TI1_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005a66:	4628      	mov	r0, r5
 8005a68:	88e1      	ldrh	r1, [r4, #6]
  }
}
 8005a6a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005a6e:	f7ff bfb1 	b.w	80059d4 <TIM_SetIC1Prescaler>

08005a72 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005a72:	8b83      	ldrh	r3, [r0, #28]
 8005a74:	f023 030c 	bic.w	r3, r3, #12
 8005a78:	041b      	lsls	r3, r3, #16
 8005a7a:	0c1b      	lsrs	r3, r3, #16
 8005a7c:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005a7e:	8b83      	ldrh	r3, [r0, #28]
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	4319      	orrs	r1, r3
 8005a84:	8381      	strh	r1, [r0, #28]
 8005a86:	4770      	bx	lr

08005a88 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005a88:	8b83      	ldrh	r3, [r0, #28]
 8005a8a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005a8e:	041b      	lsls	r3, r3, #16
 8005a90:	0c1b      	lsrs	r3, r3, #16
 8005a92:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005a94:	8b83      	ldrh	r3, [r0, #28]
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005a9c:	b289      	uxth	r1, r1
 8005a9e:	8381      	strh	r1, [r0, #28]
 8005aa0:	4770      	bx	lr

08005aa2 <TIM_ICInit>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aa4:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005aa6:	880e      	ldrh	r6, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	8849      	ldrh	r1, [r1, #2]
 8005aac:	88aa      	ldrh	r2, [r5, #4]
 8005aae:	892b      	ldrh	r3, [r5, #8]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005ab0:	b93e      	cbnz	r6, 8005ac2 <TIM_ICInit+0x20>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005ab2:	f7ff fb63 	bl	800517c <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005ab6:	4620      	mov	r0, r4
 8005ab8:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005aba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005abe:	f7ff bf89 	b.w	80059d4 <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8005ac2:	2e04      	cmp	r6, #4
 8005ac4:	d107      	bne.n	8005ad6 <TIM_ICInit+0x34>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005ac6:	f7ff fb72 	bl	80051ae <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005aca:	4620      	mov	r0, r4
 8005acc:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005ace:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005ad2:	f7ff bf8a 	b.w	80059ea <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8005ad6:	2e08      	cmp	r6, #8
 8005ad8:	f8b5 e006 	ldrh.w	lr, [r5, #6]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005adc:	8c05      	ldrh	r5, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8005ade:	d11c      	bne.n	8005b1a <TIM_ICInit+0x78>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005ae0:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8005ae4:	042d      	lsls	r5, r5, #16
 8005ae6:	0c2d      	lsrs	r5, r5, #16
 8005ae8:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8005aea:	8b87      	ldrh	r7, [r0, #28]
  tmpccer = TIMx->CCER;
 8005aec:	8c06      	ldrh	r6, [r0, #32]
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
 8005aee:	b2bf      	uxth	r7, r7
  tmpccer = TIMx->CCER;
 8005af0:	b2b6      	uxth	r6, r6
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8005af2:	f027 07f3 	bic.w	r7, r7, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005af6:	f426 7600 	bic.w	r6, r6, #512	; 0x200
 8005afa:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  tmpccer |= tmp | CCER_CC3E_Set;
 8005afe:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8005b02:	b29f      	uxth	r7, r3
 8005b04:	b2b6      	uxth	r6, r6
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005b06:	433a      	orrs	r2, r7

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005b08:	f446 7680 	orr.w	r6, r6, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005b0c:	8382      	strh	r2, [r0, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005b0e:	4671      	mov	r1, lr
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 8005b10:	8406      	strh	r6, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005b12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005b16:	f7ff bfac 	b.w	8005a72 <TIM_SetIC3Prescaler>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005b1a:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8005b1e:	042d      	lsls	r5, r5, #16
 8005b20:	0c2d      	lsrs	r5, r5, #16
 8005b22:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8005b24:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 8005b26:	8c07      	ldrh	r7, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005b28:	f426 7540 	bic.w	r5, r6, #768	; 0x300
 8005b2c:	052d      	lsls	r5, r5, #20

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;

  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8005b2e:	b2bf      	uxth	r7, r7
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005b30:	0d2d      	lsrs	r5, r5, #20
 8005b32:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8005b36:	f427 5200 	bic.w	r2, r7, #8192	; 0x2000
  tmpccer |= tmp | CCER_CC4E_Set;
 8005b3a:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005b3e:	ea45 3303 	orr.w	r3, r5, r3, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005b42:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005b44:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005b46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005b4a:	8383      	strh	r3, [r0, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005b4c:	4671      	mov	r1, lr
  }
}
 8005b4e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer ;
 8005b52:	8402      	strh	r2, [r0, #32]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005b54:	f7ff bf98 	b.w	8005a88 <TIM_SetIC4Prescaler>

08005b58 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005b58:	8803      	ldrh	r3, [r0, #0]
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005b5e:	8803      	ldrh	r3, [r0, #0]
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	4319      	orrs	r1, r3
 8005b64:	8001      	strh	r1, [r0, #0]
 8005b66:	4770      	bx	lr

08005b68 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005b68:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8005b6a:	b280      	uxth	r0, r0
 8005b6c:	4770      	bx	lr

08005b6e <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005b6e:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8005b70:	b280      	uxth	r0, r0
 8005b72:	4770      	bx	lr

08005b74 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005b74:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8005b76:	b280      	uxth	r0, r0
 8005b78:	4770      	bx	lr

08005b7a <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005b7a:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8005b7e:	b280      	uxth	r0, r0
 8005b80:	4770      	bx	lr

08005b82 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005b82:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8005b84:	b280      	uxth	r0, r0
 8005b86:	4770      	bx	lr

08005b88 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005b88:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8005b8a:	b280      	uxth	r0, r0
 8005b8c:	4770      	bx	lr

08005b8e <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005b8e:	8a03      	ldrh	r3, [r0, #16]
 8005b90:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005b92:	bf14      	ite	ne
 8005b94:	2001      	movne	r0, #1
 8005b96:	2000      	moveq	r0, #0
 8005b98:	4770      	bx	lr

08005b9a <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005b9a:	43c9      	mvns	r1, r1
 8005b9c:	b289      	uxth	r1, r1
 8005b9e:	8201      	strh	r1, [r0, #16]
 8005ba0:	4770      	bx	lr

08005ba2 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005ba2:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005ba4:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005ba6:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8005baa:	b292      	uxth	r2, r2

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005bac:	d003      	beq.n	8005bb6 <TIM_GetITStatus+0x14>
 8005bae:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8005bb0:	bf14      	ite	ne
 8005bb2:	2001      	movne	r0, #1
 8005bb4:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005bb6:	4770      	bx	lr

08005bb8 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005bb8:	43c9      	mvns	r1, r1
 8005bba:	b289      	uxth	r1, r1
 8005bbc:	8201      	strh	r1, [r0, #16]
 8005bbe:	4770      	bx	lr

08005bc0 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005bc0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005bc2:	4b22      	ldr	r3, [pc, #136]	; (8005c4c <USART_DeInit+0x8c>)
 8005bc4:	4298      	cmp	r0, r3
 8005bc6:	d02c      	beq.n	8005c22 <USART_DeInit+0x62>
 8005bc8:	d808      	bhi.n	8005bdc <USART_DeInit+0x1c>
 8005bca:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005bce:	4298      	cmp	r0, r3
 8005bd0:	d017      	beq.n	8005c02 <USART_DeInit+0x42>
 8005bd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bd6:	4298      	cmp	r0, r3
 8005bd8:	d01b      	beq.n	8005c12 <USART_DeInit+0x52>
 8005bda:	bd08      	pop	{r3, pc}
 8005bdc:	4b1c      	ldr	r3, [pc, #112]	; (8005c50 <USART_DeInit+0x90>)
 8005bde:	4298      	cmp	r0, r3
 8005be0:	d027      	beq.n	8005c32 <USART_DeInit+0x72>
 8005be2:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8005be6:	4298      	cmp	r0, r3
 8005be8:	d12f      	bne.n	8005c4a <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8005bea:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005bee:	2101      	movs	r1, #1
 8005bf0:	f7ff fa10 	bl	8005014 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8005bf4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8005bf8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005bfc:	2100      	movs	r1, #0
 8005bfe:	f7ff ba09 	b.w	8005014 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8005c02:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005c06:	2101      	movs	r1, #1
 8005c08:	f7ff fa10 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8005c0c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005c10:	e016      	b.n	8005c40 <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8005c12:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005c16:	2101      	movs	r1, #1
 8005c18:	f7ff fa08 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8005c1c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005c20:	e00e      	b.n	8005c40 <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8005c22:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005c26:	2101      	movs	r1, #1
 8005c28:	f7ff fa00 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8005c2c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005c30:	e006      	b.n	8005c40 <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8005c32:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005c36:	2101      	movs	r1, #1
 8005c38:	f7ff f9f8 	bl	800502c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8005c3c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005c40:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 8005c42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8005c46:	f7ff b9f1 	b.w	800502c <RCC_APB1PeriphResetCmd>
 8005c4a:	bd08      	pop	{r3, pc}
 8005c4c:	40004c00 	andmi	r4, r0, r0, lsl #24
 8005c50:	40005000 	andmi	r5, r0, r0

08005c54 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005c54:	b530      	push	{r4, r5, lr}
 8005c56:	460d      	mov	r5, r1
 8005c58:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005c5a:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8005c5c:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005c5e:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8005c60:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8005c64:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005c66:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005c68:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005c6a:	8909      	ldrh	r1, [r1, #8]
 8005c6c:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005c6e:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005c70:	430b      	orrs	r3, r1
 8005c72:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005c74:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005c78:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005c7a:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005c82:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005c84:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8005c86:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005c88:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8005c8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005c8e:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8005c90:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8005c92:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8005c94:	a801      	add	r0, sp, #4
 8005c96:	f7ff f957 	bl	8004f48 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8005c9a:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8005c9c:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8005c9e:	490e      	ldr	r1, [pc, #56]	; (8005cd8 <USART_Init+0x84>)
 8005ca0:	428c      	cmp	r4, r1
 8005ca2:	bf18      	it	ne
 8005ca4:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8005ca6:	2319      	movs	r3, #25
 8005ca8:	4353      	muls	r3, r2
 8005caa:	682a      	ldr	r2, [r5, #0]
 8005cac:	0092      	lsls	r2, r2, #2
 8005cae:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8005cb2:	2364      	movs	r3, #100	; 0x64
 8005cb4:	fbb2 f0f3 	udiv	r0, r2, r3
 8005cb8:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8005cba:	0901      	lsrs	r1, r0, #4
 8005cbc:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8005cc0:	0112      	lsls	r2, r2, #4
 8005cc2:	3232      	adds	r2, #50	; 0x32
 8005cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc8:	f003 030f 	and.w	r3, r3, #15
 8005ccc:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	8123      	strh	r3, [r4, #8]
}
 8005cd2:	b007      	add	sp, #28
 8005cd4:	bd30      	pop	{r4, r5, pc}
 8005cd6:	bf00      	nop
 8005cd8:	40013800 	andmi	r3, r1, r0, lsl #16

08005cdc <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005cdc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005ce0:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005ce2:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005ce8:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005cea:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005cec:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005cee:	8183      	strh	r3, [r0, #12]
 8005cf0:	4770      	bx	lr

08005cf2 <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005cf2:	880b      	ldrh	r3, [r1, #0]
*                    the specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8005cf4:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005cf6:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005cf8:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005cfa:	4323      	orrs	r3, r4
 8005cfc:	888c      	ldrh	r4, [r1, #4]
 8005cfe:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005d00:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005d02:	4323      	orrs	r3, r4
 8005d04:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005d06:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005d0e:	8203      	strh	r3, [r0, #16]
 8005d10:	bd10      	pop	{r4, pc}

08005d12 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005d12:	2300      	movs	r3, #0
 8005d14:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005d16:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005d18:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005d1a:	80c3      	strh	r3, [r0, #6]
 8005d1c:	4770      	bx	lr

08005d1e <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005d1e:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005d20:	b119      	cbz	r1, 8005d2a <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005d28:	e003      	b.n	8005d32 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005d2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d2e:	041b      	lsls	r3, r3, #16
 8005d30:	0c1b      	lsrs	r3, r3, #16
 8005d32:	8183      	strh	r3, [r0, #12]
 8005d34:	4770      	bx	lr

08005d36 <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005d36:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005d38:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005d42:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005d44:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005d48:	d101      	bne.n	8005d4e <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8005d4a:	300c      	adds	r0, #12
 8005d4c:	e003      	b.n	8005d56 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005d4e:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 8005d50:	bf0c      	ite	eq
 8005d52:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005d54:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 8005d56:	b112      	cbz	r2, 8005d5e <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8005d58:	6802      	ldr	r2, [r0, #0]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	e002      	b.n	8005d64 <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8005d5e:	6802      	ldr	r2, [r0, #0]
 8005d60:	ea22 0303 	bic.w	r3, r2, r3
 8005d64:	6003      	str	r3, [r0, #0]
 8005d66:	bd10      	pop	{r4, pc}

08005d68 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005d68:	8a83      	ldrh	r3, [r0, #20]
 8005d6a:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005d6c:	b10a      	cbz	r2, 8005d72 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005d6e:	4319      	orrs	r1, r3
 8005d70:	e001      	b.n	8005d76 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8005d72:	ea23 0101 	bic.w	r1, r3, r1
 8005d76:	8281      	strh	r1, [r0, #20]
 8005d78:	4770      	bx	lr

08005d7a <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8005d7a:	8a03      	ldrh	r3, [r0, #16]
 8005d7c:	f023 030f 	bic.w	r3, r3, #15
 8005d80:	041b      	lsls	r3, r3, #16
 8005d82:	0c1b      	lsrs	r3, r3, #16
 8005d84:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005d86:	8a03      	ldrh	r3, [r0, #16]
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	4319      	orrs	r1, r3
 8005d8c:	8201      	strh	r1, [r0, #16]
 8005d8e:	4770      	bx	lr

08005d90 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8005d90:	8983      	ldrh	r3, [r0, #12]
 8005d92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d96:	041b      	lsls	r3, r3, #16
 8005d98:	0c1b      	lsrs	r3, r3, #16
 8005d9a:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8005d9c:	8983      	ldrh	r3, [r0, #12]
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	4319      	orrs	r1, r3
 8005da2:	8181      	strh	r1, [r0, #12]
 8005da4:	4770      	bx	lr

08005da6 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8005da6:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8005da8:	b119      	cbz	r1, 8005db2 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	f043 0302 	orr.w	r3, r3, #2
 8005db0:	e003      	b.n	8005dba <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8005db2:	f023 0302 	bic.w	r3, r3, #2
 8005db6:	041b      	lsls	r3, r3, #16
 8005db8:	0c1b      	lsrs	r3, r3, #16
 8005dba:	8183      	strh	r3, [r0, #12]
 8005dbc:	4770      	bx	lr

08005dbe <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8005dbe:	8a03      	ldrh	r3, [r0, #16]
 8005dc0:	f023 0320 	bic.w	r3, r3, #32
 8005dc4:	041b      	lsls	r3, r3, #16
 8005dc6:	0c1b      	lsrs	r3, r3, #16
 8005dc8:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005dca:	8a03      	ldrh	r3, [r0, #16]
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	4319      	orrs	r1, r3
 8005dd0:	8201      	strh	r1, [r0, #16]
 8005dd2:	4770      	bx	lr

08005dd4 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8005dd4:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005dd6:	b119      	cbz	r1, 8005de0 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dde:	e003      	b.n	8005de8 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8005de0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005de4:	041b      	lsls	r3, r3, #16
 8005de6:	0c1b      	lsrs	r3, r3, #16
 8005de8:	8203      	strh	r3, [r0, #16]
 8005dea:	4770      	bx	lr

08005dec <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8005dec:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005df0:	8081      	strh	r1, [r0, #4]
 8005df2:	4770      	bx	lr

08005df4 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8005df4:	8880      	ldrh	r0, [r0, #4]
}
 8005df6:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8005dfa:	4770      	bx	lr

08005dfc <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8005dfc:	8983      	ldrh	r3, [r0, #12]
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	f043 0301 	orr.w	r3, r3, #1
 8005e04:	8183      	strh	r3, [r0, #12]
 8005e06:	4770      	bx	lr

08005e08 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8005e08:	8b03      	ldrh	r3, [r0, #24]
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8005e0e:	8b03      	ldrh	r3, [r0, #24]
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005e16:	8301      	strh	r1, [r0, #24]
 8005e18:	4770      	bx	lr

08005e1a <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8005e1a:	8b03      	ldrh	r3, [r0, #24]
 8005e1c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005e20:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005e22:	8b03      	ldrh	r3, [r0, #24]
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	4319      	orrs	r1, r3
 8005e28:	8301      	strh	r1, [r0, #24]
 8005e2a:	4770      	bx	lr

08005e2c <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005e2c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005e2e:	b119      	cbz	r1, 8005e38 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	f043 0320 	orr.w	r3, r3, #32
 8005e36:	e003      	b.n	8005e40 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8005e38:	f023 0320 	bic.w	r3, r3, #32
 8005e3c:	041b      	lsls	r3, r3, #16
 8005e3e:	0c1b      	lsrs	r3, r3, #16
 8005e40:	8283      	strh	r3, [r0, #20]
 8005e42:	4770      	bx	lr

08005e44 <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8005e44:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005e46:	b119      	cbz	r1, 8005e50 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	f043 0310 	orr.w	r3, r3, #16
 8005e4e:	e003      	b.n	8005e58 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8005e50:	f023 0310 	bic.w	r3, r3, #16
 8005e54:	041b      	lsls	r3, r3, #16
 8005e56:	0c1b      	lsrs	r3, r3, #16
 8005e58:	8283      	strh	r3, [r0, #20]
 8005e5a:	4770      	bx	lr

08005e5c <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8005e5c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005e5e:	b119      	cbz	r1, 8005e68 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	f043 0308 	orr.w	r3, r3, #8
 8005e66:	e003      	b.n	8005e70 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8005e68:	f023 0308 	bic.w	r3, r3, #8
 8005e6c:	041b      	lsls	r3, r3, #16
 8005e6e:	0c1b      	lsrs	r3, r3, #16
 8005e70:	8283      	strh	r3, [r0, #20]
 8005e72:	4770      	bx	lr

08005e74 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8005e74:	8a83      	ldrh	r3, [r0, #20]
 8005e76:	f023 0304 	bic.w	r3, r3, #4
 8005e7a:	041b      	lsls	r3, r3, #16
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8005e80:	8a83      	ldrh	r3, [r0, #20]
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	4319      	orrs	r1, r3
 8005e86:	8281      	strh	r1, [r0, #20]
 8005e88:	4770      	bx	lr

08005e8a <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8005e8a:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8005e8c:	b119      	cbz	r1, 8005e96 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	f043 0302 	orr.w	r3, r3, #2
 8005e94:	e003      	b.n	8005e9e <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8005e96:	f023 0302 	bic.w	r3, r3, #2
 8005e9a:	041b      	lsls	r3, r3, #16
 8005e9c:	0c1b      	lsrs	r3, r3, #16
 8005e9e:	8283      	strh	r3, [r0, #20]
 8005ea0:	4770      	bx	lr

08005ea2 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8005ea2:	8803      	ldrh	r3, [r0, #0]
 8005ea4:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005ea6:	bf14      	ite	ne
 8005ea8:	2001      	movne	r0, #1
 8005eaa:	2000      	moveq	r0, #0
 8005eac:	4770      	bx	lr

08005eae <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8005eae:	43c9      	mvns	r1, r1
 8005eb0:	b289      	uxth	r1, r1
 8005eb2:	8001      	strh	r1, [r0, #0]
 8005eb4:	4770      	bx	lr

08005eb6 <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8005eb6:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 8005eb8:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005eba:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8005ebe:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005ec2:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8005ec4:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005ec8:	d101      	bne.n	8005ece <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8005eca:	8983      	ldrh	r3, [r0, #12]
 8005ecc:	e003      	b.n	8005ed6 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8005ece:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8005ed0:	bf0c      	ite	eq
 8005ed2:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005ed4:	8a83      	ldrhne	r3, [r0, #20]
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8005eda:	8802      	ldrh	r2, [r0, #0]
 8005edc:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8005ede:	b13b      	cbz	r3, 8005ef0 <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8005ee0:	0a09      	lsrs	r1, r1, #8
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8005ee6:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 8005ee8:	bf14      	ite	ne
 8005eea:	2001      	movne	r0, #1
 8005eec:	2000      	moveq	r0, #0
 8005eee:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8005ef0:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8005ef2:	bd10      	pop	{r4, pc}

08005ef4 <USART_ClearITPendingBit>:
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
 8005ef4:	0a09      	lsrs	r1, r1, #8
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	408b      	lsls	r3, r1
  USARTx->SR = (u16)~itmask;
 8005efa:	43db      	mvns	r3, r3
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	8003      	strh	r3, [r0, #0]
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop

08005f04 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8005f04:	bf30      	wfi
    BX r14
 8005f06:	4770      	bx	lr

08005f08 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8005f08:	bf20      	wfe
    BX r14
 8005f0a:	4770      	bx	lr

08005f0c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8005f0c:	bf40      	sev
    BX r14
 8005f0e:	4770      	bx	lr

08005f10 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8005f10:	f3bf 8f6f 	isb	sy
    BX r14
 8005f14:	4770      	bx	lr

08005f16 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8005f16:	f3bf 8f4f 	dsb	sy
    BX r14
 8005f1a:	4770      	bx	lr

08005f1c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8005f1c:	f3bf 8f5f 	dmb	sy
    BX r14
 8005f20:	4770      	bx	lr

08005f22 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8005f22:	df01      	svc	1
    BX r14
 8005f24:	4770      	bx	lr

08005f26 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8005f26:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8005f2a:	4770      	bx	lr

08005f2c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8005f2c:	f380 8814 	msr	CONTROL, r0
  ISB
 8005f30:	f3bf 8f6f 	isb	sy
  BX r14
 8005f34:	4770      	bx	lr

08005f36 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8005f36:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8005f3a:	4770      	bx	lr

08005f3c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8005f3c:	f380 8809 	msr	PSP, r0
    BX r14
 8005f40:	4770      	bx	lr

08005f42 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8005f42:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8005f46:	4770      	bx	lr

08005f48 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8005f48:	f380 8808 	msr	MSP, r0
    BX r14
 8005f4c:	4770      	bx	lr

08005f4e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8005f4e:	b672      	cpsid	i
  BX r14
 8005f50:	4770      	bx	lr

08005f52 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8005f52:	b662      	cpsie	i
  BX r14
 8005f54:	4770      	bx	lr

08005f56 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8005f56:	b671      	cpsid	f
  BX r14
 8005f58:	4770      	bx	lr

08005f5a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8005f5a:	b661      	cpsie	f
  BX r14
 8005f5c:	4770      	bx	lr

08005f5e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8005f5e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8005f62:	4770      	bx	lr

08005f64 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8005f64:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8005f68:	4770      	bx	lr

08005f6a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8005f6a:	ba40      	rev16	r0, r0
  BX r14
 8005f6c:	4770      	bx	lr

08005f6e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8005f6e:	ba00      	rev	r0, r0
  BX r14
 8005f70:	4770      	bx	lr
	...

08005f74 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8005f74:	4668      	mov	r0, sp
 8005f76:	f020 0107 	bic.w	r1, r0, #7
 8005f7a:	468d      	mov	sp, r1
 8005f7c:	b501      	push	{r0, lr}
 8005f7e:	4a0c      	ldr	r2, [pc, #48]	; (8005fb0 <Reset_Handler+0x3c>)
 8005f80:	4b0c      	ldr	r3, [pc, #48]	; (8005fb4 <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8005f82:	490d      	ldr	r1, [pc, #52]	; (8005fb8 <Reset_Handler+0x44>)
 8005f84:	428b      	cmp	r3, r1
 8005f86:	d204      	bcs.n	8005f92 <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8005f88:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8005f8c:	f843 1b04 	str.w	r1, [r3], #4
 8005f90:	e7f7      	b.n	8005f82 <Reset_Handler+0xe>
 8005f92:	4b0a      	ldr	r3, [pc, #40]	; (8005fbc <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8005f94:	4a0a      	ldr	r2, [pc, #40]	; (8005fc0 <Reset_Handler+0x4c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d203      	bcs.n	8005fa2 <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f843 2b04 	str.w	r2, [r3], #4
 8005fa0:	e7f8      	b.n	8005f94 <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 8005fa2:	f000 f80f 	bl	8005fc4 <main>
}
 8005fa6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8005faa:	4685      	mov	sp, r0
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	080063cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sp, lr}
 8005fb4:	20000000 	andcs	r0, r0, r0
 8005fb8:	20000018 	andcs	r0, r0, r8, lsl r0
 8005fbc:	20000018 	andcs	r0, r0, r8, lsl r0
 8005fc0:	2000021c 	andcs	r0, r0, ip, lsl r2

08005fc4 <main>:
//////////////////////////   M A I N   L O O P   ////////////////////////
/////////////////////////////////////////////////////////////////////////


int main(void)
{
 8005fc4:	b530      	push	{r4, r5, lr}
 8005fc6:	b087      	sub	sp, #28
    // --------------DO NOT TOUCH!!------------------------ //
    // NEVER!!! EVER!!!

    init_config();
 8005fc8:	f7fd ff36 	bl	8003e38 <init_config>
    // thats why we call it state :-)
    int state;


    state=INIT;
    infiniteTurn(MOTOR_down_left);
 8005fcc:	2004      	movs	r0, #4
 8005fce:	f7fd f9be 	bl	800334e <infiniteTurn>
    infiniteTurn(MOTOR_down_right);
 8005fd2:	2003      	movs	r0, #3
 8005fd4:	f7fd f9bb 	bl	800334e <infiniteTurn>
    setSpeed(MOTOR_down_left, speed_ini);
 8005fd8:	2004      	movs	r0, #4
 8005fda:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8005fde:	f7fd fa76 	bl	80034ce <setSpeed>
    setSpeed(MOTOR_down_right, speed_ini);
 8005fe2:	2003      	movs	r0, #3
 8005fe4:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8005fe8:	f7fd fa71 	bl	80034ce <setSpeed>
    unsigned char field;
    unsigned char leftfield;

    setSpeed(MOTOR_down_left, 0);
 8005fec:	2004      	movs	r0, #4
 8005fee:	2100      	movs	r1, #0
 8005ff0:	f7fd fa6d 	bl	80034ce <setSpeed>
    setSpeed(MOTOR_down_right, 0);
 8005ff4:	2003      	movs	r0, #3
 8005ff6:	2100      	movs	r1, #0
 8005ff8:	f7fd fa69 	bl	80034ce <setSpeed>

    //OUR GLOBAL VARIABLE
    int shovel_state = shovel_down;
 8005ffc:	2300      	movs	r3, #0
    unsigned int init_Angle1;
    unsigned int init_Angle2;
    getAngle(MOTOR_up_left, &init_Angle1);
 8005ffe:	2002      	movs	r0, #2
 8006000:	a902      	add	r1, sp, #8

    setSpeed(MOTOR_down_left, 0);
    setSpeed(MOTOR_down_right, 0);

    //OUR GLOBAL VARIABLE
    int shovel_state = shovel_down;
 8006002:	9301      	str	r3, [sp, #4]
    unsigned int init_Angle1;
    unsigned int init_Angle2;
    getAngle(MOTOR_up_left, &init_Angle1);
 8006004:	f7fd fb68 	bl	80036d8 <getAngle>
    getAngle(MOTOR_up_right, &init_Angle2);
 8006008:	a903      	add	r1, sp, #12
 800600a:	2001      	movs	r0, #1
 800600c:	f7fd fb64 	bl	80036d8 <getAngle>
    while(state!=STOP)
    {

        while (state==INIT) {
            // play some music
            init_music();
 8006010:	f7fd fdb3 	bl	8003b7a <init_music>
            // blink some lights
            init_lights();
 8006014:	f7fd fe12 	bl	8003c3c <init_lights>

            unsigned int init_Angle1;
            unsigned int init_Angle2;
            getAngle(MOTOR_up_left, &init_Angle1);    //angles bas
 8006018:	2002      	movs	r0, #2
 800601a:	a904      	add	r1, sp, #16
 800601c:	f7fd fb5c 	bl	80036d8 <getAngle>
            getAngle(MOTOR_up_right, &init_Angle2);
 8006020:	a905      	add	r1, sp, #20
 8006022:	2001      	movs	r0, #1
 8006024:	f7fd fb58 	bl	80036d8 <getAngle>
            out_Angle1 = init_Angle1-150;         //angles hauts
 8006028:	9c04      	ldr	r4, [sp, #16]
            out_Angle2 = init_Angle2+150;
 800602a:	9d05      	ldr	r5, [sp, #20]
        }


        while (state==GO_TO_CENTER) {  
            // strategy : attack the opponent by the right side)
            switch_off_lights();
 800602c:	f7fd fb06 	bl	800363c <switch_off_lights>
            GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8006030:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006034:	4846      	ldr	r0, [pc, #280]	; (8006150 <main+0x18c>)
 8006036:	f7fe fc6a 	bl	800490e <GPIO_ResetBits>
            turn_right();
 800603a:	f7fd fa74 	bl	8003526 <turn_right>
            mDelay(1500);
 800603e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8006042:	f7fd fd69 	bl	8003b18 <mDelay>
            move_forward(speed_max);
 8006046:	f240 30ff 	movw	r0, #1023	; 0x3ff
 800604a:	f7fd fa5d 	bl	8003508 <move_forward>
            mDelay(3000);
 800604e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006052:	f7fd fd61 	bl	8003b18 <mDelay>
            turn_left();
 8006056:	f7fd fa73 	bl	8003540 <turn_left>
            mDelay(2200);
 800605a:	f640 0098 	movw	r0, #2200	; 0x898
 800605e:	f7fd fd5b 	bl	8003b18 <mDelay>
            move_forward(speed_max);
 8006062:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8006066:	f7fd fa4f 	bl	8003508 <move_forward>
            mDelay(2500);
 800606a:	f640 10c4 	movw	r0, #2500	; 0x9c4

            unsigned int init_Angle1;
            unsigned int init_Angle2;
            getAngle(MOTOR_up_left, &init_Angle1);    //angles bas
            getAngle(MOTOR_up_right, &init_Angle2);
            out_Angle1 = init_Angle1-150;         //angles hauts
 800606e:	3c96      	subs	r4, #150	; 0x96
            out_Angle2 = init_Angle2+150;
 8006070:	3596      	adds	r5, #150	; 0x96
            move_forward(speed_max);
            mDelay(3000);
            turn_left();
            mDelay(2200);
            move_forward(speed_max);
            mDelay(2500);
 8006072:	f7fd fd51 	bl	8003b18 <mDelay>



        // begin the "seeking for an opponent" phase
        while (state==SEEKING) {
            if(shovel_state == shovel_up || shovel_state == shovel_upping){
 8006076:	9b01      	ldr	r3, [sp, #4]
 8006078:	3b01      	subs	r3, #1
 800607a:	2b01      	cmp	r3, #1
 800607c:	d804      	bhi.n	8006088 <main+0xc4>
                up_to_lowering(&shovel_state, init_Angle1, init_Angle2);
 800607e:	a801      	add	r0, sp, #4
 8006080:	9902      	ldr	r1, [sp, #8]
 8006082:	9a03      	ldr	r2, [sp, #12]
 8006084:	f7fd fe5c 	bl	8003d40 <up_to_lowering>
            }

            // the robot starts spinning around
            switch_off_lights();
 8006088:	f7fd fad8 	bl	800363c <switch_off_lights>
            GPIO_ResetBits(PORT_LED_PROGRAM, PIN_LED_PROGRAM);
 800608c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006090:	482f      	ldr	r0, [pc, #188]	; (8006150 <main+0x18c>)
 8006092:	f7fe fc3c 	bl	800490e <GPIO_ResetBits>
            turn_left();
 8006096:	f7fd fa53 	bl	8003540 <turn_left>
            mDelay(750);
 800609a:	f240 20ee 	movw	r0, #750	; 0x2ee
 800609e:	f7fd fd3b 	bl	8003b18 <mDelay>
            move_forward(speed_ini);
 80060a2:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80060a6:	f7fd fa2f 	bl	8003508 <move_forward>
            mDelay(1000);
 80060aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80060ae:	f7fd fd33 	bl	8003b18 <mDelay>
            centerInfraRed(SENSOR, &field);
 80060b2:	2064      	movs	r0, #100	; 0x64
 80060b4:	f10d 0102 	add.w	r1, sp, #2
 80060b8:	f7fd fbc0 	bl	800383c <centerInfraRed>

            // detect border
            detectlb(thresholdLight, &leftfield);
 80060bc:	20fa      	movs	r0, #250	; 0xfa
 80060be:	f10d 0103 	add.w	r1, sp, #3
 80060c2:	f7fd fe57 	bl	8003d74 <detectlb>

            // opponent detection will result in an attitude change
            if (field >= thresholdInfrared)  // indeed this condition should be explicit
 80060c6:	f89d 3002 	ldrb.w	r3, [sp, #2]
 80060ca:	2b09      	cmp	r3, #9
 80060cc:	ddd3      	ble.n	8006076 <main+0xb2>
        }

        // the robot will focus the opponent and try to push him away,
        // as hard as possible
        while (state==CHASING) {
            GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
 80060ce:	4821      	ldr	r0, [pc, #132]	; (8006154 <main+0x190>)
 80060d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80060d4:	f7fe fc1b 	bl	800490e <GPIO_ResetBits>
            GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 80060d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80060dc:	481c      	ldr	r0, [pc, #112]	; (8006150 <main+0x18c>)
 80060de:	f7fe fc16 	bl	800490e <GPIO_ResetBits>
            move_forward(speed_max);
 80060e2:	f240 30ff 	movw	r0, #1023	; 0x3ff
 80060e6:	f7fd fa0f 	bl	8003508 <move_forward>
            centerInfraRed(SENSOR, &field);
 80060ea:	2064      	movs	r0, #100	; 0x64
 80060ec:	f10d 0102 	add.w	r1, sp, #2
 80060f0:	f7fd fba4 	bl	800383c <centerInfraRed>
            
            // shovel
            if(shovel_state == shovel_down){
 80060f4:	9b01      	ldr	r3, [sp, #4]
 80060f6:	b92b      	cbnz	r3, 8006104 <main+0x140>
    if( abs(current_Angle1-init_Angle1) <= shovelthreshold && abs(current_Angle2-init_Angle2) <= shovelthreshold)
        *shovel_state = shovel_down;
}

void down_to_upping(int* shovel_state, int out_Angle1, int out_Angle2){
    lifting(out_Angle1, out_Angle2);
 80060f8:	4620      	mov	r0, r4
 80060fa:	4629      	mov	r1, r5
 80060fc:	f7fd fa52 	bl	80035a4 <lifting>
    *shovel_state = shovel_upping;
 8006100:	2302      	movs	r3, #2
 8006102:	9301      	str	r3, [sp, #4]
            // shovel
            if(shovel_state == shovel_down){
                down_to_upping(&shovel_state, out_Angle1, out_Angle2);
            }

            if(shovel_state == shovel_upping ){
 8006104:	9b01      	ldr	r3, [sp, #4]
 8006106:	2b02      	cmp	r3, #2
 8006108:	d104      	bne.n	8006114 <main+0x150>
                upping_to_up(&shovel_state, out_Angle1, out_Angle2);
 800610a:	a801      	add	r0, sp, #4
 800610c:	4621      	mov	r1, r4
 800610e:	462a      	mov	r2, r5
 8006110:	f7fd fafe 	bl	8003710 <upping_to_up>
            }


            if(shovel_state == shovel_up){
 8006114:	9b01      	ldr	r3, [sp, #4]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d104      	bne.n	8006124 <main+0x160>
                up_to_lowering(&shovel_state, init_Angle1, init_Angle2);
 800611a:	a801      	add	r0, sp, #4
 800611c:	9902      	ldr	r1, [sp, #8]
 800611e:	9a03      	ldr	r2, [sp, #12]
 8006120:	f7fd fe0e 	bl	8003d40 <up_to_lowering>
            }

            if(shovel_state == shovel_lowering){
 8006124:	9b01      	ldr	r3, [sp, #4]
 8006126:	2b03      	cmp	r3, #3
 8006128:	d104      	bne.n	8006134 <main+0x170>
                lowering_to_low(&shovel_state, init_Angle1, init_Angle2);
 800612a:	a801      	add	r0, sp, #4
 800612c:	9902      	ldr	r1, [sp, #8]
 800612e:	9a03      	ldr	r2, [sp, #12]
 8006130:	f7fd fb08 	bl	8003744 <lowering_to_low>
            }

            // detect border
            detectlb(thresholdLight, &leftfield);
 8006134:	20fa      	movs	r0, #250	; 0xfa
 8006136:	f10d 0103 	add.w	r1, sp, #3
 800613a:	f7fd fe1b 	bl	8003d74 <detectlb>

            // if, for whatever reason, the robot does not detect any obstacle anymore
            // it returns to its seeking opponent phase
            if (field<thresholdInfrared/2)
 800613e:	f89d 3002 	ldrb.w	r3, [sp, #2]
                state=SEEKING;
 8006142:	2b04      	cmp	r3, #4
 8006144:	bfcc      	ite	gt
 8006146:	2303      	movgt	r3, #3
 8006148:	2302      	movle	r3, #2
                state = CHASING;
        }

        // the robot will focus the opponent and try to push him away,
        // as hard as possible
        while (state==CHASING) {
 800614a:	2b03      	cmp	r3, #3
 800614c:	d0bf      	beq.n	80060ce <main+0x10a>
 800614e:	e792      	b.n	8006076 <main+0xb2>
 8006150:	40010c00 	andmi	r0, r1, r0, lsl #24
 8006154:	40011000 	andmi	r1, r1, r0

08006158 <APBAHBPrescTable>:
 8006158:	00000000 	andeq	r0, r0, r0
 800615c:	04030201 	streq	r0, [r3], #-513	; 0x201
 8006160:	04030201 	streq	r0, [r3], #-513	; 0x201
 8006164:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08006168 <ADCPrescTable>:
 8006168:	08060402 	stmdaeq	r6, {r1, sl}
 800616c:	354d430a 	strbcc	r4, [sp, #-778]	; 0x30a
 8006170:	666e6920 	strbtvs	r6, [lr], -r0, lsr #18
 8006174:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
 8006178:	6f722065 	svcvs	0x00722065
 800617c:	69746174 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^
 8006180:	6d206e6f 	stcvs	14, cr6, [r0, #-444]!	; 0xfffffe44
 8006184:	2065646f 	rsbcs	r6, r5, pc, ror #8
 8006188:	0a746573 	beq	9d1f75c <_etext+0x1d1938c>
 800618c:	4d430a00 	vstrmi	s1, [r3, #-0]
 8006190:	6f6e2035 	svcvs	0x006e2035
 8006194:	6c616d72 	stclvs	13, cr6, [r1], #-456	; 0xfffffe38
 8006198:	746f7220 	strbtvc	r7, [pc], #-544	; 80061a0 <ADCPrescTable+0x38>
 800619c:	6f697461 	svcvs	0x00697461
 80061a0:	6f6d206e 	svcvs	0x006d206e
 80061a4:	73206564 			; <UNDEFINED> instruction: 0x73206564
 80061a8:	000a7465 	andeq	r7, sl, r5, ror #8
 80061ac:	4d4d4f43 	stclmi	15, cr4, [sp, #-268]	; 0xfffffef4
 80061b0:	4658545f 			; <UNDEFINED> instruction: 0x4658545f
 80061b4:	3a4c4941 	bcc	93186c0 <_etext+0x13122f0>
 80061b8:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
 80061bc:	2064656c 	rsbcs	r6, r4, ip, ror #10
 80061c0:	6e617274 	mcrvs	2, 3, r7, cr1, cr4, {3}
 80061c4:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xd73
 80061c8:	736e6920 	cmnvc	lr, #32, 18	; 0x80000
 80061cc:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
 80061d0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 80061d4:	63617020 	cmnvs	r1, #32
 80061d8:	2174656b 	cmncs	r4, fp, ror #10
 80061dc:	4f43000a 	svcmi	0x0043000a
 80061e0:	545f4d4d 	ldrbpl	r4, [pc], #-3405	; 80061e8 <ADCPrescTable+0x80>
 80061e4:	52524558 	subspl	r4, r2, #88, 10	; 0x16000000
 80061e8:	203a524f 	eorscs	r5, sl, pc, asr #4
 80061ec:	6f636e49 	svcvs	0x00636e49
 80061f0:	63657272 	cmnvs	r5, #536870919	; 0x20000007
 80061f4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 80061f8:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
 80061fc:	6f697463 	svcvs	0x00697463
 8006200:	6170206e 	cmnvs	r0, lr, rrx
 8006204:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
 8006208:	43000a21 	movwmi	r0, #2593	; 0xa21
 800620c:	5f4d4d4f 	svcpl	0x004d4d4f
 8006210:	41465852 	cmpmi	r6, r2, asr r8
 8006214:	203a4c49 	eorscs	r4, sl, r9, asr #24
 8006218:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
 800621c:	67206465 	strvs	r6, [r0, -r5, ror #8]!
 8006220:	73207465 			; <UNDEFINED> instruction: 0x73207465
 8006224:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
 8006228:	61702073 	cmnvs	r0, r3, ror r0
 800622c:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
 8006230:	6f726620 	svcvs	0x00726620
 8006234:	6564206d 	strbvs	r2, [r4, #-109]!	; 0x6d
 8006238:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
 800623c:	43000a21 	movwmi	r0, #2593	; 0xa21
 8006240:	5f4d4d4f 	svcpl	0x004d4d4f
 8006244:	41575852 	cmpmi	r7, r2, asr r8
 8006248:	4e495449 	cdpmi	4, 4, cr5, cr9, cr9, {2}
 800624c:	4e203a47 	vnmulmi.f32	s6, s0, s14
 8006250:	7220776f 	eorvc	r7, r0, #29097984	; 0x1bc0000
 8006254:	65696365 	strbvs	r6, [r9, #-869]!	; 0x365
 8006258:	676e6976 			; <UNDEFINED> instruction: 0x676e6976
 800625c:	61747320 	cmnvs	r4, r0, lsr #6
 8006260:	20737574 	rsbscs	r7, r3, r4, ror r5
 8006264:	6b636170 	blvs	98de82c <_etext+0x18d845c>
 8006268:	0a217465 	beq	8863404 <_etext+0x85d034>
 800626c:	4d4f4300 	stclmi	3, cr4, [pc, #-0]	; 8006274 <ADCPrescTable+0x10c>
 8006270:	58525f4d 	ldmdapl	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 8006274:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
 8006278:	3a54554f 	bcc	951b7bc <_etext+0x15153ec>
 800627c:	65685420 	strbvs	r5, [r8, #-1056]!	; 0x420
 8006280:	69206572 	stmdbvs	r0!, {r1, r4, r5, r6, r8, sl, sp, lr}
 8006284:	6f6e2073 	svcvs	0x006e2073
 8006288:	61747320 	cmnvs	r4, r0, lsr #6
 800628c:	20737574 	rsbscs	r7, r3, r4, ror r5
 8006290:	6b636170 	blvs	98de858 <_etext+0x18d8488>
 8006294:	0a217465 	beq	8863430 <_etext+0x85d060>
 8006298:	4d4f4300 	stclmi	3, cr4, [pc, #-0]	; 80062a0 <ADCPrescTable+0x138>
 800629c:	58525f4d 	ldmdapl	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 80062a0:	52524f43 	subspl	r4, r2, #268	; 0x10c
 80062a4:	3a545055 	bcc	951a400 <_etext+0x1514030>
 80062a8:	636e4920 	cmnvs	lr, #32, 18	; 0x80000
 80062ac:	6572726f 	ldrbvs	r7, [r2, #-623]!	; 0x26f
 80062b0:	73207463 			; <UNDEFINED> instruction: 0x73207463
 80062b4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
 80062b8:	61702073 	cmnvs	r0, r3, ror r0
 80062bc:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
 80062c0:	54000a21 	strpl	r0, [r0], #-2593	; 0xa21
 80062c4:	20736968 	rsbscs	r6, r3, r8, ror #18
 80062c8:	75207369 	strvc	r7, [r0, #-873]!	; 0x369
 80062cc:	6f6e6b6e 	svcvs	0x006e6b6e
 80062d0:	65206e77 	strvs	r6, [r0, #-3703]!	; 0xe77
 80062d4:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 80062d8:	646f6320 	strbtvs	r6, [pc], #-800	; 80062e0 <ADCPrescTable+0x178>
 80062dc:	000a2165 	andeq	r2, sl, r5, ror #2
 80062e0:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
 80062e4:	6f762074 	svcvs	0x00762074
 80062e8:	6761746c 	strbvs	r7, [r1, -ip, ror #8]!
 80062ec:	72652065 	rsbvc	r2, r5, #101	; 0x65
 80062f0:	21726f72 	cmncs	r2, r2, ror pc
 80062f4:	6e41000a 	cdpvs	0, 4, cr0, cr1, cr10, {0}
 80062f8:	20656c67 	rsbcs	r6, r5, r7, ror #24
 80062fc:	696d696c 	stmdbvs	sp!, {r2, r3, r5, r6, r8, fp, sp, lr}^
 8006300:	72652074 	rsbvc	r2, r5, #116	; 0x74
 8006304:	21726f72 	cmncs	r2, r2, ror pc
 8006308:	764f000a 	strbvc	r0, [pc], -sl
 800630c:	65687265 	strbvs	r7, [r8, #-613]!	; 0x265
 8006310:	65207461 	strvs	r7, [r0, #-1121]!	; 0x461
 8006314:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 8006318:	4f000a21 	svcmi	0x00000a21
 800631c:	6f207475 	svcvs	0x00207475
 8006320:	61722066 	cmnvs	r2, r6, rrx
 8006324:	2065676e 	rsbcs	r6, r5, lr, ror #14
 8006328:	6f727265 	svcvs	0x00727265
 800632c:	000a2172 	andeq	r2, sl, r2, ror r1
 8006330:	63656843 	cmnvs	r5, #4390912	; 0x430000
 8006334:	6d75736b 	ldclvs	3, cr7, [r5, #-428]!	; 0xfffffe54
 8006338:	72726520 	rsbsvc	r6, r2, #32, 10	; 0x8000000
 800633c:	0a21726f 	beq	8862d00 <_etext+0x85c930>
 8006340:	65764f00 	ldrbvs	r4, [r6, #-3840]!	; 0xf00
 8006344:	616f6c72 	smcvs	63170	; 0xf6c2
 8006348:	72652064 	rsbvc	r2, r5, #100	; 0x64
 800634c:	21726f72 	cmncs	r2, r2, ror pc
 8006350:	6e49000a 	cdpvs	0, 4, cr0, cr9, cr10, {0}
 8006354:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
 8006358:	6f697463 	svcvs	0x00697463
 800635c:	6f63206e 	svcvs	0x0063206e
 8006360:	65206564 	strvs	r6, [r0, #-1380]!	; 0x564
 8006364:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 8006368:	21000a21 	tstcs	r0, r1, lsr #20
 800636c:	000a2121 	andeq	r2, sl, r1, lsr #2
 8006370:	6f72700a 	svcvs	0x0072700a
 8006374:	6d656c62 	stclvs	12, cr6, [r5, #-392]!	; 0xfffffe78
 8006378:	6f63202c 	svcvs	0x0063202c
 800637c:	3d3d6564 	cfldr32cc	mvfx6, [sp, #-400]!	; 0xfffffe70
 8006380:	72700a00 	rsbsvc	r0, r0, #0, 20
 8006384:	656c626f 	strbvs	r6, [ip, #-623]!	; 0x26f
 8006388:	63202c6d 			; <UNDEFINED> instruction: 0x63202c6d
 800638c:	3d65646f 	cfstrdcc	mvd6, [r5, #-444]!	; 0xfffffe44
 8006390:	6c617600 	stclvs	6, cr7, [r1], #-0
 8006394:	69206575 	stmdbvs	r0!, {r0, r2, r4, r5, r6, r8, sl, sp, lr}
 8006398:	00202073 	eoreq	r2, r0, r3, ror r0
 800639c:	6f746f4d 	svcvs	0x00746f4d
 80063a0:	696c2072 	stmdbvs	ip!, {r1, r4, r5, r6, sp}^
 80063a4:	73746867 	cmnvc	r4, #6750208	; 0x670000
 80063a8:	2e6e6f20 	cdpcs	15, 6, cr6, cr14, cr0, {1}
 80063ac:	000a2e2e 	andeq	r2, sl, lr, lsr #28
 80063b0:	6e696c62 	cdpvs	12, 6, cr6, cr9, cr2, {3}
 80063b4:	0a21216b 	beq	884e968 <_etext+0x848598>
 80063b8:	746f4d00 	strbtvc	r4, [pc], #-3328	; 80063c0 <ADCPrescTable+0x258>
 80063bc:	6c20726f 	sfmvs	f7, 4, [r0], #-444	; 0xfffffe44
 80063c0:	74686769 	strbtvc	r6, [r8], #-1897	; 0x769
 80063c4:	466f2073 			; <UNDEFINED> instruction: 0x466f2073
 80063c8:	2e2e2e46 	cdpcs	14, 2, cr2, cr14, cr6, {2}
 80063cc:	0000000a 	andeq	r0, r0, sl

Disassembly of section .data:

20000000 <CCR1_Val>:
20000000:	00000064 	andeq	r0, r0, r4, rrx

20000004 <Baudrate_PC>:
20000004:	0000e100 	andeq	lr, r0, r0, lsl #2

20000008 <id>:
20000008:	00000001 	andeq	r0, r0, r1

2000000a <GoalPos>:
2000000a:	03ff0000 	mvnseq	r0, #0
	...

20000010 <Baudrate_DXL>:
20000010:	000f4240 	andeq	r4, pc, r0, asr #4

20000014 <gbCommStatus>:
20000014:	00000001 	andeq	r0, r0, r1

Disassembly of section .bss:

20000018 <_sbss>:
	...

20000019 <gbRxBufferReadPointer>:
	...

2000001a <gbpRxInterruptBuffer>:
	...

2000011c <capture>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <gw1msCounter>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <gwTimingDelay>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <CommStatus>:
	...

20000129 <bMoving>:
	...

2000012a <Voltage>:
	...

2000012b <INDEX>:
	...

2000012c <wPresentPos>:
	...

2000012e <Position>:
	...

20000130 <giBusUsing>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <gbInstructionPacket>:
	...

200001d4 <gbRxGetLength>:
	...

200001d5 <gbRxPacketLength>:
	...

200001d6 <gbStatusPacket>:
	...

Disassembly of section ._usrstack:

2000021c <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	39373232 	ldmdbcc	r7!, {r1, r4, r5, r9, ip, sp}
  6c:	005d3737 	subseq	r3, sp, r7, lsr r7

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  14:	00000d5c 	andeq	r0, r0, ip, asr sp
  18:	08005fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, ip, lr}
  1c:	00000194 	muleq	r0, r4, r1
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	35980002 	ldrcc	r0, [r8, #2]
  30:	00040000 	andeq	r0, r4, r0
  34:	00000000 	andeq	r0, r0, r0
  38:	08003e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, sp}
  3c:	00000090 	muleq	r0, r0, r0
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	3b1c0002 	blcc	70005c <__Stack_Size+0x6ffc5c>
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
  5c:	00000062 	andeq	r0, r0, r2, rrx
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	3df40002 	ldclcc	0, cr0, [r4, #8]!
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp, ip, sp}
  7c:	0000037c 	andeq	r0, r0, ip, ror r3
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	45280002 	strmi	r0, [r8, #-2]!
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	08004300 	stmdaeq	r0, {r8, r9, lr}
  9c:	00000480 	andeq	r0, r0, r0, lsl #9
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	4de30002 	stclmi	0, cr0, [r3, #8]!
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	08004780 	stmdaeq	r0, {r7, r8, r9, sl, lr}
  bc:	00000256 	andeq	r0, r0, r6, asr r2
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	552a0002 	strpl	r0, [sl, #-2]!
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	080049d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, lr}
  dc:	00000314 	andeq	r0, r0, r4, lsl r3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	5e920002 	cdppl	0, 9, cr0, cr2, cr2, {0}
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08004cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, lr}
  fc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	61580002 	cmpvs	r8, r2
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08004db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, lr}
 11c:	0000033c 	andeq	r0, r0, ip, lsr r3
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	69c90002 	stmibvs	r9, {r1}^
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	080050f0 	stmdaeq	r0, {r4, r5, r6, r7, ip, lr}
 13c:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	6bd40002 	blvs	ff50015c <SCS_BASE+0x1f4f215c>
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	0800517c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, lr}
 15c:	00000a44 	andeq	r0, r0, r4, asr #20
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	8b160002 	blhi	58017c <__Stack_Size+0x57fd7c>
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08005bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp, ip, lr}
 17c:	00000342 	andeq	r0, r0, r2, asr #6
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	95420002 	strbls	r0, [r2, #-2]
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08005f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, ip, lr}
 19c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	95a70002 	strls	r0, [r7, #2]!
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08005f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}
 1bc:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00003594 	muleq	r0, r4, r5
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000862 	andeq	r0, r0, r2, ror #16
      10:	0003e801 	andeq	lr, r3, r1, lsl #16
      14:	0000fa00 	andeq	pc, r0, r0, lsl #20
      18:	00004800 	andeq	r4, r0, r0, lsl #16
	...
      24:	33730200 	cmncc	r3, #0, 4
      28:	17020032 	smladxne	r2, r2, r0, r0
      2c:	00000030 	andeq	r0, r0, r0, lsr r0
      30:	e2050403 	and	r0, r5, #50331648	; 0x3000000
      34:	03000009 	movweq	r0, #9
      38:	09a60502 	stmibeq	r6!, {r1, r8, sl}
      3c:	01030000 	mrseq	r0, (UNDEF: 3)
      40:	000b7706 	andeq	r7, fp, r6, lsl #14
      44:	33750200 	cmncc	r5, #0, 4
      48:	27020032 	smladxcs	r2, r2, r0, r0
      4c:	00000050 	andeq	r0, r0, r0, asr r0
      50:	19070403 	stmdbne	r7, {r0, r1, sl}
      54:	0200000b 	andeq	r0, r0, #11
      58:	00363175 	eorseq	r3, r6, r5, ror r1
      5c:	00622802 	rsbeq	r2, r2, r2, lsl #16
      60:	02030000 	andeq	r0, r3, #0
      64:	000d3e07 	andeq	r3, sp, r7, lsl #28
      68:	38750200 	ldmdacc	r5!, {r9}^
      6c:	73290200 			; <UNDEFINED> instruction: 0x73290200
      70:	03000000 	movweq	r0, #0
      74:	0b750801 	bleq	1d42080 <__Stack_Size+0x1d41c80>
      78:	ec040000 	stc	0, cr0, [r4], {-0}
      7c:	02000004 	andeq	r0, r0, #4
      80:	0000852f 	andeq	r8, r0, pc, lsr #10
      84:	00500500 	subseq	r0, r0, r0, lsl #10
      88:	47040000 	strmi	r0, [r4, -r0]
      8c:	02000003 	andeq	r0, r0, #3
      90:	00009530 	andeq	r9, r0, r0, lsr r5
      94:	00620500 	rsbeq	r0, r2, r0, lsl #10
      98:	01060000 	mrseq	r0, (UNDEF: 6)
      9c:	00af3902 	adceq	r3, pc, r2, lsl #18
      a0:	92070000 	andls	r0, r7, #0
      a4:	00000019 	andeq	r0, r0, r9, lsl r0
      a8:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      ac:	04000100 	streq	r0, [r0], #-256	; 0x100
      b0:	00000905 	andeq	r0, r0, r5, lsl #18
      b4:	009a3902 	addseq	r3, sl, r2, lsl #18
      b8:	1a040000 	bne	1000c0 <__Stack_Size+0xffcc0>
      bc:	02000021 	andeq	r0, r0, #33	; 0x21
      c0:	00009a39 	andeq	r9, r0, r9, lsr sl
      c4:	02010600 	andeq	r0, r1, #0, 12
      c8:	0000da3b 	andeq	sp, r0, fp, lsr sl
      cc:	05f10700 	ldrbeq	r0, [r1, #1792]!	; 0x700
      d0:	07000000 	streq	r0, [r0, -r0]
      d4:	00000af2 	strdeq	r0, [r0], -r2
      d8:	14040001 	strne	r0, [r4], #-1
      dc:	02000001 	andeq	r0, r0, #1
      e0:	0000c53b 	andeq	ip, r0, fp, lsr r5
      e4:	02010600 	andeq	r0, r1, #0, 12
      e8:	0000fa3e 	andeq	pc, r0, lr, lsr sl	; <UNPREDICTABLE>
      ec:	00110700 	andseq	r0, r1, r0, lsl #14
      f0:	07000000 	streq	r0, [r0, -r0]
      f4:	000005d6 	ldrdeq	r0, [r0], -r6
      f8:	4c040001 	stcmi	0, cr0, [r4], {1}
      fc:	02000001 	andeq	r0, r0, #1
     100:	0000e53e 	andeq	lr, r0, lr, lsr r5
     104:	07040300 	streq	r0, [r4, -r0, lsl #6]
     108:	00000b10 	andeq	r0, r0, r0, lsl fp
     10c:	4e031c09 	cdpmi	12, 0, cr1, cr3, cr9, {0}
     110:	00017101 	andeq	r7, r1, r1, lsl #2
     114:	52430a00 	subpl	r0, r3, #0, 20
     118:	5003004c 	andpl	r0, r3, ip, asr #32
     11c:	00007a01 	andeq	r7, r0, r1, lsl #20
     120:	430a0000 	movwmi	r0, #40960	; 0xa000
     124:	03004852 	movweq	r4, #2130	; 0x852
     128:	007a0151 	rsbseq	r0, sl, r1, asr r1
     12c:	0a040000 	beq	100134 <__Stack_Size+0xffd34>
     130:	00524449 	subseq	r4, r2, r9, asr #8
     134:	7a015203 	bvc	54948 <__Stack_Size+0x54548>
     138:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     13c:	52444f0a 	subpl	r4, r4, #10, 30	; 0x28
     140:	01530300 	cmpeq	r3, r0, lsl #6
     144:	0000007a 	andeq	r0, r0, sl, ror r0
     148:	00760b0c 	rsbseq	r0, r6, ip, lsl #22
     14c:	54030000 	strpl	r0, [r3], #-0
     150:	00007a01 	andeq	r7, r0, r1, lsl #20
     154:	420a1000 	andmi	r1, sl, #0
     158:	03005252 	movweq	r5, #594	; 0x252
     15c:	007a0155 	rsbseq	r0, sl, r5, asr r1
     160:	0b140000 	bleq	500168 <__Stack_Size+0x4ffd68>
     164:	00000e34 	andeq	r0, r0, r4, lsr lr
     168:	7a015603 	bvc	5597c <__Stack_Size+0x5557c>
     16c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     170:	0a960c00 	beq	fe583178 <SCS_BASE+0x1e575178>
     174:	57030000 	strpl	r0, [r3, -r0]
     178:	00010c01 	andeq	r0, r1, r1, lsl #24
     17c:	03500900 	cmpeq	r0, #0, 18
     180:	038e020b 	orreq	r0, lr, #-1342177280	; 0xb0000000
     184:	430a0000 	movwmi	r0, #40960	; 0xa000
     188:	03003152 	movweq	r3, #338	; 0x152
     18c:	008a020d 	addeq	r0, sl, sp, lsl #4
     190:	0b000000 	bleq	198 <_Minimum_Stack_Size+0x98>
     194:	00000960 	andeq	r0, r0, r0, ror #18
     198:	57020e03 	strpl	r0, [r2, -r3, lsl #28]
     19c:	02000000 	andeq	r0, r0, #0
     1a0:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
     1a4:	020f0300 	andeq	r0, pc, #0, 6
     1a8:	0000008a 	andeq	r0, r0, sl, lsl #1
     1ac:	096a0b04 	stmdbeq	sl!, {r2, r8, r9, fp}^
     1b0:	10030000 	andne	r0, r3, r0
     1b4:	00005702 	andeq	r5, r0, r2, lsl #14
     1b8:	9b0b0600 	blls	2c19c0 <__Stack_Size+0x2c15c0>
     1bc:	03000006 	movweq	r0, #6
     1c0:	008a0211 	addeq	r0, sl, r1, lsl r2
     1c4:	0b080000 	bleq	2001cc <__Stack_Size+0x1ffdcc>
     1c8:	00000974 	andeq	r0, r0, r4, ror r9
     1cc:	57021203 	strpl	r1, [r2, -r3, lsl #4]
     1d0:	0a000000 	beq	1d8 <_Minimum_Stack_Size+0xd8>
     1d4:	00051b0b 	andeq	r1, r5, fp, lsl #22
     1d8:	02130300 	andseq	r0, r3, #0, 6
     1dc:	0000008a 	andeq	r0, r0, sl, lsl #1
     1e0:	097e0b0c 	ldmdbeq	lr!, {r2, r3, r8, r9, fp}^
     1e4:	14030000 	strne	r0, [r3], #-0
     1e8:	00005702 	andeq	r5, r0, r2, lsl #14
     1ec:	530a0e00 	movwpl	r0, #44544	; 0xae00
     1f0:	15030052 	strne	r0, [r3, #-82]	; 0x52
     1f4:	00008a02 	andeq	r8, r0, r2, lsl #20
     1f8:	880b1000 	stmdahi	fp, {ip}
     1fc:	03000009 	movweq	r0, #9
     200:	00570216 	subseq	r0, r7, r6, lsl r2
     204:	0a120000 	beq	48020c <__Stack_Size+0x47fe0c>
     208:	00524745 	subseq	r4, r2, r5, asr #14
     20c:	8a021703 	bhi	85e20 <__Stack_Size+0x85a20>
     210:	14000000 	strne	r0, [r0], #-0
     214:	0009920b 	andeq	r9, r9, fp, lsl #4
     218:	02180300 	andseq	r0, r8, #0, 6
     21c:	00000057 	andeq	r0, r0, r7, asr r0
     220:	039f0b16 	orrseq	r0, pc, #22528	; 0x5800
     224:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
     228:	00008a02 	andeq	r8, r0, r2, lsl #20
     22c:	9c0b1800 	stcls	8, cr1, [fp], {-0}
     230:	03000009 	movweq	r0, #9
     234:	0057021a 	subseq	r0, r7, sl, lsl r2
     238:	0b1a0000 	bleq	680240 <__Stack_Size+0x67fe40>
     23c:	000003a5 	andeq	r0, r0, r5, lsr #7
     240:	8a021b03 	bhi	86e54 <__Stack_Size+0x86a54>
     244:	1c000000 	stcne	0, cr0, [r0], {-0}
     248:	000df00b 	andeq	pc, sp, fp
     24c:	021c0300 	andseq	r0, ip, #0, 6
     250:	00000057 	andeq	r0, r0, r7, asr r0
     254:	05bc0b1e 	ldreq	r0, [ip, #2846]!	; 0xb1e
     258:	1d030000 	stcne	0, cr0, [r3, #-0]
     25c:	00008a02 	andeq	r8, r0, r2, lsl #20
     260:	b00b2000 	andlt	r2, fp, r0
     264:	03000009 	movweq	r0, #9
     268:	0057021e 	subseq	r0, r7, lr, lsl r2
     26c:	0a220000 	beq	880274 <__Stack_Size+0x87fe74>
     270:	00544e43 	subseq	r4, r4, r3, asr #28
     274:	8a021f03 	bhi	87e88 <__Stack_Size+0x87a88>
     278:	24000000 	strcs	r0, [r0], #-0
     27c:	0009ba0b 	andeq	fp, r9, fp, lsl #20
     280:	02200300 	eoreq	r0, r0, #0, 6
     284:	00000057 	andeq	r0, r0, r7, asr r0
     288:	53500a26 	cmppl	r0, #155648	; 0x26000
     28c:	21030043 	tstcs	r3, r3, asr #32
     290:	00008a02 	andeq	r8, r0, r2, lsl #20
     294:	f60b2800 			; <UNDEFINED> instruction: 0xf60b2800
     298:	0300000b 	movweq	r0, #11
     29c:	00570222 	subseq	r0, r7, r2, lsr #4
     2a0:	0a2a0000 	beq	a802a8 <__Stack_Size+0xa7fea8>
     2a4:	00525241 	subseq	r5, r2, r1, asr #4
     2a8:	8a022303 	bhi	88ebc <__Stack_Size+0x88abc>
     2ac:	2c000000 	stccs	0, cr0, [r0], {-0}
     2b0:	000c010b 	andeq	r0, ip, fp, lsl #2
     2b4:	02240300 	eoreq	r0, r4, #0, 6
     2b8:	00000057 	andeq	r0, r0, r7, asr r0
     2bc:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
     2c0:	25030052 	strcs	r0, [r3, #-82]	; 0x52
     2c4:	00008a02 	andeq	r8, r0, r2, lsl #20
     2c8:	0c0b3000 	stceq	0, cr3, [fp], {-0}
     2cc:	0300000c 	movweq	r0, #12
     2d0:	00570226 	subseq	r0, r7, r6, lsr #4
     2d4:	0b320000 	bleq	c802dc <__Stack_Size+0xc7fedc>
     2d8:	0000038b 	andeq	r0, r0, fp, lsl #7
     2dc:	8a022703 	bhi	89ef0 <__Stack_Size+0x89af0>
     2e0:	34000000 	strcc	r0, [r0], #-0
     2e4:	000c170b 	andeq	r1, ip, fp, lsl #14
     2e8:	02280300 	eoreq	r0, r8, #0, 6
     2ec:	00000057 	andeq	r0, r0, r7, asr r0
     2f0:	03900b36 	orrseq	r0, r0, #55296	; 0xd800
     2f4:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
     2f8:	00008a02 	andeq	r8, r0, r2, lsl #20
     2fc:	220b3800 	andcs	r3, fp, #0, 16
     300:	0300000c 	movweq	r0, #12
     304:	0057022a 	subseq	r0, r7, sl, lsr #4
     308:	0b3a0000 	bleq	e80310 <__Stack_Size+0xe7ff10>
     30c:	00000395 	muleq	r0, r5, r3
     310:	8a022b03 	bhi	8af24 <__Stack_Size+0x8ab24>
     314:	3c000000 	stccc	0, cr0, [r0], {-0}
     318:	000c2d0b 	andeq	r2, ip, fp, lsl #26
     31c:	022c0300 	eoreq	r0, ip, #0, 6
     320:	00000057 	andeq	r0, r0, r7, asr r0
     324:	039a0b3e 	orrseq	r0, sl, #63488	; 0xf800
     328:	2d030000 	stccs	0, cr0, [r3, #-0]
     32c:	00008a02 	andeq	r8, r0, r2, lsl #20
     330:	380b4000 	stmdacc	fp, {lr}
     334:	0300000c 	movweq	r0, #12
     338:	0057022e 	subseq	r0, r7, lr, lsr #4
     33c:	0b420000 	bleq	1080344 <__Stack_Size+0x107ff44>
     340:	0000033c 	andeq	r0, r0, ip, lsr r3
     344:	8a022f03 	bhi	8bf58 <__Stack_Size+0x8bb58>
     348:	44000000 	strmi	r0, [r0], #-0
     34c:	000c430b 	andeq	r4, ip, fp, lsl #6
     350:	02300300 	eorseq	r0, r0, #0, 6
     354:	00000057 	andeq	r0, r0, r7, asr r0
     358:	43440a46 	movtmi	r0, #19014	; 0x4a46
     35c:	31030052 	qaddcc	r0, r2, r3
     360:	00008a02 	andeq	r8, r0, r2, lsl #20
     364:	4e0b4800 	cdpmi	8, 0, cr4, cr11, cr0, {0}
     368:	0300000c 	movweq	r0, #12
     36c:	00570232 	subseq	r0, r7, r2, lsr r2
     370:	0b4a0000 	bleq	1280378 <__Stack_Size+0x127ff78>
     374:	000009eb 	andeq	r0, r0, fp, ror #19
     378:	8a023303 	bhi	8cf8c <__Stack_Size+0x8cb8c>
     37c:	4c000000 	stcmi	0, cr0, [r0], {-0}
     380:	000c590b 	andeq	r5, ip, fp, lsl #18
     384:	02340300 	eorseq	r0, r4, #0, 6
     388:	00000057 	andeq	r0, r0, r7, asr r0
     38c:	d30c004e 	movwle	r0, #49230	; 0xc04e
     390:	03000002 	movweq	r0, #2
     394:	017d0235 	cmneq	sp, r5, lsr r2
     398:	1c090000 	stcne	0, cr0, [r9], {-0}
     39c:	58023803 	stmdapl	r2, {r0, r1, fp, ip, sp}
     3a0:	0a000004 	beq	3b8 <_Minimum_Stack_Size+0x2b8>
     3a4:	03005253 	movweq	r5, #595	; 0x253
     3a8:	008a023a 	addeq	r0, sl, sl, lsr r2
     3ac:	0b000000 	bleq	3b4 <_Minimum_Stack_Size+0x2b4>
     3b0:	00000960 	andeq	r0, r0, r0, ror #18
     3b4:	57023b03 	strpl	r3, [r2, -r3, lsl #22]
     3b8:	02000000 	andeq	r0, r0, #0
     3bc:	0052440a 	subseq	r4, r2, sl, lsl #8
     3c0:	8a023c03 	bhi	8f3d4 <__Stack_Size+0x8efd4>
     3c4:	04000000 	streq	r0, [r0], #-0
     3c8:	00096a0b 	andeq	r6, r9, fp, lsl #20
     3cc:	023d0300 	eorseq	r0, sp, #0, 6
     3d0:	00000057 	andeq	r0, r0, r7, asr r0
     3d4:	52420a06 	subpl	r0, r2, #24576	; 0x6000
     3d8:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
     3dc:	00008a02 	andeq	r8, r0, r2, lsl #20
     3e0:	740b0800 	strvc	r0, [fp], #-2048	; 0x800
     3e4:	03000009 	movweq	r0, #9
     3e8:	0057023f 	subseq	r0, r7, pc, lsr r2
     3ec:	0a0a0000 	beq	2803f4 <__Stack_Size+0x27fff4>
     3f0:	00315243 	eorseq	r5, r1, r3, asr #4
     3f4:	8a024003 	bhi	90408 <__Stack_Size+0x90008>
     3f8:	0c000000 	stceq	0, cr0, [r0], {-0}
     3fc:	00097e0b 	andeq	r7, r9, fp, lsl #28
     400:	02410300 	subeq	r0, r1, #0, 6
     404:	00000057 	andeq	r0, r0, r7, asr r0
     408:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
     40c:	42030032 	andmi	r0, r3, #50	; 0x32
     410:	00008a02 	andeq	r8, r0, r2, lsl #20
     414:	880b1000 	stmdahi	fp, {ip}
     418:	03000009 	movweq	r0, #9
     41c:	00570243 	subseq	r0, r7, r3, asr #4
     420:	0a120000 	beq	480428 <__Stack_Size+0x480028>
     424:	00335243 	eorseq	r5, r3, r3, asr #4
     428:	8a024403 	bhi	9143c <__Stack_Size+0x9103c>
     42c:	14000000 	strne	r0, [r0], #-0
     430:	0009920b 	andeq	r9, r9, fp, lsl #4
     434:	02450300 	subeq	r0, r5, #0, 6
     438:	00000057 	andeq	r0, r0, r7, asr r0
     43c:	02ae0b16 	adceq	r0, lr, #22528	; 0x5800
     440:	46030000 	strmi	r0, [r3], -r0
     444:	00008a02 	andeq	r8, r0, r2, lsl #20
     448:	9c0b1800 	stcls	8, cr1, [fp], {-0}
     44c:	03000009 	movweq	r0, #9
     450:	00570247 	subseq	r0, r7, r7, asr #4
     454:	001a0000 	andseq	r0, sl, r0
     458:	00053d0c 	andeq	r3, r5, ip, lsl #26
     45c:	02480300 	subeq	r0, r8, #0, 6
     460:	0000039a 	muleq	r0, sl, r3
     464:	23040106 	movwcs	r0, #16646	; 0x4106
     468:	0000047f 	andeq	r0, r0, pc, ror r4
     46c:	0003ab07 	andeq	sl, r3, r7, lsl #22
     470:	91070100 	mrsls	r0, (UNDEF: 23)
     474:	02000002 	andeq	r0, r0, #2
     478:	000b9e07 	andeq	r9, fp, r7, lsl #28
     47c:	04000300 	streq	r0, [r0], #-768	; 0x300
     480:	00000910 	andeq	r0, r0, r0, lsl r9
     484:	04642704 	strbteq	r2, [r4], #-1796	; 0x704
     488:	01060000 	mrseq	r0, (UNDEF: 6)
     48c:	04c42e04 	strbeq	r2, [r4], #3588	; 0xe04
     490:	2d070000 	stccs	0, cr0, [r7, #-0]
     494:	00000009 	andeq	r0, r0, r9
     498:	000dda07 	andeq	sp, sp, r7, lsl #20
     49c:	6e070400 	cfcpysvs	mvf0, mvf7
     4a0:	28000004 	stmdacs	r0, {r2}
     4a4:	00049007 	andeq	r9, r4, r7
     4a8:	0700c800 	streq	ip, [r0, -r0, lsl #16]
     4ac:	000004c4 	andeq	r0, r0, r4, asr #9
     4b0:	00000714 	andeq	r0, r0, r4, lsl r7
     4b4:	07100000 	ldreq	r0, [r0, -r0]
     4b8:	00000814 	andeq	r0, r0, r4, lsl r8
     4bc:	09d2071c 	ldmibeq	r2, {r2, r3, r4, r8, r9, sl}^
     4c0:	00180000 	andseq	r0, r8, r0
     4c4:	000ab204 	andeq	fp, sl, r4, lsl #4
     4c8:	8a360400 	bhi	d814d0 <__Stack_Size+0xd810d0>
     4cc:	0d000004 	stceq	0, cr0, [r0, #-16]
     4d0:	fc3e0404 	ldc2	4, cr0, [lr], #-16
     4d4:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     4d8:	000000d6 	ldrdeq	r0, [r0], -r6
     4dc:	00574004 	subseq	r4, r7, r4
     4e0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     4e4:	000009f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     4e8:	047f4104 	ldrbteq	r4, [pc], #-260	; 4f0 <__Stack_Size+0xf0>
     4ec:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
     4f0:	000000bd 	strheq	r0, [r0], -sp
     4f4:	04c44204 	strbeq	r4, [r4], #516	; 0x204
     4f8:	00030000 	andeq	r0, r3, r0
     4fc:	000b6404 	andeq	r6, fp, r4, lsl #8
     500:	cf430400 	svcgt	0x00430400
     504:	0d000004 	stceq	0, cr0, [r0, #-16]
     508:	401a0504 	andsmi	r0, sl, r4, lsl #10
     50c:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     510:	000007c2 	andeq	r0, r0, r2, asr #15
     514:	00691c05 	rsbeq	r1, r9, r5, lsl #24
     518:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     51c:	00000da9 	andeq	r0, r0, r9, lsr #27
     520:	00691d05 	rsbeq	r1, r9, r5, lsl #26
     524:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
     528:	00000c97 	muleq	r0, r7, ip
     52c:	00691e05 	rsbeq	r1, r9, r5, lsl #28
     530:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
     534:	00000508 	andeq	r0, r0, r8, lsl #10
     538:	00da1f05 	sbcseq	r1, sl, r5, lsl #30
     53c:	00030000 	andeq	r0, r3, r0
     540:	00035a04 	andeq	r5, r3, r4, lsl #20
     544:	07200500 	streq	r0, [r0, -r0, lsl #10]!
     548:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     54c:	901b060a 	andsls	r0, fp, sl, lsl #12
     550:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     554:	00000068 	andeq	r0, r0, r8, rrx
     558:	00571d06 	subseq	r1, r7, r6, lsl #26
     55c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     560:	00000645 	andeq	r0, r0, r5, asr #12
     564:	00571e06 	subseq	r1, r7, r6, lsl #28
     568:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
     56c:	000007d2 	ldrdeq	r0, [r0], -r2
     570:	00571f06 	subseq	r1, r7, r6, lsl #30
     574:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
     578:	00000308 	andeq	r0, r0, r8, lsl #6
     57c:	00572006 	subseq	r2, r7, r6
     580:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
     584:	0000056b 	andeq	r0, r0, fp, ror #10
     588:	00692106 	rsbeq	r2, r9, r6, lsl #2
     58c:	00080000 	andeq	r0, r8, r0
     590:	000ce704 	andeq	lr, ip, r4, lsl #14
     594:	4b220600 	blmi	881d9c <__Stack_Size+0x88199c>
     598:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     59c:	04250610 	strteq	r0, [r5], #-1552	; 0x610
     5a0:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
     5a4:	00000922 	andeq	r0, r0, r2, lsr #18
     5a8:	00572706 	subseq	r2, r7, r6, lsl #14
     5ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     5b0:	0000031a 	andeq	r0, r0, sl, lsl r3
     5b4:	00572806 	subseq	r2, r7, r6, lsl #16
     5b8:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
     5bc:	00000ac8 	andeq	r0, r0, r8, asr #21
     5c0:	00572906 	subseq	r2, r7, r6, lsl #18
     5c4:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
     5c8:	000002ef 	andeq	r0, r0, pc, ror #5
     5cc:	00572a06 	subseq	r2, r7, r6, lsl #20
     5d0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
     5d4:	000000c7 	andeq	r0, r0, r7, asr #1
     5d8:	00572b06 	subseq	r2, r7, r6, lsl #22
     5dc:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
     5e0:	00000588 	andeq	r0, r0, r8, lsl #11
     5e4:	00572c06 	subseq	r2, r7, r6, lsl #24
     5e8:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
     5ec:	00000212 	andeq	r0, r0, r2, lsl r2
     5f0:	00572d06 	subseq	r2, r7, r6, lsl #26
     5f4:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
     5f8:	00000740 	andeq	r0, r0, r0, asr #14
     5fc:	00572e06 	subseq	r2, r7, r6, lsl #28
     600:	000e0000 	andeq	r0, lr, r0
     604:	00009404 	andeq	r9, r0, r4, lsl #8
     608:	9b2f0600 	blls	bc1e10 <__Stack_Size+0xbc1a10>
     60c:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     610:	601a0710 	andsvs	r0, sl, r0, lsl r7
     614:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
     618:	000002f9 	strdeq	r0, [r0], -r9
     61c:	00451c07 	subeq	r1, r5, r7, lsl #24
     620:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     624:	00000199 	muleq	r0, r9, r1
     628:	00571d07 	subseq	r1, r7, r7, lsl #26
     62c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
     630:	000001e9 	andeq	r0, r0, r9, ror #3
     634:	00571e07 	subseq	r1, r7, r7, lsl #28
     638:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
     63c:	00000cb2 			; <UNDEFINED> instruction: 0x00000cb2
     640:	00571f07 	subseq	r1, r7, r7, lsl #30
     644:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
     648:	00000655 	andeq	r0, r0, r5, asr r6
     64c:	00572007 	subseq	r2, r7, r7
     650:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
     654:	000006ae 	andeq	r0, r0, lr, lsr #13
     658:	00572107 	subseq	r2, r7, r7, lsl #2
     65c:	000c0000 	andeq	r0, ip, r0
     660:	000c8504 	andeq	r8, ip, r4, lsl #10
     664:	0f220700 	svceq	0x00220700
     668:	0f000006 	svceq	0x00000006
     66c:	0000061f 	andeq	r0, r0, pc, lsl r6
     670:	01033701 	tsteq	r3, r1, lsl #14
     674:	00000691 	muleq	r0, r1, r6
     678:	000b2b10 	andeq	r2, fp, r0, lsl fp
     67c:	03370100 	teqeq	r7, #0, 2
     680:	00000691 	muleq	r0, r1, r6
     684:	00017610 	andeq	r7, r1, r0, lsl r6
     688:	03370100 	teqeq	r7, #0, 2
     68c:	00000698 	muleq	r0, r8, r6
     690:	05041100 	streq	r1, [r4, #-256]	; 0x100
     694:	00746e69 	rsbseq	r6, r4, r9, ror #28
     698:	00730412 	rsbseq	r0, r3, r2, lsl r4
     69c:	0a0f0000 	beq	3c06a4 <__Stack_Size+0x3c02a4>
     6a0:	01000007 	tsteq	r0, r7
     6a4:	d001032d 	andle	r0, r1, sp, lsr #6
     6a8:	10000006 	andne	r0, r0, r6
     6ac:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
     6b0:	d0032d01 	andle	r2, r3, r1, lsl #26
     6b4:	10000006 	andne	r0, r0, r6
     6b8:	00000234 	andeq	r0, r0, r4, lsr r2
     6bc:	91032d01 	tstls	r3, r1, lsl #26
     6c0:	10000006 	andne	r0, r0, r6
     6c4:	0000023f 	andeq	r0, r0, pc, lsr r2
     6c8:	91032d01 	tstls	r3, r1, lsl #26
     6cc:	00000006 	andeq	r0, r0, r6
     6d0:	06910412 			; <UNDEFINED> instruction: 0x06910412
     6d4:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     6d8:	01000007 	tsteq	r0, r7
     6dc:	31340359 	teqcc	r4, r9, asr r3
     6e0:	00840800 	addeq	r0, r4, r0, lsl #16
     6e4:	9c010000 	stcls	0, cr0, [r1], {-0}
     6e8:	0000082e 	andeq	r0, r0, lr, lsr #16
     6ec:	000e2314 	andeq	r2, lr, r4, lsl r3
     6f0:	035b0100 	cmpeq	fp, #0, 2
     6f4:	000000fa 	strdeq	r0, [r0], -sl
     6f8:	00000000 	andeq	r0, r0, r0
     6fc:	00313a15 	eorseq	r3, r1, r5, lsl sl
     700:	0030e908 	eorseq	lr, r0, r8, lsl #18
     704:	31421600 	cmpcc	r2, r0, lsl #12
     708:	30f00800 	rscscc	r0, r0, r0, lsl #16
     70c:	071a0000 	ldreq	r0, [sl, -r0]
     710:	01170000 	tsteq	r7, r0
     714:	3c400350 	mcrrcc	3, 5, r0, r0, cr0
     718:	46150024 	ldrmi	r0, [r5], -r4, lsr #32
     71c:	01080031 	tsteq	r8, r1, lsr r0
     720:	16000031 			; <UNDEFINED> instruction: 0x16000031
     724:	08003156 	stmdaeq	r0, {r1, r2, r4, r6, r8, ip, sp}
     728:	0000310c 	andeq	r3, r0, ip, lsl #2
     72c:	0000073d 	andeq	r0, r0, sp, lsr r7
     730:	01510117 	cmpeq	r1, r7, lsl r1
     734:	50011731 	andpl	r1, r1, r1, lsr r7
     738:	40080a03 	andmi	r0, r8, r3, lsl #20
     73c:	315e1600 	cmpcc	lr, r0, lsl #12
     740:	31230800 			; <UNDEFINED> instruction: 0x31230800
     744:	07590000 	ldrbeq	r0, [r9, -r0]
     748:	01170000 	tsteq	r7, r0
     74c:	17310151 			; <UNDEFINED> instruction: 0x17310151
     750:	0c055001 	stceq	0, cr5, [r5], {1}
     754:	00040001 	andeq	r0, r4, r1
     758:	31681800 	cmncc	r8, r0, lsl #16
     75c:	313a0800 	teqcc	sl, r0, lsl #16
     760:	076c0000 	strbeq	r0, [ip, -r0]!
     764:	01170000 	tsteq	r7, r0
     768:	00310150 	eorseq	r0, r1, r0, asr r1
     76c:	00316e16 	eorseq	r6, r1, r6, lsl lr
     770:	00314b08 	eorseq	r4, r1, r8, lsl #22
     774:	00077f00 	andeq	r7, r7, r0, lsl #30
     778:	50011700 	andpl	r1, r1, r0, lsl #14
     77c:	16004001 	strne	r4, [r0], -r1
     780:	08003174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, sp}
     784:	0000315c 	andeq	r3, r0, ip, asr r1
     788:	00000792 	muleq	r0, r2, r7
     78c:	01500117 	cmpeq	r0, r7, lsl r1
     790:	7a160032 	bvc	580860 <__Stack_Size+0x580460>
     794:	6d080031 	stcvs	0, cr0, [r8, #-196]	; 0xffffff3c
     798:	a5000031 	strge	r0, [r0, #-49]	; 0x31
     79c:	17000007 	strne	r0, [r0, -r7]
     7a0:	30015001 	andcc	r5, r1, r1
     7a4:	31801600 	orrcc	r1, r0, r0, lsl #12
     7a8:	317f0800 	cmncc	pc, r0, lsl #16
     7ac:	07b80000 	ldreq	r0, [r8, r0]!
     7b0:	01170000 	tsteq	r7, r0
     7b4:	00300150 	eorseq	r0, r0, r0, asr r1
     7b8:	00318816 	eorseq	r8, r1, r6, lsl r8
     7bc:	00319108 	eorseq	r9, r1, r8, lsl #2
     7c0:	0007cd00 	andeq	ip, r7, r0, lsl #26
     7c4:	50011700 	andpl	r1, r1, r0, lsl #14
     7c8:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
     7cc:	31941600 	orrscc	r1, r4, r0, lsl #12
     7d0:	31a30800 			; <UNDEFINED> instruction: 0x31a30800
     7d4:	07e90000 	strbeq	r0, [r9, r0]!
     7d8:	01170000 	tsteq	r7, r0
     7dc:	404c0351 	submi	r0, ip, r1, asr r3
     7e0:	50011724 	andpl	r1, r1, r4, lsr #14
     7e4:	243c4003 	ldrtcs	r4, [ip], #-3
     7e8:	319a1600 	orrscc	r1, sl, r0, lsl #12
     7ec:	31ba0800 			; <UNDEFINED> instruction: 0x31ba0800
     7f0:	07fd0000 	ldrbeq	r0, [sp, r0]!
     7f4:	01170000 	tsteq	r7, r0
     7f8:	00740250 	rsbseq	r0, r4, r0, asr r2
     7fc:	31a01600 	lslcc	r1, r0, #12
     800:	31cc0800 	biccc	r0, ip, r0, lsl #16
     804:	08110000 	ldmdaeq	r1, {}	; <UNPREDICTABLE>
     808:	01170000 	tsteq	r7, r0
     80c:	39080250 	stmdbcc	r8, {r4, r6, r9}
     810:	31aa1600 			; <UNDEFINED> instruction: 0x31aa1600
     814:	31e20800 	mvncc	r0, r0, lsl #16
     818:	08240000 	stmdaeq	r4!, {}	; <UNPREDICTABLE>
     81c:	01170000 	tsteq	r7, r0
     820:	00320150 	eorseq	r0, r2, r0, asr r1
     824:	0031ae15 	eorseq	sl, r1, r5, lsl lr
     828:	0031f408 	eorseq	pc, r1, r8, lsl #8
     82c:	e3130000 	tst	r3, #0
     830:	0100000b 	tsteq	r0, fp
     834:	31b8039c 			; <UNDEFINED> instruction: 0x31b8039c
     838:	004e0800 	subeq	r0, lr, r0, lsl #16
     83c:	9c010000 	stcls	0, cr0, [r1], {-0}
     840:	000008a9 	andeq	r0, r0, r9, lsr #17
     844:	0005de19 	andeq	sp, r5, r9, lsl lr
     848:	039e0100 	orrseq	r0, lr, #0, 2
     84c:	00000540 	andeq	r0, r0, r0, asr #10
     850:	166c9102 	strbtne	r9, [ip], -r2, lsl #2
     854:	080031c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, ip, sp}
     858:	00003200 	andeq	r3, r0, r0, lsl #4
     85c:	0000086f 	andeq	r0, r0, pc, ror #16
     860:	03510117 	cmpeq	r1, #-1073741819	; 0xc0000005
     864:	1730000a 	ldrne	r0, [r0, -sl]!
     868:	40035001 	andmi	r5, r3, r1
     86c:	16002447 	strne	r2, [r0], -r7, asr #8
     870:	080031ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, ip, sp}
     874:	00003217 	andeq	r3, r0, r7, lsl r2
     878:	00000884 	andeq	r0, r0, r4, lsl #17
     87c:	03500117 	cmpeq	r0, #-1073741819	; 0xc0000005
     880:	0005000a 	andeq	r0, r5, sl
     884:	0031ea16 	eorseq	lr, r1, r6, lsl sl
     888:	00322808 	eorseq	r2, r2, r8, lsl #16
     88c:	00089800 	andeq	r9, r8, r0, lsl #16
     890:	50011700 	andpl	r1, r1, r0, lsl #14
     894:	006c9102 	rsbeq	r9, ip, r2, lsl #2
     898:	0032021a 	eorseq	r0, r2, sl, lsl r2
     89c:	00322808 	eorseq	r2, r2, r8, lsl #16
     8a0:	50011700 	andpl	r1, r1, r0, lsl #14
     8a4:	006c9102 	rsbeq	r9, ip, r2, lsl #2
     8a8:	0c641300 	stcleq	3, cr1, [r4], #-0
     8ac:	c1010000 	mrsgt	r0, (UNDEF: 1)
     8b0:	00320603 	eorseq	r0, r2, r3, lsl #12
     8b4:	00008608 	andeq	r8, r0, r8, lsl #12
     8b8:	a29c0100 	addsge	r0, ip, #0, 2
     8bc:	19000009 	stmdbne	r0, {r0, r3}
     8c0:	00000772 	andeq	r0, r0, r2, ror r7
     8c4:	fc03c301 	stc2	3, cr12, [r3], {1}
     8c8:	02000004 	andeq	r0, r0, #4
     8cc:	10166491 	mulsne	r6, r1, r4
     8d0:	40080032 	andmi	r0, r8, r2, lsr r0
     8d4:	e2000032 	and	r0, r0, #50	; 0x32
     8d8:	17000008 	strne	r0, [r0, -r8]
     8dc:	91025001 	tstls	r2, r1
     8e0:	2c160064 	ldccs	0, cr0, [r6], {100}	; 0x64
     8e4:	57080032 	smladxpl	r8, r2, r0, r0
     8e8:	fc000032 	stc2	0, cr0, [r0], {50}	; 0x32
     8ec:	17000008 	strne	r0, [r0, -r8]
     8f0:	91025101 	tstls	r2, r1, lsl #2
     8f4:	50011764 	andpl	r1, r1, r4, ror #14
     8f8:	00007402 	andeq	r7, r0, r2, lsl #8
     8fc:	00324216 	eorseq	r4, r2, r6, lsl r2
     900:	00325708 	eorseq	r5, r2, r8, lsl #14
     904:	00091c00 	andeq	r1, r9, r0, lsl #24
     908:	51011700 	tstpl	r1, r0, lsl #14
     90c:	76009108 	strvc	r9, [r0], -r8, lsl #2
     910:	20082200 	andcs	r2, r8, r0, lsl #4
     914:	5001171c 	andpl	r1, r1, ip, lsl r7
     918:	00007402 	andeq	r7, r0, r2, lsl #8
     91c:	00325e16 	eorseq	r5, r2, r6, lsl lr
     920:	00325708 	eorseq	r5, r2, r8, lsl #14
     924:	00093c00 	andeq	r3, r9, r0, lsl #24
     928:	51011700 	tstpl	r1, r0, lsl #14
     92c:	76009108 	strvc	r9, [r0], -r8, lsl #2
     930:	20082200 	andcs	r2, r8, r0, lsl #4
     934:	5001171c 	andpl	r1, r1, ip, lsl r7
     938:	00007402 	andeq	r7, r0, r2, lsl #8
     93c:	00326616 	eorseq	r6, r2, r6, lsl r6
     940:	00327308 	eorseq	r7, r2, r8, lsl #6
     944:	00095500 	andeq	r5, r9, r0, lsl #10
     948:	51011700 	tstpl	r1, r0, lsl #14
     94c:	01173101 	tsteq	r7, r1, lsl #2
     950:	00760250 	rsbseq	r0, r6, r0, asr r2
     954:	326e1600 	rsbcc	r1, lr, #0, 12
     958:	32730800 	rsbscc	r0, r3, #0, 16
     95c:	09710000 	ldmdbeq	r1!, {}^	; <UNPREDICTABLE>
     960:	01170000 	tsteq	r7, r0
     964:	17310151 			; <UNDEFINED> instruction: 0x17310151
     968:	0c055001 	stceq	0, cr5, [r5], {1}
     96c:	00300400 	eorseq	r0, r0, r0, lsl #8
     970:	32761600 	rsbscc	r1, r6, #0, 12
     974:	32890800 	addcc	r0, r9, #0, 16
     978:	098b0000 	stmibeq	fp, {}	; <UNPREDICTABLE>
     97c:	01170000 	tsteq	r7, r0
     980:	00750251 	rsbseq	r0, r5, r1, asr r2
     984:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     988:	1a000074 	bne	b60 <__Stack_Size+0x760>
     98c:	0800327e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, ip, sp}
     990:	0000329f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     994:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     998:	01172008 	tsteq	r7, r8
     99c:	00740250 	rsbseq	r0, r4, r0, asr r2
     9a0:	20130000 	andscs	r0, r3, r0
     9a4:	0100000a 	tsteq	r0, sl
     9a8:	328c0410 	addcc	r0, ip, #16, 8	; 0x10000000
     9ac:	000c0800 	andeq	r0, ip, r0, lsl #16
     9b0:	9c010000 	stcls	0, cr0, [r1], {-0}
     9b4:	000009d1 	ldrdeq	r0, [r0], -r1
     9b8:	0032941b 	eorseq	r9, r2, fp, lsl r4
     9bc:	0032b508 	eorseq	fp, r2, r8, lsl #10
     9c0:	51011700 	tstpl	r1, r0, lsl #14
     9c4:	01173001 	tsteq	r7, r1
     9c8:	000c0550 	andeq	r0, ip, r0, asr r5
     9cc:	00400138 	subeq	r0, r0, r8, lsr r1
     9d0:	00851c00 	addeq	r1, r5, r0, lsl #24
     9d4:	15010000 	strne	r0, [r1, #-0]
     9d8:	00329804 	eorseq	r9, r2, r4, lsl #16
     9dc:	00001008 	andeq	r1, r0, r8
     9e0:	1d9c0100 	ldfnes	f0, [ip]
     9e4:	00000610 	andeq	r0, r0, r0, lsl r6
     9e8:	69041a01 	stmdbvs	r4, {r0, r9, fp, ip}
     9ec:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     9f0:	14080032 	strne	r0, [r8], #-50	; 0x32
     9f4:	01000000 	mrseq	r0, (UNDEF: 0)
     9f8:	04b8139c 	ldrteq	r1, [r8], #924	; 0x39c
     9fc:	22010000 	andcs	r0, r1, #0
     a00:	0032bc04 	eorseq	fp, r2, r4, lsl #24
     a04:	00004408 	andeq	r4, r0, r8, lsl #8
     a08:	c89c0100 	ldmgt	ip, {r8}
     a0c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
     a10:	0000016d 	andeq	r0, r0, sp, ror #2
     a14:	69042201 	stmdbvs	r4, {r0, r9, sp}
     a18:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     a1c:	16000000 	strne	r0, [r0], -r0
     a20:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     a24:	00003289 	andeq	r3, r0, r9, lsl #5
     a28:	00000a3c 	andeq	r0, r0, ip, lsr sl
     a2c:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     a30:	01172008 	tsteq	r7, r8
     a34:	000c0550 	andeq	r0, ip, r0, asr r5
     a38:	0040010c 	subeq	r0, r0, ip, lsl #2
     a3c:	0032d016 	eorseq	sp, r2, r6, lsl r0
     a40:	00329f08 	eorseq	r9, r2, r8, lsl #30
     a44:	000a5800 	andeq	r5, sl, r0, lsl #16
     a48:	51011700 	tstpl	r1, r0, lsl #14
     a4c:	01174001 	tsteq	r7, r1
     a50:	000c0550 	andeq	r0, ip, r0, asr r5
     a54:	0040010c 	subeq	r0, r0, ip, lsl #2
     a58:	0032d816 	eorseq	sp, r2, r6, lsl r8
     a5c:	0032d108 	eorseq	sp, r2, r8, lsl #2
     a60:	000a7500 	andeq	r7, sl, r0, lsl #10
     a64:	51011700 	tstpl	r1, r0, lsl #14
     a68:	17007402 	strne	r7, [r0, -r2, lsl #8]
     a6c:	0c055001 	stceq	0, cr5, [r5], {1}
     a70:	40013800 	andmi	r3, r1, r0, lsl #16
     a74:	32e01600 	rsccc	r1, r0, #0, 12
     a78:	32e70800 	rsccc	r0, r7, #0, 16
     a7c:	0a920000 	beq	fe480a84 <SCS_BASE+0x1e472a84>
     a80:	01170000 	tsteq	r7, r0
     a84:	40080251 	andmi	r0, r8, r1, asr r2
     a88:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
     a8c:	0138000c 	teqeq	r8, ip
     a90:	ec160040 	ldc	0, cr0, [r6], {64}	; 0x40
     a94:	89080032 	stmdbhi	r8, {r1, r4, r5}
     a98:	ae000032 	mcrge	0, 0, r0, cr0, cr2, {1}
     a9c:	1700000a 	strne	r0, [r0, -sl]
     aa0:	40015101 	andmi	r5, r1, r1, lsl #2
     aa4:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
     aa8:	010c000c 	tsteq	ip, ip
     aac:	f81b0040 			; <UNDEFINED> instruction: 0xf81b0040
     ab0:	9f080032 	svcls	0x00080032
     ab4:	17000032 	smladxne	r0, r2, r0, r0
     ab8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     abc:	50011720 	andpl	r1, r1, r0, lsr #14
     ac0:	0c000c05 	stceq	12, cr0, [r0], {5}
     ac4:	00004001 	andeq	r4, r0, r1
     ac8:	000a141f 	andeq	r1, sl, pc, lsl r4
     acc:	042e0100 	strteq	r0, [lr], #-256	; 0x100
     ad0:	00000069 	andeq	r0, r0, r9, rrx
     ad4:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
     ad8:	00000020 	andeq	r0, r0, r0, lsr #32
     adc:	0af19c01 	beq	ffc67ae8 <SCS_BASE+0x1fc59ae8>
     ae0:	bc190000 	ldclt	0, cr0, [r9], {-0}
     ae4:	01000007 	tsteq	r0, r7
     ae8:	00690430 	rsbeq	r0, r9, r0, lsr r4
     aec:	50010000 	andpl	r0, r1, r0
     af0:	03bc1300 			; <UNDEFINED> instruction: 0x03bc1300
     af4:	94010000 	strls	r0, [r1], #-0
     af8:	00332004 	eorseq	r2, r3, r4
     afc:	00001c08 	andeq	r1, r0, r8, lsl #24
     b00:	489c0100 	ldmmi	ip, {r8}
     b04:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
     b08:	0000016d 	andeq	r0, r0, sp, ror #2
     b0c:	69049401 	stmdbvs	r4, {r0, sl, ip, pc}
     b10:	3f000000 	svccc	0x00000000
     b14:	16000000 	strne	r0, [r0], -r0
     b18:	0800332a 	stmdaeq	r0, {r1, r3, r5, r8, r9, ip, sp}
     b1c:	000032d1 	ldrdeq	r3, [r0], -r1
     b20:	00000b2e 	andeq	r0, r0, lr, lsr #22
     b24:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
     b28:	0048000c 	subeq	r0, r8, ip
     b2c:	321a0040 	andscc	r0, sl, #64	; 0x40
     b30:	e7080033 	smladx	r8, r3, r0, r0
     b34:	17000032 	smladxne	r0, r2, r0, r0
     b38:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     b3c:	50011740 	andpl	r1, r1, r0, asr #14
     b40:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
     b44:	00004000 	andeq	r4, r0, r0
     b48:	0002b313 	andeq	fp, r2, r3, lsl r3
     b4c:	047a0100 	ldrbteq	r0, [sl], #-256	; 0x100
     b50:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     b54:	00000012 	andeq	r0, r0, r2, lsl r0
     b58:	0b789c01 	bleq	1e27b64 <__Stack_Size+0x1e27764>
     b5c:	411e0000 	tstmi	lr, r0
     b60:	01000003 	tsteq	r0, r3
     b64:	0b78047a 	bleq	1e01d54 <__Stack_Size+0x1e01954>
     b68:	00600000 	rsbeq	r0, r0, r0
     b6c:	4a150000 	bmi	540b74 <__Stack_Size+0x540774>
     b70:	f1080033 			; <UNDEFINED> instruction: 0xf1080033
     b74:	0000000a 	andeq	r0, r0, sl
     b78:	00690412 	rsbeq	r0, r9, r2, lsl r4
     b7c:	0c200000 	stceq	0, cr0, [r0], #-0
     b80:	01000004 	tsteq	r0, r4
     b84:	00334e9b 	mlaseq	r3, fp, lr, r4
     b88:	00002e08 	andeq	r2, r0, r8, lsl #28
     b8c:	0e9c0100 	fmleqe	f0, f4, f0
     b90:	2100000c 	tstcs	r0, ip
     b94:	01006469 	tsteq	r0, r9, ror #8
     b98:	0000739b 	muleq	r0, fp, r3
     b9c:	0000a300 	andeq	sl, r0, r0, lsl #6
     ba0:	07b52200 	ldreq	r2, [r5, r0, lsl #4]!
     ba4:	9d010000 	stcls	0, cr0, [r1, #-0]
     ba8:	00000691 	muleq	r0, r1, r6
     bac:	00335a16 	eorseq	r5, r3, r6, lsl sl
     bb0:	00330108 	eorseq	r0, r3, r8, lsl #2
     bb4:	000bca00 	andeq	ip, fp, r0, lsl #20
     bb8:	52011700 	andpl	r1, r1, #0, 14
     bbc:	01173001 	tsteq	r7, r1
     bc0:	17360151 			; <UNDEFINED> instruction: 0x17360151
     bc4:	74025001 	strvc	r5, [r2], #-1
     bc8:	5e150000 	cdppl	0, 1, cr0, cr5, cr0, {0}
     bcc:	1c080033 	stcne	0, cr0, [r8], {51}	; 0x33
     bd0:	16000033 			; <UNDEFINED> instruction: 0x16000033
     bd4:	08003368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip, sp}
     bd8:	00003301 	andeq	r3, r0, r1, lsl #6
     bdc:	00000bf1 	strdeq	r0, [r0], -r1
     be0:	01520117 	cmpeq	r2, r7, lsl r1
     be4:	51011730 	tstpl	r1, r0, lsr r7
     be8:	01173801 	tsteq	r7, r1, lsl #16
     bec:	00740250 	rsbseq	r0, r4, r0, asr r2
     bf0:	336c1500 	cmncc	ip, #0, 10
     bf4:	331c0800 	tstcc	ip, #0, 16
     bf8:	761b0000 	ldrvc	r0, [fp], -r0
     bfc:	48080033 	stmdami	r8, {r0, r1, r4, r5}
     c00:	1700000b 	strne	r0, [r0, -fp]
     c04:	03055001 	movweq	r5, #20481	; 0x5001
     c08:	0800616c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sp, lr}
     c0c:	93200000 	nopls	{0}	; <UNPREDICTABLE>
     c10:	0100000b 	tsteq	r0, fp
     c14:	00337ca6 	eorseq	r7, r3, r6, lsr #25
     c18:	00003008 	andeq	r3, r0, r8
     c1c:	a09c0100 	addsge	r0, ip, r0, lsl #2
     c20:	2100000c 	tstcs	r0, ip
     c24:	01006469 	tsteq	r0, r9, ror #8
     c28:	000073a6 	andeq	r7, r0, r6, lsr #7
     c2c:	0000c400 	andeq	ip, r0, r0, lsl #8
     c30:	07b52200 	ldreq	r2, [r5, r0, lsl #4]!
     c34:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
     c38:	00000691 	muleq	r0, r1, r6
     c3c:	00338816 	eorseq	r8, r3, r6, lsl r8
     c40:	00330108 	eorseq	r0, r3, r8, lsl #2
     c44:	000c5a00 	andeq	r5, ip, r0, lsl #20
     c48:	52011700 	andpl	r1, r1, #0, 14
     c4c:	01173001 	tsteq	r7, r1
     c50:	17360151 			; <UNDEFINED> instruction: 0x17360151
     c54:	74025001 	strvc	r5, [r2], #-1
     c58:	8c150000 	ldchi	0, cr0, [r5], {-0}
     c5c:	1c080033 	stcne	0, cr0, [r8], {51}	; 0x33
     c60:	16000033 			; <UNDEFINED> instruction: 0x16000033
     c64:	08003398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, sp}
     c68:	00003301 	andeq	r3, r0, r1, lsl #6
     c6c:	00000c83 	andeq	r0, r0, r3, lsl #25
     c70:	03520117 	cmpeq	r2, #-1073741819	; 0xc0000005
     c74:	1703ff0a 	strne	pc, [r3, -sl, lsl #30]
     c78:	38015101 	stmdacc	r1, {r0, r8, ip, lr}
     c7c:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     c80:	15000074 	strne	r0, [r0, #-116]	; 0x74
     c84:	0800339c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, sp}
     c88:	0000331c 	andeq	r3, r0, ip, lsl r3
     c8c:	0033a61b 	eorseq	sl, r3, fp, lsl r6
     c90:	000b4808 	andeq	r4, fp, r8, lsl #16
     c94:	50011700 	andpl	r1, r1, r0, lsl #14
     c98:	618d0305 	orrvs	r0, sp, r5, lsl #6
     c9c:	00000800 	andeq	r0, r0, r0, lsl #16
     ca0:	00045e13 	andeq	r5, r4, r3, lsl lr
     ca4:	043f0100 	ldrteq	r0, [pc], #-256	; cac <__Stack_Size+0x8ac>
     ca8:	080033ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, ip, sp}
     cac:	0000004c 	andeq	r0, r0, ip, asr #32
     cb0:	0cd09c01 	ldcleq	12, cr9, [r0], {1}
     cb4:	481e0000 	ldmdami	lr, {}	; <UNPREDICTABLE>
     cb8:	01000014 	tsteq	r0, r4, lsl r0
     cbc:	0691043f 			; <UNDEFINED> instruction: 0x0691043f
     cc0:	00e50000 	rsceq	r0, r5, r0
     cc4:	da230000 	ble	8c0ccc <__Stack_Size+0x8c08cc>
     cc8:	48080033 	stmdami	r8, {r0, r1, r4, r5}
     ccc:	0000000b 	andeq	r0, r0, fp
     cd0:	000e1413 	andeq	r1, lr, r3, lsl r4
     cd4:	04620100 	strbteq	r0, [r2], #-256	; 0x100
     cd8:	080033f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, ip, sp}
     cdc:	00000094 	muleq	r0, r4, r0
     ce0:	0e0b9c01 	cdpeq	12, 0, cr9, cr11, cr1, {0}
     ce4:	00160000 	andseq	r0, r6, r0
     ce8:	27080034 	smladxcs	r8, r4, r0, r0
     cec:	f9000033 			; <UNDEFINED> instruction: 0xf9000033
     cf0:	1700000c 	strne	r0, [r0, -ip]
     cf4:	31015001 	tstcc	r1, r1
     cf8:	340a1600 	strcc	r1, [sl], #-1536	; 0x600
     cfc:	0b480800 	bleq	1202d04 <__Stack_Size+0x1202904>
     d00:	0d100000 	ldceq	0, cr0, [r0, #-0]
     d04:	01170000 	tsteq	r7, r0
     d08:	e0030550 	and	r0, r3, r0, asr r5
     d0c:	00080062 	andeq	r0, r8, r2, rrx
     d10:	00341016 	eorseq	r1, r4, r6, lsl r0
     d14:	00332708 	eorseq	r2, r3, r8, lsl #14
     d18:	000d2300 	andeq	r2, sp, r0, lsl #6
     d1c:	50011700 	andpl	r1, r1, r0, lsl #14
     d20:	16003201 	strne	r3, [r0], -r1, lsl #4
     d24:	0800341a 	stmdaeq	r0, {r1, r3, r4, sl, ip, sp}
     d28:	00000b48 	andeq	r0, r0, r8, asr #22
     d2c:	00000d3a 	andeq	r0, r0, sl, lsr sp
     d30:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
     d34:	0062f603 	rsbeq	pc, r2, r3, lsl #12
     d38:	20160008 	andscs	r0, r6, r8
     d3c:	27080034 	smladxcs	r8, r4, r0, r0
     d40:	4d000033 	stcmi	0, cr0, [r0, #-204]	; 0xffffff34
     d44:	1700000d 	strne	r0, [r0, -sp]
     d48:	34015001 	strcc	r5, [r1], #-1
     d4c:	342a1600 	strtcc	r1, [sl], #-1536	; 0x600
     d50:	0b480800 	bleq	1202d58 <__Stack_Size+0x1202958>
     d54:	0d640000 	stcleq	0, cr0, [r4, #-0]
     d58:	01170000 	tsteq	r7, r0
     d5c:	0a030550 	beq	c22a4 <__Stack_Size+0xc1ea4>
     d60:	00080063 	andeq	r0, r8, r3, rrx
     d64:	00343016 	eorseq	r3, r4, r6, lsl r0
     d68:	00332708 	eorseq	r2, r3, r8, lsl #14
     d6c:	000d7700 	andeq	r7, sp, r0, lsl #14
     d70:	50011700 	andpl	r1, r1, r0, lsl #14
     d74:	16003801 	strne	r3, [r0], -r1, lsl #16
     d78:	0800343a 	stmdaeq	r0, {r1, r3, r4, r5, sl, ip, sp}
     d7c:	00000b48 	andeq	r0, r0, r8, asr #22
     d80:	00000d8e 	andeq	r0, r0, lr, lsl #27
     d84:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
     d88:	00631b03 	rsbeq	r1, r3, r3, lsl #22
     d8c:	40160008 	andsmi	r0, r6, r8
     d90:	27080034 	smladxcs	r8, r4, r0, r0
     d94:	a1000033 	tstge	r0, r3, lsr r0
     d98:	1700000d 	strne	r0, [r0, -sp]
     d9c:	40015001 	andmi	r5, r1, r1
     da0:	344a1600 	strbcc	r1, [sl], #-1536	; 0x600
     da4:	0b480800 	bleq	1202dac <__Stack_Size+0x12029ac>
     da8:	0db80000 	ldceq	0, cr0, [r8]
     dac:	01170000 	tsteq	r7, r0
     db0:	30030550 	andcc	r0, r3, r0, asr r5
     db4:	00080063 	andeq	r0, r8, r3, rrx
     db8:	00345016 	eorseq	r5, r4, r6, lsl r0
     dbc:	00332708 	eorseq	r2, r3, r8, lsl #14
     dc0:	000dcc00 	andeq	ip, sp, r0, lsl #24
     dc4:	50011700 	andpl	r1, r1, r0, lsl #14
     dc8:	00200802 	eoreq	r0, r0, r2, lsl #16
     dcc:	00345a16 	eorseq	r5, r4, r6, lsl sl
     dd0:	000b4808 	andeq	r4, fp, r8, lsl #16
     dd4:	000de300 	andeq	lr, sp, r0, lsl #6
     dd8:	50011700 	andpl	r1, r1, r0, lsl #14
     ddc:	63410305 	movtvs	r0, #4869	; 0x1305
     de0:	16000800 	strne	r0, [r0], -r0, lsl #16
     de4:	08003460 	stmdaeq	r0, {r5, r6, sl, ip, sp}
     de8:	00003327 	andeq	r3, r0, r7, lsr #6
     dec:	00000df7 	strdeq	r0, [r0], -r7
     df0:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     df4:	1b004008 	blne	10e1c <__Stack_Size+0x10a1c>
     df8:	0800346e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp}
     dfc:	00000b48 	andeq	r0, r0, r8, asr #22
     e00:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
     e04:	00635203 	rsbeq	r5, r3, r3, lsl #4
     e08:	13000008 	movwne	r0, #8
     e0c:	00000858 	andeq	r0, r0, r8, asr r8
     e10:	8c048601 	stchi	6, cr8, [r4], {1}
     e14:	2e080034 	mcrcs	0, 0, r0, cr8, cr4, {1}
     e18:	01000000 	mrseq	r0, (UNDEF: 0)
     e1c:	000e549c 	muleq	lr, ip, r4
     e20:	036b1e00 	cmneq	fp, #0, 28
     e24:	86010000 	strhi	r0, [r1], -r0
     e28:	00006904 	andeq	r6, r0, r4, lsl #18
     e2c:	00011300 	andeq	r1, r1, r0, lsl #6
     e30:	0b831400 	bleq	fe0c5e38 <SCS_BASE+0x1e0b7e38>
     e34:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
     e38:	00006904 	andeq	r6, r0, r4, lsl #18
     e3c:	00013400 	andeq	r3, r1, r0, lsl #8
     e40:	34a61500 	strtcc	r1, [r6], #1280	; 0x500
     e44:	0af10800 	beq	ffc42e4c <SCS_BASE+0x1fc34e4c>
     e48:	ba230000 	blt	8c0e50 <__Stack_Size+0x8c0a50>
     e4c:	f1080034 			; <UNDEFINED> instruction: 0xf1080034
     e50:	0000000a 	andeq	r0, r0, sl
     e54:	0004d513 	andeq	sp, r4, r3, lsl r5
     e58:	04800100 	streq	r0, [r0], #256	; 0x100
     e5c:	080034ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, sl, ip, sp}
     e60:	00000014 	andeq	r0, r0, r4, lsl r0
     e64:	0e9a9c01 	cdpeq	12, 9, cr9, cr10, cr1, {0}
     e68:	de1e0000 	cdple	0, 1, cr0, cr14, cr0, {0}
     e6c:	01000003 	tsteq	r0, r3
     e70:	00570480 	subseq	r0, r7, r0, lsl #9
     e74:	01520000 	cmpeq	r2, r0
     e78:	c4160000 	ldrgt	r0, [r6], #-0
     e7c:	0b080034 	bleq	200f54 <__Stack_Size+0x200b54>
     e80:	9000000e 	andls	r0, r0, lr
     e84:	1700000e 	strne	r0, [r0, -lr]
     e88:	74045001 	strvc	r5, [r4], #-1
     e8c:	00253800 	eoreq	r3, r5, r0, lsl #16
     e90:	0034ce23 	eorseq	ip, r4, r3, lsr #28
     e94:	000e0b08 	andeq	r0, lr, r8, lsl #22
     e98:	e7200000 	str	r0, [r0, -r0]!
     e9c:	01000008 	tsteq	r0, r8
     ea0:	0034ceb4 	ldrhteq	ip, [r4], -r4
     ea4:	00003a08 	andeq	r3, r0, r8, lsl #20
     ea8:	5e9c0100 	fmlple	f0, f4, f0
     eac:	2100000f 	tstcs	r0, pc
     eb0:	01006469 	tsteq	r0, r9, ror #8
     eb4:	000073b4 			; <UNDEFINED> instruction: 0x000073b4
     eb8:	00017300 	andeq	r7, r1, r0, lsl #6
     ebc:	026d2400 	rsbeq	r2, sp, #0, 8
     ec0:	b4010000 	strlt	r0, [r1], #-0
     ec4:	00000691 	muleq	r0, r1, r6
     ec8:	00000194 	muleq	r0, r4, r1
     ecc:	00062825 	andeq	r2, r6, r5, lsr #16
     ed0:	91b50100 			; <UNDEFINED> instruction: 0x91b50100
     ed4:	b5000006 	strlt	r0, [r0, #-6]
     ed8:	25000001 	strcs	r0, [r0, #-1]
     edc:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
     ee0:	0691bb01 	ldreq	fp, [r1], r1, lsl #22
     ee4:	01e70000 	mvneq	r0, r0
     ee8:	de160000 	cdple	0, 1, cr0, cr6, cr0, {0}
     eec:	01080034 	tsteq	r8, r4, lsr r0
     ef0:	16000033 			; <UNDEFINED> instruction: 0x16000033
     ef4:	1700000f 	strne	r0, [r0, -pc]
     ef8:	0a145201 	beq	515704 <__Stack_Size+0x515304>
     efc:	01f30400 	mvnseq	r0, r0, lsl #8
     f00:	01f31c51 	mvnseq	r1, r1, asr ip
     f04:	5101f351 	tstpl	r1, r1, asr r3	; <UNPREDICTABLE>
     f08:	01282d30 			; <UNDEFINED> instruction: 0x01282d30
     f0c:	17131600 	ldrne	r1, [r3, -r0, lsl #12]
     f10:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     f14:	e2150020 	ands	r0, r5, #32
     f18:	1c080034 	stcne	0, cr0, [r8], {52}	; 0x34
     f1c:	16000033 			; <UNDEFINED> instruction: 0x16000033
     f20:	080034ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, sl, ip, sp}
     f24:	00000b48 	andeq	r0, r0, r8, asr #22
     f28:	00000f36 	andeq	r0, r0, r6, lsr pc
     f2c:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
     f30:	00638203 	rsbeq	r8, r3, r3, lsl #4
     f34:	f4160008 			; <UNDEFINED> instruction: 0xf4160008
     f38:	54080034 	strpl	r0, [r8], #-52	; 0x34
     f3c:	4a00000e 	bmi	f7c <__Stack_Size+0xb7c>
     f40:	1700000f 	strne	r0, [r0, -pc]
     f44:	74025001 	strvc	r5, [r2], #-1
     f48:	fe1b0000 	cdp2	0, 1, cr0, cr11, cr0, {0}
     f4c:	48080034 	stmdami	r8, {r2, r4, r5}
     f50:	1700000b 	strne	r0, [r0, -fp]
     f54:	03055001 	movweq	r5, #20481	; 0x5001
     f58:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}
     f5c:	53130000 	tstpl	r3, #0
     f60:	01000009 	tsteq	r0, r9
     f64:	350802f3 	strcc	r0, [r8, #-755]	; 0x2f3
     f68:	00180800 	andseq	r0, r8, r0, lsl #16
     f6c:	9c010000 	stcls	0, cr0, [r1], {-0}
     f70:	00000fb5 			; <UNDEFINED> instruction: 0x00000fb5
     f74:	00026d1e 	andeq	r6, r2, lr, lsl sp
     f78:	02f30100 	rscseq	r0, r3, #0, 2
     f7c:	00000691 	muleq	r0, r1, r6
     f80:	00000210 	andeq	r0, r0, r0, lsl r2
     f84:	00351416 	eorseq	r1, r5, r6, lsl r4
     f88:	000e9a08 	andeq	r9, lr, r8, lsl #20
     f8c:	000f9d00 	andeq	r9, pc, r0, lsl #26
     f90:	51011700 	tstpl	r1, r0, lsl #14
     f94:	17007402 	strne	r7, [r0, -r2, lsl #8]
     f98:	34015001 	strcc	r5, [r1], #-1
     f9c:	35201b00 	strcc	r1, [r0, #-2816]!	; 0xb00
     fa0:	0e9a0800 	cdpeq	8, 9, cr0, cr10, cr0, {0}
     fa4:	01170000 	tsteq	r7, r0
     fa8:	01f30451 	mvnseq	r0, r1, asr r4
     fac:	01171f50 	tsteq	r7, r0, asr pc
     fb0:	00330150 	eorseq	r0, r3, r0, asr r1
     fb4:	0d820f00 	stceq	15, cr0, [r2]
     fb8:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
     fbc:	0fcf0102 	svceq	0x00cf0102
     fc0:	6d100000 	ldcvs	0, cr0, [r0, #-0]
     fc4:	01000002 	tsteq	r0, r2
     fc8:	069102f8 			; <UNDEFINED> instruction: 0x069102f8
     fcc:	26000000 	strcs	r0, [r0], -r0
     fd0:	00000fb5 			; <UNDEFINED> instruction: 0x00000fb5
     fd4:	08003520 	stmdaeq	r0, {r5, r8, sl, ip, sp}
     fd8:	00000006 	andeq	r0, r0, r6
     fdc:	0ffe9c01 	svceq	0x00fe9c01
     fe0:	c2270000 	eorgt	r0, r7, #0
     fe4:	4a00000f 	bmi	1028 <__Stack_Size+0xc28>
     fe8:	1b000002 	blne	ff8 <__Stack_Size+0xbf8>
     fec:	08003526 	stmdaeq	r0, {r1, r2, r5, r8, sl, ip, sp}
     ff0:	00000f5e 	andeq	r0, r0, lr, asr pc
     ff4:	04500117 	ldrbeq	r0, [r0], #-279	; 0x117
     ff8:	1f5001f3 	svcne	0x005001f3
     ffc:	f8280000 			; <UNDEFINED> instruction: 0xf8280000
    1000:	01000001 	tsteq	r0, r1
    1004:	352602fc 	strcc	r0, [r6, #-764]!	; 0x2fc
    1008:	001a0800 	andseq	r0, sl, r0, lsl #16
    100c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1010:	00001045 	andeq	r1, r0, r5, asr #32
    1014:	00353216 	eorseq	r3, r5, r6, lsl r2
    1018:	000e9a08 	andeq	r9, lr, r8, lsl #20
    101c:	00102e00 	andseq	r2, r0, r0, lsl #28
    1020:	51011700 	tstpl	r1, r0, lsl #14
    1024:	015e0a03 	cmpeq	lr, r3, lsl #20
    1028:	01500117 	cmpeq	r0, r7, lsl r1
    102c:	401b0034 	andsmi	r0, fp, r4, lsr r0
    1030:	9a080035 	bls	20110c <__Stack_Size+0x200d0c>
    1034:	1700000e 	strne	r0, [r0, -lr]
    1038:	0a035101 	beq	d5444 <__Stack_Size+0xd5044>
    103c:	0117015e 	tsteq	r7, lr, asr r1
    1040:	00330150 	eorseq	r0, r3, r0, asr r1
    1044:	007b2800 	rsbseq	r2, fp, r0, lsl #16
    1048:	01010000 	mrseq	r0, (UNDEF: 1)
    104c:	00354003 	eorseq	r4, r5, r3
    1050:	00001c08 	andeq	r1, r0, r8, lsl #24
    1054:	8b9c0100 	blhi	fe70145c <SCS_BASE+0x1e6f345c>
    1058:	16000010 			; <UNDEFINED> instruction: 0x16000010
    105c:	0800354c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip, sp}
    1060:	00000e9a 	muleq	r0, sl, lr
    1064:	00001074 	andeq	r1, r0, r4, ror r0
    1068:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
    106c:	01170074 	tsteq	r7, r4, ror r0
    1070:	00340150 	eorseq	r0, r4, r0, asr r1
    1074:	0035581b 	eorseq	r5, r5, fp, lsl r8
    1078:	000e9a08 	andeq	r9, lr, r8, lsl #20
    107c:	51011700 	tstpl	r1, r0, lsl #14
    1080:	fea20b03 	cdp2	11, 10, cr0, cr2, cr3, {0}
    1084:	01500117 	cmpeq	r0, r7, lsl r1
    1088:	20000033 	andcs	r0, r0, r3, lsr r0
    108c:	00000801 	andeq	r0, r0, r1, lsl #16
    1090:	355cc801 	ldrbcc	ip, [ip, #-2049]	; 0x801
    1094:	00480800 	subeq	r0, r8, r0, lsl #16
    1098:	9c010000 	stcls	0, cr0, [r1], {-0}
    109c:	0000116c 	andeq	r1, r0, ip, ror #2
    10a0:	00646921 	rsbeq	r6, r4, r1, lsr #18
    10a4:	0073c801 	rsbseq	ip, r3, r1, lsl #16
    10a8:	02790000 	rsbseq	r0, r9, #0
    10ac:	f8240000 			; <UNDEFINED> instruction: 0xf8240000
    10b0:	01000008 	tsteq	r0, r8
    10b4:	000691c8 	andeq	r9, r6, r8, asr #3
    10b8:	00029a00 	andeq	r9, r2, r0, lsl #20
    10bc:	026d2400 	rsbeq	r2, sp, #0, 8
    10c0:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    10c4:	00000691 	muleq	r0, r1, r6
    10c8:	000002c6 	andeq	r0, r0, r6, asr #5
    10cc:	0006c825 	andeq	ip, r6, r5, lsr #16
    10d0:	91ca0100 	bicls	r0, sl, r0, lsl #2
    10d4:	e7000006 	str	r0, [r0, -r6]
    10d8:	25000002 	strcs	r0, [r0, #-2]
    10dc:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
    10e0:	0691d301 	ldreq	sp, [r1], r1, lsl #6
    10e4:	03180000 	tsteq	r8, #0
    10e8:	68160000 	ldmdavs	r6, {}	; <UNPREDICTABLE>
    10ec:	9a080035 	bls	2011c8 <__Stack_Size+0x200dc8>
    10f0:	0500000e 	streq	r0, [r0, #-14]
    10f4:	17000011 	smladne	r0, r1, r0, r0
    10f8:	f3035101 	vrhadd.u8	d5, d3, d1
    10fc:	01175201 	tsteq	r7, r1, lsl #4
    1100:	00750250 	rsbseq	r0, r5, r0, asr r2
    1104:	357a1600 	ldrbcc	r1, [sl, #-1536]!	; 0x600
    1108:	33010800 	movwcc	r0, #6144	; 0x1800
    110c:	11240000 			; <UNDEFINED> instruction: 0x11240000
    1110:	01170000 	tsteq	r7, r0
    1114:	00740252 	rsbseq	r0, r4, r2, asr r2
    1118:	01510117 	cmpeq	r1, r7, lsl r1
    111c:	5001174e 	andpl	r1, r1, lr, asr #14
    1120:	00007502 	andeq	r7, r0, r2, lsl #10
    1124:	00357e15 	eorseq	r7, r5, r5, lsl lr
    1128:	00331c08 	eorseq	r1, r3, r8, lsl #24
    112c:	358a1600 	strcc	r1, [sl, #1536]	; 0x600
    1130:	0b480800 	bleq	1203138 <__Stack_Size+0x1202d38>
    1134:	11440000 	mrsne	r0, (UNDEF: 68)
    1138:	01170000 	tsteq	r7, r0
    113c:	70030550 	andvc	r0, r3, r0, asr r5
    1140:	00080063 	andeq	r0, r8, r3, rrx
    1144:	00359016 	eorseq	r9, r5, r6, lsl r0
    1148:	000e5408 	andeq	r5, lr, r8, lsl #8
    114c:	00115800 	andseq	r5, r1, r0, lsl #16
    1150:	50011700 	andpl	r1, r1, r0, lsl #14
    1154:	00007402 	andeq	r7, r0, r2, lsl #8
    1158:	00359a1b 	eorseq	r9, r5, fp, lsl sl
    115c:	000b4808 	andeq	r4, fp, r8, lsl #16
    1160:	50011700 	andpl	r1, r1, r0, lsl #14
    1164:	636b0305 	cmnvs	fp, #335544320	; 0x14000000
    1168:	00000800 	andeq	r0, r0, r0, lsl #16
    116c:	00079113 	andeq	r9, r7, r3, lsl r1
    1170:	030e0100 	movweq	r0, #57600	; 0xe100
    1174:	080035a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip, sp}
    1178:	0000001e 	andeq	r0, r0, lr, lsl r0
    117c:	11df9c01 	bicsne	r9, pc, r1, lsl #24
    1180:	341e0000 	ldrcc	r0, [lr], #-0
    1184:	01000002 	tsteq	r0, r2
    1188:	0691030e 	ldreq	r0, [r1], lr, lsl #6
    118c:	03410000 	movteq	r0, #4096	; 0x1000
    1190:	3f1e0000 	svccc	0x001e0000
    1194:	01000002 	tsteq	r0, r2
    1198:	0691030e 	ldreq	r0, [r1], lr, lsl #6
    119c:	036d0000 	cmneq	sp, #0
    11a0:	b4160000 	ldrlt	r0, [r6], #-0
    11a4:	8b080035 	blhi	201280 <__Stack_Size+0x200e80>
    11a8:	c2000010 	andgt	r0, r0, #16
    11ac:	17000011 	smladne	r0, r1, r0, r0
    11b0:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    11b4:	51011764 	tstpl	r1, r4, ror #14
    11b8:	5001f303 	andpl	pc, r1, r3, lsl #6
    11bc:	01500117 	cmpeq	r0, r7, lsl r1
    11c0:	c21b0032 	andsgt	r0, fp, #50	; 0x32
    11c4:	8b080035 	blhi	2012a0 <__Stack_Size+0x200ea0>
    11c8:	17000010 	smladne	r0, r0, r0, r0
    11cc:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    11d0:	51011764 	tstpl	r1, r4, ror #14
    11d4:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
    11d8:	01500117 	cmpeq	r0, r7, lsl r1
    11dc:	26000031 			; <UNDEFINED> instruction: 0x26000031
    11e0:	0000069e 	muleq	r0, lr, r6
    11e4:	080035c2 	stmdaeq	r0, {r1, r6, r7, r8, sl, ip, sp}
    11e8:	00000012 	andeq	r0, r0, r2, lsl r0
    11ec:	12269c01 	eorne	r9, r6, #256	; 0x100
    11f0:	ab270000 	blge	9c11f8 <__Stack_Size+0x9c0df8>
    11f4:	a4000006 	strge	r0, [r0], #-6
    11f8:	27000003 	strcs	r0, [r0, -r3]
    11fc:	000006b7 			; <UNDEFINED> instruction: 0x000006b7
    1200:	000003c2 	andeq	r0, r0, r2, asr #7
    1204:	0006c327 	andeq	ip, r6, r7, lsr #6
    1208:	0003ee00 	andeq	lr, r3, r0, lsl #28
    120c:	35ce1a00 	strbcc	r1, [lr, #2560]	; 0xa00
    1210:	116c0800 	cmnne	ip, r0, lsl #16
    1214:	01170000 	tsteq	r7, r0
    1218:	01f30351 	mvnseq	r0, r1, asr r3
    121c:	50011752 	andpl	r1, r1, r2, asr r7
    1220:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
    1224:	f0200000 			; <UNDEFINED> instruction: 0xf0200000
    1228:	01000008 	tsteq	r0, r8
    122c:	0035d4df 	ldrsbteq	sp, [r5], -pc
    1230:	00003408 	andeq	r3, r0, r8, lsl #8
    1234:	b89c0100 	ldmlt	ip, {r8}
    1238:	21000012 	tstcs	r0, r2, lsl r0
    123c:	01006469 	tsteq	r0, r9, ror #8
    1240:	000073df 	ldrdeq	r7, [r0], -pc	; <UNPREDICTABLE>
    1244:	00040f00 	andeq	r0, r4, r0, lsl #30
    1248:	07b52500 	ldreq	r2, [r5, r0, lsl #10]!
    124c:	e1010000 	mrs	r0, (UNDEF: 1)
    1250:	00000691 	muleq	r0, r1, r6
    1254:	00000430 	andeq	r0, r0, r0, lsr r4
    1258:	0035de16 	eorseq	sp, r5, r6, lsl lr
    125c:	00333c08 	eorseq	r3, r3, r8, lsl #24
    1260:	00127000 	andseq	r7, r2, r0
    1264:	52011700 	andpl	r1, r1, #0, 14
    1268:	01173101 	tsteq	r7, r1, lsl #2
    126c:	00490151 	subeq	r0, r9, r1, asr r1
    1270:	0035e215 	eorseq	lr, r5, r5, lsl r2
    1274:	00331c08 	eorseq	r1, r3, r8, lsl #24
    1278:	35ee1600 	strbcc	r1, [lr, #1536]!	; 0x600
    127c:	0b480800 	bleq	1203284 <__Stack_Size+0x1202e84>
    1280:	12900000 	addsne	r0, r0, #0
    1284:	01170000 	tsteq	r7, r0
    1288:	70030550 	andvc	r0, r3, r0, asr r5
    128c:	00080063 	andeq	r0, r8, r3, rrx
    1290:	0035f416 	eorseq	pc, r5, r6, lsl r4	; <UNPREDICTABLE>
    1294:	000e5408 	andeq	r5, lr, r8, lsl #8
    1298:	0012a400 	andseq	sl, r2, r0, lsl #8
    129c:	50011700 	andpl	r1, r1, r0, lsl #14
    12a0:	00007402 	andeq	r7, r0, r2, lsl #8
    12a4:	0035fe1b 	eorseq	pc, r5, fp, lsl lr	; <UNPREDICTABLE>
    12a8:	000b4808 	andeq	r4, fp, r8, lsl #16
    12ac:	50011700 	andpl	r1, r1, r0, lsl #14
    12b0:	636b0305 	cmnvs	fp, #335544320	; 0x14000000
    12b4:	00000800 	andeq	r0, r0, r0, lsl #16
    12b8:	0005b320 	andeq	fp, r5, r0, lsr #6
    12bc:	08ec0100 	stmiaeq	ip!, {r8}^
    12c0:	34080036 	strcc	r0, [r8], #-54	; 0x36
    12c4:	01000000 	mrseq	r0, (UNDEF: 0)
    12c8:	00134a9c 	mulseq	r3, ip, sl
    12cc:	64692100 	strbtvs	r2, [r9], #-256	; 0x100
    12d0:	73ec0100 	mvnvc	r0, #0, 2
    12d4:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
    12d8:	25000004 	strcs	r0, [r0, #-4]
    12dc:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
    12e0:	0691ee01 	ldreq	lr, [r1], r1, lsl #28
    12e4:	047a0000 	ldrbteq	r0, [sl], #-0
    12e8:	12160000 	andsne	r0, r6, #0
    12ec:	3c080036 	stccc	0, cr0, [r8], {54}	; 0x36
    12f0:	02000033 	andeq	r0, r0, #51	; 0x33
    12f4:	17000013 	smladne	r0, r3, r0, r0
    12f8:	30015201 	andcc	r5, r1, r1, lsl #4
    12fc:	01510117 	cmpeq	r1, r7, lsl r1
    1300:	16150049 	ldrne	r0, [r5], -r9, asr #32
    1304:	1c080036 	stcne	0, cr0, [r8], {54}	; 0x36
    1308:	16000033 			; <UNDEFINED> instruction: 0x16000033
    130c:	08003622 	stmdaeq	r0, {r1, r5, r9, sl, ip, sp}
    1310:	00000b48 	andeq	r0, r0, r8, asr #22
    1314:	00001322 	andeq	r1, r0, r2, lsr #6
    1318:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    131c:	00637003 	rsbeq	r7, r3, r3
    1320:	28160008 	ldmdacs	r6, {r3}
    1324:	54080036 	strpl	r0, [r8], #-54	; 0x36
    1328:	3600000e 	strcc	r0, [r0], -lr
    132c:	17000013 	smladne	r0, r3, r0, r0
    1330:	74025001 	strvc	r5, [r2], #-1
    1334:	321b0000 	andscc	r0, fp, #0
    1338:	48080036 	stmdami	r8, {r1, r2, r4, r5}
    133c:	1700000b 	strne	r0, [r0, -fp]
    1340:	03055001 	movweq	r5, #20481	; 0x5001
    1344:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}
    1348:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
    134c:	01000006 	tsteq	r0, r6
    1350:	363c02dd 			; <UNDEFINED> instruction: 0x363c02dd
    1354:	00640800 	rsbeq	r0, r4, r0, lsl #16
    1358:	9c010000 	stcls	0, cr0, [r1], {-0}
    135c:	00001443 	andeq	r1, r0, r3, asr #8
    1360:	00364816 	eorseq	r4, r6, r6, lsl r8
    1364:	0012b808 	andseq	fp, r2, r8, lsl #16
    1368:	00137300 	andseq	r7, r3, r0, lsl #6
    136c:	50011700 	andpl	r1, r1, r0, lsl #14
    1370:	16003401 	strne	r3, [r0], -r1, lsl #8
    1374:	0800364e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, ip, sp}
    1378:	000012b8 			; <UNDEFINED> instruction: 0x000012b8
    137c:	00001386 	andeq	r1, r0, r6, lsl #7
    1380:	01500117 	cmpeq	r0, r7, lsl r1
    1384:	58160033 	ldmdapl	r6, {r0, r1, r4, r5}
    1388:	9f080036 	svcls	0x00080036
    138c:	a1000032 	tstge	r0, r2, lsr r0
    1390:	17000013 	smladne	r0, r3, r0, r0
    1394:	0a035101 	beq	d57a0 <__Stack_Size+0xd53a0>
    1398:	01172000 	tsteq	r7, r0
    139c:	00750250 	rsbseq	r0, r5, r0, asr r2
    13a0:	36621600 	strbtcc	r1, [r2], -r0, lsl #12
    13a4:	329f0800 	addscc	r0, pc, #0, 16
    13a8:	13bc0000 			; <UNDEFINED> instruction: 0x13bc0000
    13ac:	01170000 	tsteq	r7, r0
    13b0:	000a0351 	andeq	r0, sl, r1, asr r3
    13b4:	50011720 	andpl	r1, r1, r0, lsr #14
    13b8:	00007402 	andeq	r7, r0, r2, lsl #8
    13bc:	00366c16 	eorseq	r6, r6, r6, lsl ip
    13c0:	00329f08 	eorseq	r9, r2, r8, lsl #30
    13c4:	0013d700 	andseq	sp, r3, r0, lsl #14
    13c8:	51011700 	tstpl	r1, r0, lsl #14
    13cc:	40000a03 	andmi	r0, r0, r3, lsl #20
    13d0:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    13d4:	16000074 			; <UNDEFINED> instruction: 0x16000074
    13d8:	08003676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, ip, sp}
    13dc:	0000329f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    13e0:	000013f2 	strdeq	r1, [r0], -r2
    13e4:	03510117 	cmpeq	r1, #-1073741819	; 0xc0000005
    13e8:	1780000b 	strne	r0, [r0, fp]
    13ec:	74025001 	strvc	r5, [r2], #-1
    13f0:	80160000 	andshi	r0, r6, r0
    13f4:	9f080036 	svcls	0x00080036
    13f8:	0d000032 	stceq	0, cr0, [r0, #-200]	; 0xffffff38
    13fc:	17000014 	smladne	r0, r4, r0, r0
    1400:	0a035101 	beq	d580c <__Stack_Size+0xd540c>
    1404:	01174000 	tsteq	r7, r0
    1408:	00750250 	rsbseq	r0, r5, r0, asr r2
    140c:	368a1600 	strcc	r1, [sl], r0, lsl #12
    1410:	329f0800 	addscc	r0, pc, #0, 16
    1414:	14280000 	strtne	r0, [r8], #-0
    1418:	01170000 	tsteq	r7, r0
    141c:	000b0351 	andeq	r0, fp, r1, asr r3
    1420:	50011780 	andpl	r1, r1, r0, lsl #15
    1424:	00007502 	andeq	r7, r0, r2, lsl #10
    1428:	0036981b 	eorseq	r9, r6, fp, lsl r8
    142c:	00329f08 	eorseq	r9, r2, r8, lsl #30
    1430:	51011700 	tstpl	r1, r0, lsl #14
    1434:	10000a03 	andne	r0, r0, r3, lsl #20
    1438:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    143c:	010c000c 	tsteq	ip, ip
    1440:	20000040 	andcs	r0, r0, r0, asr #32
    1444:	00000da0 	andeq	r0, r0, r0, lsr #27
    1448:	36a0fb01 	strtcc	pc, [r0], r1, lsl #22
    144c:	00380800 	eorseq	r0, r8, r0, lsl #16
    1450:	9c010000 	stcls	0, cr0, [r1], {-0}
    1454:	000014e0 	andeq	r1, r0, r0, ror #9
    1458:	00646921 	rsbeq	r6, r4, r1, lsr #18
    145c:	0073fb01 	rsbseq	pc, r3, r1, lsl #22
    1460:	04a30000 	strteq	r0, [r3], #0
    1464:	8d240000 	stchi	0, cr0, [r4, #-0]
    1468:	0100000a 	tsteq	r0, sl
    146c:	0014e0fb 	ldrsheq	lr, [r4], -fp
    1470:	0004c400 	andeq	ip, r4, r0, lsl #8
    1474:	07b52500 	ldreq	r2, [r5, r0, lsl #10]!
    1478:	fd010000 	stc2	0, cr0, [r1, #-0]
    147c:	00000691 	muleq	r0, r1, r6
    1480:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1484:	0036aa16 	eorseq	sl, r6, r6, lsl sl
    1488:	00335708 	eorseq	r5, r3, r8, lsl #14
    148c:	00149800 	andseq	r9, r4, r0, lsl #16
    1490:	51011700 	tstpl	r1, r0, lsl #14
    1494:	00200802 	eoreq	r0, r0, r2, lsl #16
    1498:	0036b015 	eorseq	fp, r6, r5, lsl r0
    149c:	00331c08 	eorseq	r1, r3, r8, lsl #24
    14a0:	36bc1600 	ldrtcc	r1, [ip], r0, lsl #12
    14a4:	0b480800 	bleq	12034ac <__Stack_Size+0x12030ac>
    14a8:	14b80000 	ldrtne	r0, [r8], #0
    14ac:	01170000 	tsteq	r7, r0
    14b0:	81030550 	tsthi	r3, r0, asr r5
    14b4:	00080063 	andeq	r0, r8, r3, rrx
    14b8:	0036c216 	eorseq	ip, r6, r6, lsl r2
    14bc:	000e5408 	andeq	r5, lr, r8, lsl #8
    14c0:	0014cc00 	andseq	ip, r4, r0, lsl #24
    14c4:	50011700 	andpl	r1, r1, r0, lsl #14
    14c8:	00007402 	andeq	r7, r0, r2, lsl #8
    14cc:	0036cc1b 	eorseq	ip, r6, fp, lsl ip
    14d0:	000b4808 	andeq	r4, fp, r8, lsl #16
    14d4:	50011700 	andpl	r1, r1, r0, lsl #14
    14d8:	636b0305 	cmnvs	fp, #335544320	; 0x14000000
    14dc:	00000800 	andeq	r0, r0, r0, lsl #16
    14e0:	14e60412 	strbtne	r0, [r6], #1042	; 0x412
    14e4:	04030000 	streq	r0, [r3], #-0
    14e8:	000b1e07 	andeq	r1, fp, r7, lsl #28
    14ec:	04af1300 	strteq	r1, [pc], #768	; 14f4 <__Stack_Size+0x10f4>
    14f0:	0b010000 	bleq	414f8 <__Stack_Size+0x410f8>
    14f4:	0036d801 	eorseq	sp, r6, r1, lsl #16
    14f8:	00003808 	andeq	r3, r0, r8, lsl #16
    14fc:	8e9c0100 	fmlhie	f0, f4, f0
    1500:	29000015 	stmdbcs	r0, {r0, r2, r4}
    1504:	01006469 	tsteq	r0, r9, ror #8
    1508:	0073010b 	rsbseq	r0, r3, fp, lsl #2
    150c:	05190000 	ldreq	r0, [r9, #-0]
    1510:	aa1e0000 	bge	781518 <__Stack_Size+0x781118>
    1514:	01000001 	tsteq	r0, r1
    1518:	14e0010b 	strbtne	r0, [r0], #267	; 0x10b
    151c:	053a0000 	ldreq	r0, [sl, #-0]!
    1520:	b5140000 	ldrlt	r0, [r4, #-0]
    1524:	01000007 	tsteq	r0, r7
    1528:	0691010d 	ldreq	r0, [r1], sp, lsl #2
    152c:	05660000 	strbeq	r0, [r6, #-0]!
    1530:	e2160000 	ands	r0, r6, #0
    1534:	57080036 	smladxpl	r8, r6, r0, r0
    1538:	46000033 			; <UNDEFINED> instruction: 0x46000033
    153c:	17000015 	smladne	r0, r5, r0, r0
    1540:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1544:	e8150024 	ldmda	r5, {r2, r5}
    1548:	1c080036 	stcne	0, cr0, [r8], {54}	; 0x36
    154c:	16000033 			; <UNDEFINED> instruction: 0x16000033
    1550:	080036f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip, sp}
    1554:	00000b48 	andeq	r0, r0, r8, asr #22
    1558:	00001566 	andeq	r1, r0, r6, ror #10
    155c:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    1560:	00638103 	rsbeq	r8, r3, r3, lsl #2
    1564:	fa160008 	blx	58158c <__Stack_Size+0x58118c>
    1568:	54080036 	strpl	r0, [r8], #-54	; 0x36
    156c:	7a00000e 	bvc	15ac <__Stack_Size+0x11ac>
    1570:	17000015 	smladne	r0, r5, r0, r0
    1574:	74025001 	strvc	r5, [r2], #-1
    1578:	041b0000 	ldreq	r0, [fp], #-0
    157c:	48080037 	stmdami	r8, {r0, r1, r2, r4, r5}
    1580:	1700000b 	strne	r0, [r0, -fp]
    1584:	03055001 	movweq	r5, #20481	; 0x5001
    1588:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}
    158c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1590:	01000006 	tsteq	r0, r6
    1594:	37100313 			; <UNDEFINED> instruction: 0x37100313
    1598:	00340800 	eorseq	r0, r4, r0, lsl #16
    159c:	9c010000 	stcls	0, cr0, [r1], {-0}
    15a0:	00001632 	andeq	r1, r0, r2, lsr r6
    15a4:	0001bb1e 	andeq	fp, r1, lr, lsl fp
    15a8:	03130100 	tsteq	r3, #0, 2
    15ac:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15b0:	0000058f 	andeq	r0, r0, pc, lsl #11
    15b4:	0002341e 	andeq	r3, r2, lr, lsl r4
    15b8:	03130100 	tsteq	r3, #0, 2
    15bc:	00000691 	muleq	r0, r1, r6
    15c0:	000005ad 	andeq	r0, r0, sp, lsr #11
    15c4:	00023f1e 	andeq	r3, r2, lr, lsl pc
    15c8:	03130100 	tsteq	r3, #0, 2
    15cc:	00000691 	muleq	r0, r1, r6
    15d0:	000005cb 	andeq	r0, r0, fp, asr #11
    15d4:	00027319 	andeq	r7, r2, r9, lsl r3
    15d8:	03140100 	tsteq	r4, #0, 2
    15dc:	00000691 	muleq	r0, r1, r6
    15e0:	19689102 	stmdbne	r8!, {r1, r8, ip, pc}^
    15e4:	00000282 	andeq	r0, r0, r2, lsl #5
    15e8:	91031501 	tstls	r3, r1, lsl #10
    15ec:	02000006 	andeq	r0, r0, #6
    15f0:	612a6c91 			; <UNDEFINED> instruction: 0x612a6c91
    15f4:	08007362 	stmdaeq	r0, {r1, r5, r6, r8, r9, ip, sp, lr}
    15f8:	00069100 	andeq	r9, r6, r0, lsl #2
    15fc:	00160300 	andseq	r0, r6, r0, lsl #6
    1600:	16002b00 	strne	r2, [r0], -r0, lsl #22
    1604:	08003720 	stmdaeq	r0, {r5, r8, r9, sl, ip, sp}
    1608:	000014ed 	andeq	r1, r0, sp, ror #9
    160c:	0000161c 	andeq	r1, r0, ip, lsl r6
    1610:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
    1614:	01176c91 			; <UNDEFINED> instruction: 0x01176c91
    1618:	00310150 	eorseq	r0, r1, r0, asr r1
    161c:	0037281a 	eorseq	r2, r7, sl, lsl r8
    1620:	0014ed08 	andseq	lr, r4, r8, lsl #26
    1624:	51011700 	tstpl	r1, r0, lsl #14
    1628:	17007d02 	strne	r7, [r0, -r2, lsl #26]
    162c:	32015001 	andcc	r5, r1, #1
    1630:	51130000 	tstpl	r3, r0
    1634:	01000007 	tsteq	r0, r7
    1638:	37440324 	strbcc	r0, [r4, -r4, lsr #6]
    163c:	003c0800 	eorseq	r0, ip, r0, lsl #16
    1640:	9c010000 	stcls	0, cr0, [r1], {-0}
    1644:	000016d6 	ldrdeq	r1, [r0], -r6
    1648:	0001bb1e 	andeq	fp, r1, lr, lsl fp
    164c:	03240100 			; <UNDEFINED> instruction: 0x03240100
    1650:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1654:	000005e9 	andeq	r0, r0, r9, ror #11
    1658:	000d6a1e 	andeq	r6, sp, lr, lsl sl
    165c:	03240100 			; <UNDEFINED> instruction: 0x03240100
    1660:	000014e6 	andeq	r1, r0, r6, ror #9
    1664:	00000607 	andeq	r0, r0, r7, lsl #12
    1668:	000d761e 	andeq	r7, sp, lr, lsl r6
    166c:	03240100 			; <UNDEFINED> instruction: 0x03240100
    1670:	000014e6 	andeq	r1, r0, r6, ror #9
    1674:	00000625 	andeq	r0, r0, r5, lsr #12
    1678:	00027319 	andeq	r7, r2, r9, lsl r3
    167c:	03250100 			; <UNDEFINED> instruction: 0x03250100
    1680:	00000691 	muleq	r0, r1, r6
    1684:	19689102 	stmdbne	r8!, {r1, r8, ip, pc}^
    1688:	00000282 	andeq	r0, r0, r2, lsl #5
    168c:	91032601 	tstls	r3, r1, lsl #12
    1690:	02000006 	andeq	r0, r0, #6
    1694:	612a6c91 			; <UNDEFINED> instruction: 0x612a6c91
    1698:	08007362 	stmdaeq	r0, {r1, r5, r6, r8, r9, ip, sp, lr}
    169c:	00069100 	andeq	r9, r6, r0, lsl #2
    16a0:	0016a700 	andseq	sl, r6, r0, lsl #14
    16a4:	16002b00 	strne	r2, [r0], -r0, lsl #22
    16a8:	08003754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip, sp}
    16ac:	000014ed 	andeq	r1, r0, sp, ror #9
    16b0:	000016c0 	andeq	r1, r0, r0, asr #13
    16b4:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
    16b8:	01176c91 			; <UNDEFINED> instruction: 0x01176c91
    16bc:	00310150 	eorseq	r0, r1, r0, asr r1
    16c0:	00375c1a 	eorseq	r5, r7, sl, lsl ip
    16c4:	0014ed08 	andseq	lr, r4, r8, lsl #26
    16c8:	51011700 	tstpl	r1, r0, lsl #14
    16cc:	17007d02 	strne	r7, [r0, -r2, lsl #26]
    16d0:	32015001 	andcc	r5, r1, #1
    16d4:	7b130000 	blvc	4c16dc <__Stack_Size+0x4c12dc>
    16d8:	01000006 	tsteq	r0, r6
    16dc:	3780011d 	usada8cc	r0, sp, r1, r0
    16e0:	00380800 	eorseq	r0, r8, r0, lsl #16
    16e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    16e8:	00001778 	andeq	r1, r0, r8, ror r7
    16ec:	0005811e 	andeq	r8, r5, lr, lsl r1
    16f0:	011d0100 	tsteq	sp, r0, lsl #2
    16f4:	00000073 	andeq	r0, r0, r3, ror r0
    16f8:	00000643 	andeq	r0, r0, r3, asr #12
    16fc:	0001641e 	andeq	r6, r1, lr, lsl r4
    1700:	011d0100 	tsteq	sp, r0, lsl #2
    1704:	00000698 	muleq	r0, r8, r6
    1708:	00000664 	andeq	r0, r0, r4, ror #12
    170c:	0007b514 	andeq	fp, r7, r4, lsl r5
    1710:	011f0100 	tsteq	pc, r0, lsl #2
    1714:	00000691 	muleq	r0, r1, r6
    1718:	00000690 	muleq	r0, r0, r6
    171c:	00378a16 	eorseq	r8, r7, r6, lsl sl
    1720:	00337108 	eorseq	r7, r3, r8, lsl #2
    1724:	00173000 	andseq	r3, r7, r0
    1728:	51011700 	tstpl	r1, r0, lsl #14
    172c:	00200802 	eoreq	r0, r0, r2, lsl #16
    1730:	00379015 	eorseq	r9, r7, r5, lsl r0
    1734:	00331c08 	eorseq	r1, r3, r8, lsl #24
    1738:	379c1600 	ldrcc	r1, [ip, r0, lsl #12]
    173c:	0b480800 	bleq	1203744 <__Stack_Size+0x1203344>
    1740:	17500000 	ldrbne	r0, [r0, -r0]
    1744:	01170000 	tsteq	r7, r0
    1748:	81030550 	tsthi	r3, r0, asr r5
    174c:	00080063 	andeq	r0, r8, r3, rrx
    1750:	0037a216 	eorseq	sl, r7, r6, lsl r2
    1754:	000e5408 	andeq	r5, lr, r8, lsl #8
    1758:	00176400 	andseq	r6, r7, r0, lsl #8
    175c:	50011700 	andpl	r1, r1, r0, lsl #14
    1760:	00007402 	andeq	r7, r0, r2, lsl #8
    1764:	0037ac1b 	eorseq	sl, r7, fp, lsl ip
    1768:	000b4808 	andeq	r4, fp, r8, lsl #16
    176c:	50011700 	andpl	r1, r1, r0, lsl #14
    1770:	636b0305 	cmnvs	fp, #335544320	; 0x14000000
    1774:	00000800 	andeq	r0, r0, r0, lsl #16
    1778:	000a4f13 	andeq	r4, sl, r3, lsl pc
    177c:	012d0100 			; <UNDEFINED> instruction: 0x012d0100
    1780:	080037b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, ip, sp}
    1784:	00000038 	andeq	r0, r0, r8, lsr r0
    1788:	181a9c01 	ldmdane	sl, {r0, sl, fp, ip, pc}
    178c:	811e0000 	tsthi	lr, r0
    1790:	01000005 	tsteq	r0, r5
    1794:	0073012d 	rsbseq	r0, r3, sp, lsr #2
    1798:	06b90000 	ldrteq	r0, [r9], r0
    179c:	991e0000 	ldmdbls	lr, {}	; <UNPREDICTABLE>
    17a0:	01000007 	tsteq	r0, r7
    17a4:	0698012d 	ldreq	r0, [r8], sp, lsr #2
    17a8:	06da0000 	ldrbeq	r0, [sl], r0
    17ac:	b5140000 	ldrlt	r0, [r4, #-0]
    17b0:	01000007 	tsteq	r0, r7
    17b4:	0691012f 	ldreq	r0, [r1], pc, lsr #2
    17b8:	07060000 	streq	r0, [r6, -r0]
    17bc:	c2160000 	andsgt	r0, r6, #0
    17c0:	71080037 	tstvc	r8, r7, lsr r0
    17c4:	d2000033 	andle	r0, r0, #51	; 0x33
    17c8:	17000017 	smladne	r0, r7, r0, r0
    17cc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    17d0:	c8150021 	ldmdagt	r5, {r0, r5}
    17d4:	1c080037 	stcne	0, cr0, [r8], {55}	; 0x37
    17d8:	16000033 			; <UNDEFINED> instruction: 0x16000033
    17dc:	080037d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp}
    17e0:	00000b48 	andeq	r0, r0, r8, asr #22
    17e4:	000017f2 	strdeq	r1, [r0], -r2
    17e8:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    17ec:	00638103 	rsbeq	r8, r3, r3, lsl #2
    17f0:	da160008 	ble	581818 <__Stack_Size+0x581418>
    17f4:	54080037 	strpl	r0, [r8], #-55	; 0x37
    17f8:	0600000e 	streq	r0, [r0], -lr
    17fc:	17000018 	smladne	r0, r8, r0, r0
    1800:	74025001 	strvc	r5, [r2], #-1
    1804:	e41b0000 	ldr	r0, [fp], #-0
    1808:	48080037 	stmdami	r8, {r0, r1, r2, r4, r5}
    180c:	1700000b 	strne	r0, [r0, -fp]
    1810:	03055001 	movweq	r5, #20481	; 0x5001
    1814:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}
    1818:	a1130000 	tstge	r3, r0
    181c:	01000002 	tsteq	r0, r2
    1820:	37f0013b 			; <UNDEFINED> instruction: 0x37f0013b
    1824:	004c0800 	subeq	r0, ip, r0, lsl #16
    1828:	9c010000 	stcls	0, cr0, [r1], {-0}
    182c:	000018f2 	strdeq	r1, [r0], -r2
    1830:	0005811e 	andeq	r8, r5, lr, lsl r1
    1834:	013b0100 	teqeq	fp, r0, lsl #2
    1838:	00000073 	andeq	r0, r0, r3, ror r0
    183c:	0000072f 	andeq	r0, r0, pc, lsr #14
    1840:	0007991e 	andeq	r9, r7, lr, lsl r9
    1844:	013b0100 	teqeq	fp, r0, lsl #2
    1848:	00000698 	muleq	r0, r8, r6
    184c:	00000750 	andeq	r0, r0, r0, asr r7
    1850:	0007b514 	andeq	fp, r7, r4, lsl r5
    1854:	013d0100 	teqeq	sp, r0, lsl #2
    1858:	00000691 	muleq	r0, r1, r6
    185c:	00000795 	muleq	r0, r5, r7
    1860:	0037fa16 	eorseq	pc, r7, r6, lsl sl	; <UNPREDICTABLE>
    1864:	00337108 	eorseq	r7, r3, r8, lsl #2
    1868:	00187300 	andseq	r7, r8, r0, lsl #6
    186c:	51011700 	tstpl	r1, r0, lsl #14
    1870:	15004a01 	strne	r4, [r0, #-2561]	; 0xa01
    1874:	08003800 	stmdaeq	r0, {fp, ip, sp}
    1878:	0000331c 	andeq	r3, r0, ip, lsl r3
    187c:	00380816 	eorseq	r0, r8, r6, lsl r8
    1880:	000b4808 	andeq	r4, fp, r8, lsl #16
    1884:	00189300 	andseq	r9, r8, r0, lsl #6
    1888:	50011700 	andpl	r1, r1, r0, lsl #14
    188c:	63910305 	orrsvs	r0, r1, #335544320	; 0x14000000
    1890:	15000800 	strne	r0, [r0, #-2048]	; 0x800
    1894:	0800380e 	stmdaeq	r0, {r1, r2, r3, fp, ip, sp}
    1898:	00000e54 	andeq	r0, r0, r4, asr lr
    189c:	00381416 	eorseq	r1, r8, r6, lsl r4
    18a0:	000b4808 	andeq	r4, fp, r8, lsl #16
    18a4:	0018b300 	andseq	fp, r8, r0, lsl #6
    18a8:	50011700 	andpl	r1, r1, r0, lsl #14
    18ac:	636b0305 	cmnvs	fp, #335544320	; 0x14000000
    18b0:	16000800 	strne	r0, [r0], -r0, lsl #16
    18b4:	0800381e 	stmdaeq	r0, {r1, r2, r3, r4, fp, ip, sp}
    18b8:	00000b48 	andeq	r0, r0, r8, asr #22
    18bc:	000018ca 	andeq	r1, r0, sl, asr #17
    18c0:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    18c4:	00638103 	rsbeq	r8, r3, r3, lsl #2
    18c8:	24160008 	ldrcs	r0, [r6], #-8
    18cc:	54080038 	strpl	r0, [r8], #-56	; 0x38
    18d0:	de00000e 	cdple	0, 0, cr0, cr0, cr14, {0}
    18d4:	17000018 	smladne	r0, r8, r0, r0
    18d8:	74025001 	strvc	r5, [r2], #-1
    18dc:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
    18e0:	48080038 	stmdami	r8, {r3, r4, r5}
    18e4:	1700000b 	strne	r0, [r0, -fp]
    18e8:	03055001 	movweq	r5, #20481	; 0x5001
    18ec:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}
    18f0:	a3130000 	tstge	r3, #0
    18f4:	0100000a 	tsteq	r0, sl
    18f8:	383c014c 	ldmdacc	ip!, {r2, r3, r6, r8}
    18fc:	00380800 	eorseq	r0, r8, r0, lsl #16
    1900:	9c010000 	stcls	0, cr0, [r1], {-0}
    1904:	00001993 	muleq	r0, r3, r9
    1908:	0005811e 	andeq	r8, r5, lr, lsl r1
    190c:	014c0100 	mrseq	r0, (UNDEF: 92)
    1910:	00000073 	andeq	r0, r0, r3, ror r0
    1914:	000007be 			; <UNDEFINED> instruction: 0x000007be
    1918:	0007991e 	andeq	r9, r7, lr, lsl r9
    191c:	014c0100 	mrseq	r0, (UNDEF: 92)
    1920:	00000698 	muleq	r0, r8, r6
    1924:	000007df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1928:	0007b514 	andeq	fp, r7, r4, lsl r5
    192c:	014e0100 	mrseq	r0, (UNDEF: 94)
    1930:	00000691 	muleq	r0, r1, r6
    1934:	0000080b 	andeq	r0, r0, fp, lsl #16
    1938:	00384616 	eorseq	r4, r8, r6, lsl r6
    193c:	00337108 	eorseq	r7, r3, r8, lsl #2
    1940:	00194b00 	andseq	r4, r9, r0, lsl #22
    1944:	51011700 	tstpl	r1, r0, lsl #14
    1948:	15004b01 	strne	r4, [r0, #-2817]	; 0xb01
    194c:	0800384c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp}
    1950:	0000331c 	andeq	r3, r0, ip, lsl r3
    1954:	00385816 	eorseq	r5, r8, r6, lsl r8
    1958:	000b4808 	andeq	r4, fp, r8, lsl #16
    195c:	00196b00 	andseq	r6, r9, r0, lsl #22
    1960:	50011700 	andpl	r1, r1, r0, lsl #14
    1964:	63810305 	orrvs	r0, r1, #335544320	; 0x14000000
    1968:	16000800 	strne	r0, [r0], -r0, lsl #16
    196c:	0800385e 	stmdaeq	r0, {r1, r2, r3, r4, r6, fp, ip, sp}
    1970:	00000e54 	andeq	r0, r0, r4, asr lr
    1974:	0000197f 	andeq	r1, r0, pc, ror r9
    1978:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    197c:	1b000074 	blne	1b54 <__Stack_Size+0x1754>
    1980:	08003868 	stmdaeq	r0, {r3, r5, r6, fp, ip, sp}
    1984:	00000b48 	andeq	r0, r0, r8, asr #22
    1988:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    198c:	00636b03 	rsbeq	r6, r3, r3, lsl #22
    1990:	13000008 	movwne	r0, #8
    1994:	000009c4 	andeq	r0, r0, r4, asr #19
    1998:	74015a01 	strvc	r5, [r1], #-2561	; 0xa01
    199c:	38080038 	stmdacc	r8, {r3, r4, r5}
    19a0:	01000000 	mrseq	r0, (UNDEF: 0)
    19a4:	001a349c 	mulseq	sl, ip, r4
    19a8:	05811e00 	streq	r1, [r1, #3584]	; 0xe00
    19ac:	5a010000 	bpl	419b4 <__Stack_Size+0x415b4>
    19b0:	00007301 	andeq	r7, r0, r1, lsl #6
    19b4:	00083400 	andeq	r3, r8, r0, lsl #8
    19b8:	07991e00 	ldreq	r1, [r9, r0, lsl #28]
    19bc:	5a010000 	bpl	419c4 <__Stack_Size+0x415c4>
    19c0:	00069801 	andeq	r9, r6, r1, lsl #16
    19c4:	00085500 	andeq	r5, r8, r0, lsl #10
    19c8:	07b51400 	ldreq	r1, [r5, r0, lsl #8]!
    19cc:	5c010000 	stcpl	0, cr0, [r1], {-0}
    19d0:	00069101 	andeq	r9, r6, r1, lsl #2
    19d4:	00088100 	andeq	r8, r8, r0, lsl #2
    19d8:	387e1600 	ldmdacc	lr!, {r9, sl, ip}^
    19dc:	33710800 	cmncc	r1, #0, 16
    19e0:	19ec0000 	stmibne	ip!, {}^	; <UNPREDICTABLE>
    19e4:	01170000 	tsteq	r7, r0
    19e8:	004c0151 	subeq	r0, ip, r1, asr r1
    19ec:	00388415 	eorseq	r8, r8, r5, lsl r4
    19f0:	00331c08 	eorseq	r1, r3, r8, lsl #24
    19f4:	38901600 	ldmcc	r0, {r9, sl, ip}
    19f8:	0b480800 	bleq	1203a00 <__Stack_Size+0x1203600>
    19fc:	1a0c0000 	bne	301a04 <__Stack_Size+0x301604>
    1a00:	01170000 	tsteq	r7, r0
    1a04:	81030550 	tsthi	r3, r0, asr r5
    1a08:	00080063 	andeq	r0, r8, r3, rrx
    1a0c:	00389616 	eorseq	r9, r8, r6, lsl r6
    1a10:	000e5408 	andeq	r5, lr, r8, lsl #8
    1a14:	001a2000 	andseq	r2, sl, r0
    1a18:	50011700 	andpl	r1, r1, r0, lsl #14
    1a1c:	00007402 	andeq	r7, r0, r2, lsl #8
    1a20:	0038a01b 	eorseq	sl, r8, fp, lsl r0
    1a24:	000b4808 	andeq	r4, fp, r8, lsl #16
    1a28:	50011700 	andpl	r1, r1, r0, lsl #14
    1a2c:	636b0305 	cmnvs	fp, #335544320	; 0x14000000
    1a30:	00000800 	andeq	r0, r0, r0, lsl #16
    1a34:	00052013 	andeq	r2, r5, r3, lsl r0
    1a38:	01690100 	cmneq	r9, r0, lsl #2
    1a3c:	080038ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, ip, sp}
    1a40:	00000038 	andeq	r0, r0, r8, lsr r0
    1a44:	1ad59c01 	bne	ff568a50 <SCS_BASE+0x1f55aa50>
    1a48:	811e0000 	tsthi	lr, r0
    1a4c:	01000005 	tsteq	r0, r5
    1a50:	00730169 	rsbseq	r0, r3, r9, ror #2
    1a54:	08aa0000 	stmiaeq	sl!, {}	; <UNPREDICTABLE>
    1a58:	991e0000 	ldmdbls	lr, {}	; <UNPREDICTABLE>
    1a5c:	01000007 	tsteq	r0, r7
    1a60:	06980169 	ldreq	r0, [r8], r9, ror #2
    1a64:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
    1a68:	b5140000 	ldrlt	r0, [r4, #-0]
    1a6c:	01000007 	tsteq	r0, r7
    1a70:	0691016b 	ldreq	r0, [r1], fp, ror #2
    1a74:	08f70000 	ldmeq	r7!, {}^	; <UNPREDICTABLE>
    1a78:	b6160000 	ldrlt	r0, [r6], -r0
    1a7c:	71080038 	tstvc	r8, r8, lsr r0
    1a80:	8d000033 	stchi	0, cr0, [r0, #-204]	; 0xffffff34
    1a84:	1700001a 	smladne	r0, sl, r0, r0
    1a88:	4d015101 	stfmis	f5, [r1, #-4]
    1a8c:	38bc1500 	ldmcc	ip!, {r8, sl, ip}
    1a90:	331c0800 	tstcc	ip, #0, 16
    1a94:	c8160000 	ldmdagt	r6, {}	; <UNPREDICTABLE>
    1a98:	48080038 	stmdami	r8, {r3, r4, r5}
    1a9c:	ad00000b 	stcge	0, cr0, [r0, #-44]	; 0xffffffd4
    1aa0:	1700001a 	smladne	r0, sl, r0, r0
    1aa4:	03055001 	movweq	r5, #20481	; 0x5001
    1aa8:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
    1aac:	38ce1600 	stmiacc	lr, {r9, sl, ip}^
    1ab0:	0e540800 	cdpeq	8, 5, cr0, cr4, cr0, {0}
    1ab4:	1ac10000 	bne	ff041abc <SCS_BASE+0x1f033abc>
    1ab8:	01170000 	tsteq	r7, r0
    1abc:	00740250 	rsbseq	r0, r4, r0, asr r2
    1ac0:	38d81b00 	ldmcc	r8, {r8, r9, fp, ip}^
    1ac4:	0b480800 	bleq	1203acc <__Stack_Size+0x12036cc>
    1ac8:	01170000 	tsteq	r7, r0
    1acc:	6b030550 	blvs	c3014 <__Stack_Size+0xc2c14>
    1ad0:	00080063 	andeq	r0, r8, r3, rrx
    1ad4:	00571300 	subseq	r1, r7, r0, lsl #6
    1ad8:	77010000 	strvc	r0, [r1, -r0]
    1adc:	0038e401 	eorseq	lr, r8, r1, lsl #8
    1ae0:	00003808 	andeq	r3, r0, r8, lsl #16
    1ae4:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    1ae8:	1e00001b 	mcrne	0, 0, r0, cr0, cr11, {0}
    1aec:	00000581 	andeq	r0, r0, r1, lsl #11
    1af0:	73017701 	movwvc	r7, #5889	; 0x1701
    1af4:	20000000 	andcs	r0, r0, r0
    1af8:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    1afc:	00000799 	muleq	r0, r9, r7
    1b00:	98017701 	stmdals	r1, {r0, r8, r9, sl, ip, sp, lr}
    1b04:	41000006 	tstmi	r0, r6
    1b08:	14000009 	strne	r0, [r0], #-9
    1b0c:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
    1b10:	91017901 	tstls	r1, r1, lsl #18
    1b14:	6d000006 	stcvs	0, cr0, [r0, #-24]	; 0xffffffe8
    1b18:	16000009 	strne	r0, [r0], -r9
    1b1c:	080038ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip, sp}
    1b20:	00003371 	andeq	r3, r0, r1, ror r3
    1b24:	00001b2e 	andeq	r1, r0, lr, lsr #22
    1b28:	01510117 	cmpeq	r1, r7, lsl r1
    1b2c:	f415004e 			; <UNDEFINED> instruction: 0xf415004e
    1b30:	1c080038 	stcne	0, cr0, [r8], {56}	; 0x38
    1b34:	16000033 			; <UNDEFINED> instruction: 0x16000033
    1b38:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
    1b3c:	00000b48 	andeq	r0, r0, r8, asr #22
    1b40:	00001b4e 	andeq	r1, r0, lr, asr #22
    1b44:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    1b48:	00638103 	rsbeq	r8, r3, r3, lsl #2
    1b4c:	06160008 	ldreq	r0, [r6], -r8
    1b50:	54080039 	strpl	r0, [r8], #-57	; 0x39
    1b54:	6200000e 	andvs	r0, r0, #14
    1b58:	1700001b 	smladne	r0, fp, r0, r0
    1b5c:	74025001 	strvc	r5, [r2], #-1
    1b60:	101b0000 	andsne	r0, fp, r0
    1b64:	48080039 	stmdami	r8, {r0, r3, r4, r5}
    1b68:	1700000b 	strne	r0, [r0, -fp]
    1b6c:	03055001 	movweq	r5, #20481	; 0x5001
    1b70:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}
    1b74:	31130000 	tstcc	r3, r0
    1b78:	01000001 	tsteq	r0, r1
    1b7c:	391c0185 	ldmdbcc	ip, {r0, r2, r7, r8}
    1b80:	00380800 	eorseq	r0, r8, r0, lsl #16
    1b84:	9c010000 	stcls	0, cr0, [r1], {-0}
    1b88:	00001c17 	andeq	r1, r0, r7, lsl ip
    1b8c:	0005811e 	andeq	r8, r5, lr, lsl r1
    1b90:	01850100 	orreq	r0, r5, r0, lsl #2
    1b94:	00000073 	andeq	r0, r0, r3, ror r0
    1b98:	00000996 	muleq	r0, r6, r9
    1b9c:	0007991e 	andeq	r9, r7, lr, lsl r9
    1ba0:	01850100 	orreq	r0, r5, r0, lsl #2
    1ba4:	00000698 	muleq	r0, r8, r6
    1ba8:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    1bac:	0007b514 	andeq	fp, r7, r4, lsl r5
    1bb0:	01870100 	orreq	r0, r7, r0, lsl #2
    1bb4:	00000691 	muleq	r0, r1, r6
    1bb8:	000009e3 	andeq	r0, r0, r3, ror #19
    1bbc:	00392616 	eorseq	r2, r9, r6, lsl r6
    1bc0:	00337108 	eorseq	r7, r3, r8, lsl #2
    1bc4:	001bcf00 	andseq	ip, fp, r0, lsl #30
    1bc8:	51011700 	tstpl	r1, r0, lsl #14
    1bcc:	15004f01 	strne	r4, [r0, #-3841]	; 0xf01
    1bd0:	0800392c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip, sp}
    1bd4:	0000331c 	andeq	r3, r0, ip, lsl r3
    1bd8:	00393816 	eorseq	r3, r9, r6, lsl r8
    1bdc:	000b4808 	andeq	r4, fp, r8, lsl #16
    1be0:	001bef00 	andseq	lr, fp, r0, lsl #30
    1be4:	50011700 	andpl	r1, r1, r0, lsl #14
    1be8:	63810305 	orrvs	r0, r1, #335544320	; 0x14000000
    1bec:	16000800 	strne	r0, [r0], -r0, lsl #16
    1bf0:	0800393e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, fp, ip, sp}
    1bf4:	00000e54 	andeq	r0, r0, r4, asr lr
    1bf8:	00001c03 	andeq	r1, r0, r3, lsl #24
    1bfc:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    1c00:	1b000074 	blne	1dd8 <__Stack_Size+0x19d8>
    1c04:	08003948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp}
    1c08:	00000b48 	andeq	r0, r0, r8, asr #22
    1c0c:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    1c10:	00636b03 	rsbeq	r6, r3, r3, lsl #22
    1c14:	13000008 	movwne	r0, #8
    1c18:	0000063b 	andeq	r0, r0, fp, lsr r6
    1c1c:	54019301 	strpl	r9, [r1], #-769	; 0x301
    1c20:	38080039 	stmdacc	r8, {r0, r3, r4, r5}
    1c24:	01000000 	mrseq	r0, (UNDEF: 0)
    1c28:	001cb99c 	mulseq	ip, ip, r9
    1c2c:	05811e00 	streq	r1, [r1, #3584]	; 0xe00
    1c30:	93010000 	movwls	r0, #4096	; 0x1000
    1c34:	00007301 	andeq	r7, r0, r1, lsl #6
    1c38:	000a0c00 	andeq	r0, sl, r0, lsl #24
    1c3c:	07991e00 	ldreq	r1, [r9, r0, lsl #28]
    1c40:	93010000 	movwls	r0, #4096	; 0x1000
    1c44:	0014e001 	andseq	lr, r4, r1
    1c48:	000a2d00 	andeq	r2, sl, r0, lsl #26
    1c4c:	07b51400 	ldreq	r1, [r5, r0, lsl #8]!
    1c50:	95010000 	strls	r0, [r1, #-0]
    1c54:	00069101 	andeq	r9, r6, r1, lsl #2
    1c58:	000a5900 	andeq	r5, sl, r0, lsl #18
    1c5c:	395e1600 	ldmdbcc	lr, {r9, sl, ip}^
    1c60:	33570800 	cmpcc	r7, #0, 16
    1c64:	1c710000 	ldclne	0, cr0, [r1], #-0
    1c68:	01170000 	tsteq	r7, r0
    1c6c:	23080251 	movwcs	r0, #33361	; 0x8251
    1c70:	39641500 	stmdbcc	r4!, {r8, sl, ip}^
    1c74:	331c0800 	tstcc	ip, #0, 16
    1c78:	70160000 	andsvc	r0, r6, r0
    1c7c:	48080039 	stmdami	r8, {r0, r3, r4, r5}
    1c80:	9100000b 	tstls	r0, fp
    1c84:	1700001c 	smladne	r0, ip, r0, r0
    1c88:	03055001 	movweq	r5, #20481	; 0x5001
    1c8c:	08006381 	stmdaeq	r0, {r0, r7, r8, r9, sp, lr}
    1c90:	39761600 	ldmdbcc	r6!, {r9, sl, ip}^
    1c94:	0e540800 	cdpeq	8, 5, cr0, cr4, cr0, {0}
    1c98:	1ca50000 	stcne	0, cr0, [r5]
    1c9c:	01170000 	tsteq	r7, r0
    1ca0:	00740250 	rsbseq	r0, r4, r0, asr r2
    1ca4:	39801b00 	stmibcc	r0, {r8, r9, fp, ip}
    1ca8:	0b480800 	bleq	1203cb0 <__Stack_Size+0x12038b0>
    1cac:	01170000 	tsteq	r7, r0
    1cb0:	6b030550 	blvs	c31f8 <__Stack_Size+0xc2df8>
    1cb4:	00080063 	andeq	r0, r8, r3, rrx
    1cb8:	0d511300 	ldcleq	3, cr1, [r1, #-0]
    1cbc:	a0010000 	andge	r0, r1, r0
    1cc0:	00398c01 	eorseq	r8, r9, r1, lsl #24
    1cc4:	00003408 	andeq	r3, r0, r8, lsl #8
    1cc8:	629c0100 	addsvs	r0, ip, #0, 2
    1ccc:	1e00001d 	mcrne	0, 0, r0, cr0, cr13, {0}
    1cd0:	00000581 	andeq	r0, r0, r1, lsl #11
    1cd4:	7301a001 	movwvc	sl, #4097	; 0x1001
    1cd8:	82000000 	andhi	r0, r0, #0
    1cdc:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1ce0:	00000ac3 	andeq	r0, r0, r3, asr #21
    1ce4:	9101a001 	tstls	r1, r1
    1ce8:	a3000006 	movwge	r0, #6
    1cec:	1400000a 	strne	r0, [r0], #-10
    1cf0:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
    1cf4:	9101a201 	tstls	r1, r1, lsl #4
    1cf8:	cf000006 	svcgt	0x00000006
    1cfc:	1600000a 	strne	r0, [r0], -sl
    1d00:	08003996 	stmdaeq	r0, {r1, r2, r4, r7, r8, fp, ip, sp}
    1d04:	0000333c 	andeq	r3, r0, ip, lsr r3
    1d08:	00001d1a 	andeq	r1, r0, sl, lsl sp
    1d0c:	03520117 	cmpeq	r2, #-1073741819	; 0xc0000005
    1d10:	175101f3 	smmlsrne	r1, r3, r1, r0
    1d14:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1d18:	9a150028 	bls	541dc0 <__Stack_Size+0x5419c0>
    1d1c:	1c080039 	stcne	0, cr0, [r8], {57}	; 0x39
    1d20:	16000033 			; <UNDEFINED> instruction: 0x16000033
    1d24:	080039a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, fp, ip, sp}
    1d28:	00000b48 	andeq	r0, r0, r8, asr #22
    1d2c:	00001d3a 	andeq	r1, r0, sl, lsr sp
    1d30:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    1d34:	00638103 	rsbeq	r8, r3, r3, lsl #2
    1d38:	ac160008 	ldcge	0, cr0, [r6], {8}
    1d3c:	54080039 	strpl	r0, [r8], #-57	; 0x39
    1d40:	4e00000e 	cdpmi	0, 0, cr0, cr0, cr14, {0}
    1d44:	1700001d 	smladne	r0, sp, r0, r0
    1d48:	74025001 	strvc	r5, [r2], #-1
    1d4c:	b61b0000 	ldrlt	r0, [fp], -r0
    1d50:	48080039 	stmdami	r8, {r0, r3, r4, r5}
    1d54:	1700000b 	strne	r0, [r0, -fp]
    1d58:	03055001 	movweq	r5, #20481	; 0x5001
    1d5c:	0800636b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sp, lr}
    1d60:	01130000 	tsteq	r3, r0
    1d64:	01000007 	tsteq	r0, r7
    1d68:	39c001ac 	stmibcc	r0, {r2, r3, r5, r7, r8}^
    1d6c:	001a0800 	andseq	r0, sl, r0, lsl #16
    1d70:	9c010000 	stcls	0, cr0, [r1], {-0}
    1d74:	00001dd2 	ldrdeq	r1, [r0], -r2
    1d78:	0005811e 	andeq	r8, r5, lr, lsl r1
    1d7c:	01ac0100 			; <UNDEFINED> instruction: 0x01ac0100
    1d80:	00000073 	andeq	r0, r0, r3, ror r0
    1d84:	00000af8 	strdeq	r0, [r0], -r8
    1d88:	00047c1e 	andeq	r7, r4, lr, lsl ip
    1d8c:	01ac0100 			; <UNDEFINED> instruction: 0x01ac0100
    1d90:	00000691 	muleq	r0, r1, r6
    1d94:	00000b19 	andeq	r0, r0, r9, lsl fp
    1d98:	0007b514 	andeq	fp, r7, r4, lsl r5
    1d9c:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    1da0:	00000691 	muleq	r0, r1, r6
    1da4:	00000b37 	andeq	r0, r0, r7, lsr fp
    1da8:	0039d016 	eorseq	sp, r9, r6, lsl r0
    1dac:	00333c08 	eorseq	r3, r3, r8, lsl #24
    1db0:	001dc800 	andseq	ip, sp, r0, lsl #16
    1db4:	52011700 	andpl	r1, r1, #0, 14
    1db8:	17007402 	strne	r7, [r0, -r2, lsl #8]
    1dbc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1dc0:	50011729 	andpl	r1, r1, r9, lsr #14
    1dc4:	00007502 	andeq	r7, r0, r2, lsl #10
    1dc8:	0039d415 	eorseq	sp, r9, r5, lsl r4
    1dcc:	00331c08 	eorseq	r1, r3, r8, lsl #24
    1dd0:	24130000 	ldrcs	r0, [r3], #-0
    1dd4:	01000008 	tsteq	r0, r8
    1dd8:	39da049a 	ldmibcc	sl, {r1, r3, r4, r7, sl}^
    1ddc:	008e0800 	addeq	r0, lr, r0, lsl #16
    1de0:	9c010000 	stcls	0, cr0, [r1], {-0}
    1de4:	00001eeb 	andeq	r1, r0, fp, ror #29
    1de8:	000b3a19 	andeq	r3, fp, r9, lsl sl
    1dec:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    1df0:	00000590 	muleq	r0, r0, r5
    1df4:	195c9102 	ldmdbne	ip, {r1, r8, ip, pc}^
    1df8:	0000054b 	andeq	r0, r0, fp, asr #10
    1dfc:	04049d01 	streq	r9, [r4], #-3329	; 0xd01
    1e00:	02000006 	andeq	r0, r0, #6
    1e04:	e4166891 	ldr	r6, [r6], #-2193	; 0x891
    1e08:	8b080039 	blhi	201ef4 <__Stack_Size+0x201af4>
    1e0c:	1a000033 	bne	1ee0 <__Stack_Size+0x1ae0>
    1e10:	1700001e 	smladne	r0, lr, r0, r0
    1e14:	91025001 	tstls	r2, r1
    1e18:	ea16005c 	b	581f90 <__Stack_Size+0x581b90>
    1e1c:	a3080039 	movwge	r0, #32825	; 0x8039
    1e20:	2e000033 	mcrcs	0, 0, r0, cr0, cr3, {1}
    1e24:	1700001e 	smladne	r0, lr, r0, r0
    1e28:	91025001 	tstls	r2, r1
    1e2c:	f2160068 	vhadd.s16	q0, q3, q12
    1e30:	bb080039 	bllt	201f1c <__Stack_Size+0x201b1c>
    1e34:	43000033 	movwmi	r0, #51	; 0x33
    1e38:	1700001e 	smladne	r0, lr, r0, r0
    1e3c:	40035001 	andmi	r5, r3, r1
    1e40:	1600244a 	strne	r2, [r0], -sl, asr #8
    1e44:	08003a12 	stmdaeq	r0, {r1, r4, r9, fp, ip, sp}
    1e48:	000033d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    1e4c:	00001e5e 	andeq	r1, r0, lr, asr lr
    1e50:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
    1e54:	01175c91 			; <UNDEFINED> instruction: 0x01175c91
    1e58:	4a400350 	bmi	1002ba0 <__Stack_Size+0x10027a0>
    1e5c:	20160024 	andscs	r0, r6, r4, lsr #32
    1e60:	ea08003a 	b	201f50 <__Stack_Size+0x201b50>
    1e64:	7f000033 	svcvc	0x00000033
    1e68:	1700001e 	smladne	r0, lr, r0, r0
    1e6c:	31015201 	tstcc	r1, r1, lsl #4
    1e70:	03510117 	cmpeq	r1, #-1073741819	; 0xc0000005
    1e74:	1702d20a 	strne	sp, [r2, -sl, lsl #4]
    1e78:	40035001 	andmi	r5, r3, r1
    1e7c:	1600244a 	strne	r2, [r0], -sl, asr #8
    1e80:	08003a3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, fp, ip, sp}
    1e84:	00003406 	andeq	r3, r0, r6, lsl #8
    1e88:	00001e9a 	muleq	r0, sl, lr
    1e8c:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
    1e90:	01176891 			; <UNDEFINED> instruction: 0x01176891
    1e94:	4a400350 	bmi	1002bdc <__Stack_Size+0x10027dc>
    1e98:	48160024 	ldmdami	r6, {r2, r5}
    1e9c:	1d08003a 	stcne	0, cr0, [r8, #-232]	; 0xffffff18
    1ea0:	b5000034 	strlt	r0, [r0, #-52]	; 0x34
    1ea4:	1700001e 	smladne	r0, lr, r0, r0
    1ea8:	74025101 	strvc	r5, [r2], #-257	; 0x101
    1eac:	50011700 	andpl	r1, r1, r0, lsl #14
    1eb0:	244a4003 	strbcs	r4, [sl], #-3
    1eb4:	3a541600 	bcc	15076bc <__Stack_Size+0x15072bc>
    1eb8:	34340800 	ldrtcc	r0, [r4], #-2048	; 0x800
    1ebc:	1ed40000 	cdpne	0, 13, cr0, cr4, cr0, {0}
    1ec0:	01170000 	tsteq	r7, r0
    1ec4:	17310152 			; <UNDEFINED> instruction: 0x17310152
    1ec8:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    1ecc:	03500117 	cmpeq	r0, #-1073741819	; 0xc0000005
    1ed0:	00244a40 	eoreq	r4, r4, r0, asr #20
    1ed4:	003a5e1a 	eorseq	r5, sl, sl, lsl lr
    1ed8:	00345008 	eorseq	r5, r4, r8
    1edc:	51011700 	tstpl	r1, r0, lsl #14
    1ee0:	01173101 	tsteq	r7, r1, lsl #2
    1ee4:	4a400350 	bmi	1002c2c <__Stack_Size+0x100282c>
    1ee8:	13000024 	movwne	r0, #36	; 0x24
    1eec:	000006d3 	ldrdeq	r0, [r0], -r3
    1ef0:	6804bf01 	stmdavs	r4, {r0, r8, r9, sl, fp, ip, sp, pc}
    1ef4:	5408003a 	strpl	r0, [r8], #-58	; 0x3a
    1ef8:	01000000 	mrseq	r0, (UNDEF: 0)
    1efc:	001f5c9c 	mulseq	pc, ip, ip	; <UNPREDICTABLE>
    1f00:	3a741600 	bcc	1d07708 <__Stack_Size+0x1d07308>
    1f04:	34670800 	strbtcc	r0, [r7], #-2048	; 0x800
    1f08:	1f1b0000 	svcne	0x001b0000
    1f0c:	01170000 	tsteq	r7, r0
    1f10:	17320151 			; <UNDEFINED> instruction: 0x17320151
    1f14:	40035001 	andmi	r5, r3, r1
    1f18:	1600244a 	strne	r2, [r0], -sl, asr #8
    1f1c:	08003a80 	stmdaeq	r0, {r7, r9, fp, ip, sp}
    1f20:	00003482 	andeq	r3, r0, r2, lsl #9
    1f24:	00001f35 	andeq	r1, r0, r5, lsr pc
    1f28:	01510117 	cmpeq	r1, r7, lsl r1
    1f2c:	50011732 	andpl	r1, r1, r2, lsr r7
    1f30:	244a4003 	strbcs	r4, [sl], #-3
    1f34:	3a881600 	bcc	fe20773c <SCS_BASE+0x1e1f973c>
    1f38:	34990800 	ldrcc	r0, [r9], #2048	; 0x800
    1f3c:	1f4a0000 	svcne	0x004a0000
    1f40:	01170000 	tsteq	r7, r0
    1f44:	4a400350 	bmi	1002c8c <__Stack_Size+0x100288c>
    1f48:	a21a0024 	andsge	r0, sl, #36	; 0x24
    1f4c:	af08003a 	svcge	0x0008003a
    1f50:	17000034 	smladxne	r0, r4, r0, r0
    1f54:	40035001 	andmi	r5, r3, r1
    1f58:	0000244a 	andeq	r2, r0, sl, asr #8
    1f5c:	00043c13 	andeq	r3, r4, r3, lsl ip
    1f60:	04ce0100 	strbeq	r0, [lr], #256	; 0x100
    1f64:	08003abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip, sp}
    1f68:	00000030 	andeq	r0, r0, r0, lsr r0
    1f6c:	1fa49c01 	svcne	0x00a49c01
    1f70:	c8160000 	ldmdagt	r6, {}	; <UNPREDICTABLE>
    1f74:	c608003a 			; <UNDEFINED> instruction: 0xc608003a
    1f78:	90000034 	andls	r0, r0, r4, lsr r0
    1f7c:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    1f80:	0a035101 	beq	d638c <__Stack_Size+0xd5f8c>
    1f84:	01170525 	tsteq	r7, r5, lsr #10
    1f88:	000c0550 	andeq	r0, ip, r0, asr r5
    1f8c:	00400138 	subeq	r0, r0, r8, lsr r1
    1f90:	003adc1a 	eorseq	sp, sl, sl, lsl ip
    1f94:	0034e008 	eorseq	lr, r4, r8
    1f98:	50011700 	andpl	r1, r1, r0, lsl #14
    1f9c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    1fa0:	00004001 	andeq	r4, r0, r1
    1fa4:	0006e613 	andeq	lr, r6, r3, lsl r6
    1fa8:	04d40100 	ldrbeq	r0, [r4], #256	; 0x100
    1fac:	08003aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, ip, sp}
    1fb0:	00000014 	andeq	r0, r0, r4, lsl r0
    1fb4:	1fdf9c01 	svcne	0x00df9c01
    1fb8:	f6160000 			; <UNDEFINED> instruction: 0xf6160000
    1fbc:	f508003a 			; <UNDEFINED> instruction: 0xf508003a
    1fc0:	cf000034 	svcgt	0x00000034
    1fc4:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    1fc8:	0a035001 	beq	d5fd4 <__Stack_Size+0xd5bd4>
    1fcc:	1b002328 	blne	ac74 <__Stack_Size+0xa874>
    1fd0:	08003b00 	stmdaeq	r0, {r8, r9, fp, ip, sp}
    1fd4:	00003506 	andeq	r3, r0, r6, lsl #10
    1fd8:	01500117 	cmpeq	r0, r7, lsl r1
    1fdc:	1c000031 	stcne	0, cr0, [r0], {49}	; 0x31
    1fe0:	00000cbf 			; <UNDEFINED> instruction: 0x00000cbf
    1fe4:	0004dd01 	andeq	sp, r4, r1, lsl #26
    1fe8:	1808003b 	stmdane	r8, {r0, r1, r3, r4, r5}
    1fec:	01000000 	mrseq	r0, (UNDEF: 0)
    1ff0:	0598139c 	ldreq	r1, [r8, #924]	; 0x39c
    1ff4:	e3010000 	movw	r0, #4096	; 0x1000
    1ff8:	003b1804 	eorseq	r1, fp, r4, lsl #16
    1ffc:	00003008 	andeq	r3, r0, r8
    2000:	489c0100 	ldmmi	ip, {r8}
    2004:	1e000020 	cdpne	0, 0, cr0, cr0, cr0, {1}
    2008:	00000e0e 	andeq	r0, r0, lr, lsl #28
    200c:	4504e301 	strmi	lr, [r4, #-769]	; 0x301
    2010:	57000000 	strpl	r0, [r0, -r0]
    2014:	1600000b 	strne	r0, [r0], -fp
    2018:	08003b22 	stmdaeq	r0, {r1, r5, r8, r9, fp, ip, sp}
    201c:	00003517 	andeq	r3, r0, r7, lsl r5
    2020:	0000202a 	andeq	r2, r0, sl, lsr #32
    2024:	01500117 	cmpeq	r0, r7, lsl r1
    2028:	38160031 	ldmdacc	r6, {r0, r4, r5}
    202c:	1708003b 	smladxne	r8, fp, r0, r0
    2030:	3e000035 	mcrcc	0, 0, r0, cr0, cr5, {1}
    2034:	17000020 	strne	r0, [r0, -r0, lsr #32]
    2038:	09025001 	stmdbeq	r2, {r0, ip, lr}
    203c:	422300fe 	eormi	r0, r3, #254	; 0xfe
    2040:	1708003b 	smladxne	r8, fp, r0, r0
    2044:	00000035 	andeq	r0, r0, r5, lsr r0
    2048:	00034c13 	andeq	r4, r3, r3, lsl ip
    204c:	01bd0100 			; <UNDEFINED> instruction: 0x01bd0100
    2050:	08003b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, ip, sp}
    2054:	00000032 	andeq	r0, r0, r2, lsr r0
    2058:	20f39c01 	rscscs	r9, r3, r1, lsl #24
    205c:	811e0000 	tsthi	lr, r0
    2060:	01000005 	tsteq	r0, r5
    2064:	007301bd 	ldrhteq	r0, [r3], #-29	; 0xffffffe3
    2068:	0b920000 	bleq	fe482070 <SCS_BASE+0x1e474070>
    206c:	c31e0000 	tstgt	lr, #0
    2070:	0100000a 	tsteq	r0, sl
    2074:	069101bd 			; <UNDEFINED> instruction: 0x069101bd
    2078:	0bb30000 	bleq	fecc2080 <SCS_BASE+0x1ecb4080>
    207c:	7c1e0000 	ldcvc	0, cr0, [lr], {-0}
    2080:	01000004 	tsteq	r0, r4
    2084:	069101bd 			; <UNDEFINED> instruction: 0x069101bd
    2088:	0bdf0000 	bleq	ff7c2090 <SCS_BASE+0x1f7b4090>
    208c:	6b2c0000 	blvs	b02094 <__Stack_Size+0xb01c94>
    2090:	01be0100 			; <UNDEFINED> instruction: 0x01be0100
    2094:	00000691 	muleq	r0, r1, r6
    2098:	00000c0b 	andeq	r0, r0, fp, lsl #24
    209c:	003b5616 	eorseq	r5, fp, r6, lsl r6
    20a0:	001d6208 	andseq	r6, sp, r8, lsl #4
    20a4:	0020b600 	eoreq	fp, r0, r0, lsl #12
    20a8:	51011700 	tstpl	r1, r0, lsl #14
    20ac:	17fe0802 	ldrbne	r0, [lr, r2, lsl #16]!
    20b0:	75025001 	strvc	r5, [r2, #-1]
    20b4:	5e160000 	cdppl	0, 1, cr0, cr6, cr0, {0}
    20b8:	b908003b 	stmdblt	r8, {r0, r1, r3, r4, r5}
    20bc:	d000001c 	andle	r0, r0, ip, lsl r0
    20c0:	17000020 	strne	r0, [r0, -r0, lsr #32]
    20c4:	74025101 	strvc	r5, [r2], #-257	; 0x101
    20c8:	50011700 	andpl	r1, r1, r0, lsl #14
    20cc:	00007502 	andeq	r7, r0, r2, lsl #10
    20d0:	003b6a16 	eorseq	r6, fp, r6, lsl sl
    20d4:	001ff108 	andseq	pc, pc, r8, lsl #2
    20d8:	0020e300 	eoreq	lr, r0, r0, lsl #6
    20dc:	50011700 	andpl	r1, r1, r0, lsl #14
    20e0:	1b003101 	blne	e4ec <__Stack_Size+0xe0ec>
    20e4:	08003b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp}
    20e8:	00001d62 	andeq	r1, r0, r2, ror #26
    20ec:	01510117 	cmpeq	r1, r7, lsl r1
    20f0:	28000030 	stmdacs	r0, {r4, r5}
    20f4:	00000180 	andeq	r0, r0, r0, lsl #3
    20f8:	7a028e01 	bvc	a5904 <__Stack_Size+0xa5504>
    20fc:	4408003b 	strmi	r0, [r8], #-59	; 0x3b
    2100:	01000000 	mrseq	r0, (UNDEF: 0)
    2104:	0021c19c 	mlaeq	r1, ip, r1, ip
    2108:	3b861600 	blcc	fe187910 <SCS_BASE+0x1e179910>
    210c:	20480800 	subcs	r0, r8, r0, lsl #16
    2110:	21280000 			; <UNDEFINED> instruction: 0x21280000
    2114:	01170000 	tsteq	r7, r0
    2118:	7d080252 	sfmvc	f0, 4, [r8, #-328]	; 0xfffffeb8
    211c:	01510117 	cmpeq	r1, r7, lsl r1
    2120:	50011743 	andpl	r1, r1, r3, asr #14
    2124:	00640802 	rsbeq	r0, r4, r2, lsl #16
    2128:	003b9016 	eorseq	r9, fp, r6, lsl r0
    212c:	00204808 	eoreq	r4, r0, r8, lsl #16
    2130:	00214700 	eoreq	r4, r1, r0, lsl #14
    2134:	52011700 	andpl	r1, r1, #0, 14
    2138:	177d0802 	ldrbne	r0, [sp, -r2, lsl #16]!
    213c:	40015101 	andmi	r5, r1, r1, lsl #2
    2140:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    2144:	16006408 	strne	r6, [r0], -r8, lsl #8
    2148:	08003b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip, sp}
    214c:	00002048 	andeq	r2, r0, r8, asr #32
    2150:	00002167 	andeq	r2, r0, r7, ror #2
    2154:	03520117 	cmpeq	r2, #-1073741819	; 0xc0000005
    2158:	1701f40a 	strne	pc, [r1, -sl, lsl #8]
    215c:	40015101 	andmi	r5, r1, r1, lsl #2
    2160:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    2164:	16006408 	strne	r6, [r0], -r8, lsl #8
    2168:	08003ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp, ip, sp}
    216c:	00002048 	andeq	r2, r0, r8, asr #32
    2170:	00002186 	andeq	r2, r0, r6, lsl #3
    2174:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
    2178:	01177d08 	tsteq	r7, r8, lsl #26
    217c:	173e0151 			; <UNDEFINED> instruction: 0x173e0151
    2180:	08025001 	stmdaeq	r2, {r0, ip, lr}
    2184:	b0160064 	andslt	r0, r6, r4, rrx
    2188:	4808003b 	stmdami	r8, {r0, r1, r3, r4, r5}
    218c:	a5000020 	strge	r0, [r0, #-32]
    2190:	17000021 	strne	r0, [r0, -r1, lsr #32]
    2194:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    2198:	5101177d 	tstpl	r1, sp, ror r7
    219c:	01174001 	tsteq	r7, r1
    21a0:	64080250 	strvs	r0, [r8], #-592	; 0x250
    21a4:	3bbe1b00 	blcc	fef88dac <SCS_BASE+0x1ef7adac>
    21a8:	20480800 	subcs	r0, r8, r0, lsl #16
    21ac:	01170000 	tsteq	r7, r0
    21b0:	fa080252 	blx	202b00 <__Stack_Size+0x202700>
    21b4:	01510117 	cmpeq	r1, r7, lsl r1
    21b8:	50011743 	andpl	r1, r1, r3, asr #14
    21bc:	00640802 	rsbeq	r0, r4, r2, lsl #16
    21c0:	09fb2800 	ldmibeq	fp!, {fp, sp}^
    21c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    21c8:	003bbe02 	eorseq	fp, fp, r2, lsl #28
    21cc:	00007e08 	andeq	r7, r0, r8, lsl #28
    21d0:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    21d4:	16000023 	strne	r0, [r0], -r3, lsr #32
    21d8:	08003bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp, ip, sp}
    21dc:	00002048 	andeq	r2, r0, r8, asr #32
    21e0:	000021f6 	strdeq	r2, [r0], -r6
    21e4:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
    21e8:	01177d08 	tsteq	r7, r8, lsl #26
    21ec:	17460151 	smlsldne	r0, r6, r1, r1
    21f0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    21f4:	d0160064 	andsle	r0, r6, r4, rrx
    21f8:	f108003b 			; <UNDEFINED> instruction: 0xf108003b
    21fc:	0a00001f 	beq	2280 <__Stack_Size+0x1e80>
    2200:	17000022 	strne	r0, [r0, -r2, lsr #32]
    2204:	08025001 	stmdaeq	r2, {r0, ip, lr}
    2208:	da16007d 	ble	582404 <__Stack_Size+0x582004>
    220c:	4808003b 	stmdami	r8, {r0, r1, r3, r4, r5}
    2210:	29000020 	stmdbcs	r0, {r5}
    2214:	17000022 	strne	r0, [r0, -r2, lsr #32]
    2218:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    221c:	5101177d 	tstpl	r1, sp, ror r7
    2220:	01174801 	tsteq	r7, r1, lsl #16
    2224:	64080250 	strvs	r0, [r8], #-592	; 0x250
    2228:	3be41600 	blcc	ff907a30 <SCS_BASE+0x1f8f9a30>
    222c:	20480800 	subcs	r0, r8, r0, lsl #16
    2230:	22480000 	subcs	r0, r8, #0
    2234:	01170000 	tsteq	r7, r0
    2238:	7d080252 	sfmvc	f0, 4, [r8, #-328]	; 0xfffffeb8
    223c:	01510117 	cmpeq	r1, r7, lsl r1
    2240:	50011744 	andpl	r1, r1, r4, asr #14
    2244:	00640802 	rsbeq	r0, r4, r2, lsl #16
    2248:	003bea16 	eorseq	lr, fp, r6, lsl sl
    224c:	001ff108 	andseq	pc, pc, r8, lsl #2
    2250:	00225c00 	eoreq	r5, r2, r0, lsl #24
    2254:	50011700 	andpl	r1, r1, r0, lsl #14
    2258:	007d0802 	rsbseq	r0, sp, r2, lsl #16
    225c:	003bf616 	eorseq	pc, fp, r6, lsl r6	; <UNPREDICTABLE>
    2260:	00204808 	eoreq	r4, r0, r8, lsl #16
    2264:	00227c00 	eoreq	r7, r2, r0, lsl #24
    2268:	52011700 	andpl	r1, r1, #0, 14
    226c:	01f40a03 	mvnseq	r0, r3, lsl #20
    2270:	01510117 	cmpeq	r1, r7, lsl r1
    2274:	50011746 	andpl	r1, r1, r6, asr #14
    2278:	00640802 	rsbeq	r0, r4, r2, lsl #16
    227c:	003bfc16 	eorseq	pc, fp, r6, lsl ip	; <UNPREDICTABLE>
    2280:	001ff108 	andseq	pc, pc, r8, lsl #2
    2284:	00229000 	eoreq	r9, r2, r0
    2288:	50011700 	andpl	r1, r1, r0, lsl #14
    228c:	007d0802 	rsbseq	r0, sp, r2, lsl #16
    2290:	003c0616 	eorseq	r0, ip, r6, lsl r6
    2294:	00204808 	eoreq	r4, r0, r8, lsl #16
    2298:	0022af00 	eoreq	sl, r2, r0, lsl #30
    229c:	52011700 	andpl	r1, r1, #0, 14
    22a0:	177d0802 	ldrbne	r0, [sp, -r2, lsl #16]!
    22a4:	49015101 	stmdbmi	r1, {r0, r8, ip, lr}
    22a8:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    22ac:	16006408 	strne	r6, [r0], -r8, lsl #8
    22b0:	08003c0c 	stmdaeq	r0, {r2, r3, sl, fp, ip, sp}
    22b4:	00001ff1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    22b8:	000022c3 	andeq	r2, r0, r3, asr #5
    22bc:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    22c0:	16007d08 	strne	r7, [r0], -r8, lsl #26
    22c4:	08003c16 	stmdaeq	r0, {r1, r2, r4, sl, fp, ip, sp}
    22c8:	00002048 	andeq	r2, r0, r8, asr #32
    22cc:	000022e2 	andeq	r2, r0, r2, ror #5
    22d0:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
    22d4:	01177d08 	tsteq	r7, r8, lsl #26
    22d8:	17480151 	smlsldne	r0, r8, r1, r1
    22dc:	08025001 	stmdaeq	r2, {r0, ip, lr}
    22e0:	20160064 	andscs	r0, r6, r4, rrx
    22e4:	4808003c 	stmdami	r8, {r2, r3, r4, r5}
    22e8:	01000020 	tsteq	r0, r0, lsr #32
    22ec:	17000023 	strne	r0, [r0, -r3, lsr #32]
    22f0:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    22f4:	5101177d 	tstpl	r1, sp, ror r7
    22f8:	01174401 	tsteq	r7, r1, lsl #8
    22fc:	64080250 	strvs	r0, [r8], #-592	; 0x250
    2300:	3c261600 	stccc	6, cr1, [r6], #-0
    2304:	1ff10800 	svcne	0x00f10800
    2308:	23150000 	tstcs	r5, #0
    230c:	01170000 	tsteq	r7, r0
    2310:	7d080250 	sfmvc	f0, 4, [r8, #-320]	; 0xfffffec0
    2314:	3c321600 	ldccc	6, cr1, [r2], #-0
    2318:	20480800 	subcs	r0, r8, r0, lsl #16
    231c:	23350000 	teqcs	r5, #0
    2320:	01170000 	tsteq	r7, r0
    2324:	f40a0352 	vst2.16	{d0-d3}, [sl :64], r2
    2328:	51011701 	tstpl	r1, r1, lsl #14
    232c:	01174601 	tsteq	r7, r1, lsl #12
    2330:	64080250 	strvs	r0, [r8], #-592	; 0x250
    2334:	3c3c1b00 	ldccc	11, cr1, [ip], #-0
    2338:	1ff10800 	svcne	0x00f10800
    233c:	01170000 	tsteq	r7, r0
    2340:	7d080250 	sfmvc	f0, 4, [r8, #-320]	; 0xfffffec0
    2344:	5f280000 	svcpl	0x00280000
    2348:	01000005 	tsteq	r0, r5
    234c:	3c3c02b1 	lfmcc	f0, 4, [ip], #-708	; 0xfffffd3c
    2350:	01040800 	tsteq	r4, r0, lsl #16
    2354:	9c010000 	stcls	0, cr0, [r1], {-0}
    2358:	00002628 	andeq	r2, r0, r8, lsr #12
    235c:	01007a2c 	tsteq	r0, ip, lsr #20
    2360:	069102b2 			; <UNDEFINED> instruction: 0x069102b2
    2364:	0c2a0000 	stceq	0, cr0, [sl], #-0
    2368:	46160000 	ldrmi	r0, [r6], -r0
    236c:	4808003c 	stmdami	r8, {r2, r3, r4, r5}
    2370:	8100000b 	tsthi	r0, fp
    2374:	17000023 	strne	r0, [r0, -r3, lsr #32]
    2378:	03055001 	movweq	r5, #20481	; 0x5001
    237c:	0800639c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sp, lr}
    2380:	3c4c1600 	mcrrcc	6, 0, r1, ip, cr0
    2384:	12260800 	eorne	r0, r6, #0, 16
    2388:	23940000 	orrscs	r0, r4, #0
    238c:	01170000 	tsteq	r7, r0
    2390:	00340150 	eorseq	r0, r4, r0, asr r1
    2394:	003c5216 	eorseq	r5, ip, r6, lsl r2
    2398:	00122608 	andseq	r2, r2, r8, lsl #12
    239c:	0023a700 	eoreq	sl, r3, r0, lsl #14
    23a0:	50011700 	andpl	r1, r1, r0, lsl #14
    23a4:	16003301 	strne	r3, [r0], -r1, lsl #6
    23a8:	08003c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip, sp}
    23ac:	00000b48 	andeq	r0, r0, r8, asr #22
    23b0:	000023be 			; <UNDEFINED> instruction: 0x000023be
    23b4:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    23b8:	0063b003 	rsbeq	fp, r3, r3
    23bc:	62160008 	andsvs	r0, r6, #8
    23c0:	9f08003c 	svcls	0x0008003c
    23c4:	dc000032 	stcle	0, cr0, [r0], {50}	; 0x32
    23c8:	17000023 	strne	r0, [r0, -r3, lsr #32]
    23cc:	0a035101 	beq	d67d8 <__Stack_Size+0xd63d8>
    23d0:	01172000 	tsteq	r7, r0
    23d4:	000c0550 	andeq	r0, ip, r0, asr r5
    23d8:	00400110 	subeq	r0, r0, r0, lsl r1
    23dc:	003c6c16 	eorseq	r6, ip, r6, lsl ip
    23e0:	00328908 	eorseq	r8, r2, r8, lsl #18
    23e4:	0023fa00 	eoreq	pc, r3, r0, lsl #20
    23e8:	51011700 	tstpl	r1, r0, lsl #14
    23ec:	20000a03 	andcs	r0, r0, r3, lsl #20
    23f0:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    23f4:	010c000c 	tsteq	ip, ip
    23f8:	72160040 	andsvc	r0, r6, #64	; 0x40
    23fc:	f108003c 			; <UNDEFINED> instruction: 0xf108003c
    2400:	0e00001f 	mcreq	0, 0, r0, cr0, cr15, {0}
    2404:	17000024 	strne	r0, [r0, -r4, lsr #32]
    2408:	08025001 	stmdaeq	r2, {r0, ip, lr}
    240c:	7c160064 	ldcvc	0, cr0, [r6], {100}	; 0x64
    2410:	9f08003c 	svcls	0x0008003c
    2414:	2c000032 	stccs	0, cr0, [r0], {50}	; 0x32
    2418:	17000024 	strne	r0, [r0, -r4, lsr #32]
    241c:	0a035101 	beq	d6828 <__Stack_Size+0xd6428>
    2420:	01172000 	tsteq	r7, r0
    2424:	000c0550 	andeq	r0, ip, r0, asr r5
    2428:	0040010c 	subeq	r0, r0, ip, lsl #2
    242c:	003c8616 	eorseq	r8, ip, r6, lsl r6
    2430:	00328908 	eorseq	r8, r2, r8, lsl #18
    2434:	00244a00 	eoreq	r4, r4, r0, lsl #20
    2438:	51011700 	tstpl	r1, r0, lsl #14
    243c:	40000a03 	andmi	r0, r0, r3, lsl #20
    2440:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    2444:	010c000c 	tsteq	ip, ip
    2448:	8c160040 	ldchi	0, cr0, [r6], {64}	; 0x40
    244c:	f108003c 			; <UNDEFINED> instruction: 0xf108003c
    2450:	5e00001f 	mcrpl	0, 0, r0, cr0, cr15, {0}
    2454:	17000024 	strne	r0, [r0, -r4, lsr #32]
    2458:	08025001 	stmdaeq	r2, {r0, ip, lr}
    245c:	96160064 	ldrls	r0, [r6], -r4, rrx
    2460:	9f08003c 	svcls	0x0008003c
    2464:	7c000032 	stcvc	0, cr0, [r0], {50}	; 0x32
    2468:	17000024 	strne	r0, [r0, -r4, lsr #32]
    246c:	0a035101 	beq	d6878 <__Stack_Size+0xd6478>
    2470:	01174000 	tsteq	r7, r0
    2474:	000c0550 	andeq	r0, ip, r0, asr r5
    2478:	0040010c 	subeq	r0, r0, ip, lsl #2
    247c:	003ca016 	eorseq	sl, ip, r6, lsl r0
    2480:	00328908 	eorseq	r8, r2, r8, lsl #18
    2484:	00249a00 	eoreq	r9, r4, r0, lsl #20
    2488:	51011700 	tstpl	r1, r0, lsl #14
    248c:	80000b03 	andhi	r0, r0, r3, lsl #22
    2490:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    2494:	010c000c 	tsteq	ip, ip
    2498:	a6160040 	ldrge	r0, [r6], -r0, asr #32
    249c:	f108003c 			; <UNDEFINED> instruction: 0xf108003c
    24a0:	ae00001f 	mcrge	0, 0, r0, cr0, cr15, {0}
    24a4:	17000024 	strne	r0, [r0, -r4, lsr #32]
    24a8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    24ac:	b0160064 	andslt	r0, r6, r4, rrx
    24b0:	9f08003c 	svcls	0x0008003c
    24b4:	cc000032 	stcgt	0, cr0, [r0], {50}	; 0x32
    24b8:	17000024 	strne	r0, [r0, -r4, lsr #32]
    24bc:	0b035101 	bleq	d68c8 <__Stack_Size+0xd64c8>
    24c0:	01178000 	tsteq	r7, r0
    24c4:	000c0550 	andeq	r0, ip, r0, asr r5
    24c8:	0040010c 	subeq	r0, r0, ip, lsl #2
    24cc:	003cba16 	eorseq	fp, ip, r6, lsl sl
    24d0:	00328908 	eorseq	r8, r2, r8, lsl #18
    24d4:	0024ea00 	eoreq	lr, r4, r0, lsl #20
    24d8:	51011700 	tstpl	r1, r0, lsl #14
    24dc:	40000a03 	andmi	r0, r0, r3, lsl #20
    24e0:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    24e4:	0110000c 	tsteq	r0, ip
    24e8:	c0160040 	andsgt	r0, r6, r0, asr #32
    24ec:	f108003c 			; <UNDEFINED> instruction: 0xf108003c
    24f0:	fe00001f 	mcr2	0, 0, r0, cr0, cr15, {0}
    24f4:	17000024 	strne	r0, [r0, -r4, lsr #32]
    24f8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    24fc:	ca160064 	bgt	582694 <__Stack_Size+0x582294>
    2500:	9f08003c 	svcls	0x0008003c
    2504:	1c000032 	stcne	0, cr0, [r0], {50}	; 0x32
    2508:	17000025 	strne	r0, [r0, -r5, lsr #32]
    250c:	0a035101 	beq	d6918 <__Stack_Size+0xd6518>
    2510:	01174000 	tsteq	r7, r0
    2514:	000c0550 	andeq	r0, ip, r0, asr r5
    2518:	00400110 	subeq	r0, r0, r0, lsl r1
    251c:	003cd416 	eorseq	sp, ip, r6, lsl r4
    2520:	00328908 	eorseq	r8, r2, r8, lsl #18
    2524:	00253a00 	eoreq	r3, r5, r0, lsl #20
    2528:	51011700 	tstpl	r1, r0, lsl #14
    252c:	80000b03 	andhi	r0, r0, r3, lsl #22
    2530:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    2534:	0110000c 	tsteq	r0, ip
    2538:	da160040 	ble	582640 <__Stack_Size+0x582240>
    253c:	f108003c 			; <UNDEFINED> instruction: 0xf108003c
    2540:	4e00001f 	mcrmi	0, 0, r0, cr0, cr15, {0}
    2544:	17000025 	strne	r0, [r0, -r5, lsr #32]
    2548:	08025001 	stmdaeq	r2, {r0, ip, lr}
    254c:	e4160064 	ldr	r0, [r6], #-100	; 0x64
    2550:	9f08003c 	svcls	0x0008003c
    2554:	6c000032 	stcvs	0, cr0, [r0], {50}	; 0x32
    2558:	17000025 	strne	r0, [r0, -r5, lsr #32]
    255c:	0b035101 	bleq	d6968 <__Stack_Size+0xd6568>
    2560:	01178000 	tsteq	r7, r0
    2564:	000c0550 	andeq	r0, ip, r0, asr r5
    2568:	00400110 	subeq	r0, r0, r0, lsl r1
    256c:	003cee16 	eorseq	lr, ip, r6, lsl lr
    2570:	00328908 	eorseq	r8, r2, r8, lsl #18
    2574:	00258a00 	eoreq	r8, r5, r0, lsl #20
    2578:	51011700 	tstpl	r1, r0, lsl #14
    257c:	10000a03 	andne	r0, r0, r3, lsl #20
    2580:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    2584:	010c000c 	tsteq	ip, ip
    2588:	f4160040 			; <UNDEFINED> instruction: 0xf4160040
    258c:	f108003c 			; <UNDEFINED> instruction: 0xf108003c
    2590:	9e00001f 	mcrls	0, 0, r0, cr0, cr15, {0}
    2594:	17000025 	strne	r0, [r0, -r5, lsr #32]
    2598:	08025001 	stmdaeq	r2, {r0, ip, lr}
    259c:	fe160064 	cdp2	0, 1, cr0, cr6, cr4, {3}
    25a0:	9f08003c 	svcls	0x0008003c
    25a4:	bc000032 	stclt	0, cr0, [r0], {50}	; 0x32
    25a8:	17000025 	strne	r0, [r0, -r5, lsr #32]
    25ac:	0a035101 	beq	d69b8 <__Stack_Size+0xd65b8>
    25b0:	01171000 	tsteq	r7, r0
    25b4:	000c0550 	andeq	r0, ip, r0, asr r5
    25b8:	0040010c 	subeq	r0, r0, ip, lsl #2
    25bc:	003d0816 	eorseq	r0, sp, r6, lsl r8
    25c0:	00328908 	eorseq	r8, r2, r8, lsl #18
    25c4:	0025da00 	eoreq	sp, r5, r0, lsl #20
    25c8:	51011700 	tstpl	r1, r0, lsl #14
    25cc:	20000a03 	andcs	r0, r0, r3, lsl #20
    25d0:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    25d4:	0110000c 	tsteq	r0, ip
    25d8:	0e160040 	cdpeq	0, 1, cr0, cr6, cr0, {2}
    25dc:	f108003d 			; <UNDEFINED> instruction: 0xf108003d
    25e0:	ee00001f 	mcr	0, 0, r0, cr0, cr15, {0}
    25e4:	17000025 	strne	r0, [r0, -r5, lsr #32]
    25e8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    25ec:	14160064 	ldrne	r0, [r6], #-100	; 0x64
    25f0:	4808003d 	stmdami	r8, {r0, r2, r3, r4, r5}
    25f4:	0500000b 	streq	r0, [r0, #-11]
    25f8:	17000026 	strne	r0, [r0, -r6, lsr #32]
    25fc:	03055001 	movweq	r5, #20481	; 0x5001
    2600:	080063b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, sp, lr}
    2604:	3d1a1600 	ldccc	6, cr1, [sl, #-0]
    2608:	12b80800 	adcsne	r0, r8, #0, 16
    260c:	26180000 	ldrcs	r0, [r8], -r0
    2610:	01170000 	tsteq	r7, r0
    2614:	00340150 	eorseq	r0, r4, r0, asr r1
    2618:	003d201a 	eorseq	r2, sp, sl, lsl r0
    261c:	0012b808 	andseq	fp, r2, r8, lsl #16
    2620:	50011700 	andpl	r1, r1, r0, lsl #14
    2624:	00003301 	andeq	r3, r0, r1, lsl #6
    2628:	00020313 	andeq	r0, r2, r3, lsl r3
    262c:	031c0100 	tsteq	ip, #0, 2
    2630:	08003d40 	stmdaeq	r0, {r6, r8, sl, fp, ip, sp}
    2634:	00000034 	andeq	r0, r0, r4, lsr r0
    2638:	26ce9c01 	strbcs	r9, [lr], r1, lsl #24
    263c:	bb1e0000 	bllt	782644 <__Stack_Size+0x782244>
    2640:	01000001 	tsteq	r0, r1
    2644:	06d0031c 			; <UNDEFINED> instruction: 0x06d0031c
    2648:	0c6b0000 	stcleq	0, cr0, [fp], #-0
    264c:	6a1e0000 	bvs	782654 <__Stack_Size+0x782254>
    2650:	0100000d 	tsteq	r0, sp
    2654:	14e6031c 	strbtne	r0, [r6], #796	; 0x31c
    2658:	0c970000 	ldceq	0, cr0, [r7], {0}
    265c:	761e0000 	ldrvc	r0, [lr], -r0
    2660:	0100000d 	tsteq	r0, sp
    2664:	14e6031c 	strbtne	r0, [r6], #796	; 0x31c
    2668:	0cc30000 	stcleq	0, cr0, [r3], {0}
    266c:	52160000 	andspl	r0, r6, #0
    2670:	9a08003d 	bls	20276c <__Stack_Size+0x20236c>
    2674:	8800000e 	stmdahi	r0, {r1, r2, r3}
    2678:	17000026 	strne	r0, [r0, -r6, lsr #32]
    267c:	0a035101 	beq	d6a88 <__Stack_Size+0xd6688>
    2680:	011702bc 			; <UNDEFINED> instruction: 0x011702bc
    2684:	00340150 	eorseq	r0, r4, r0, asr r1
    2688:	003d5a16 	eorseq	r5, sp, r6, lsl sl
    268c:	000e9a08 	andeq	r9, lr, r8, lsl #20
    2690:	0026a200 	eoreq	sl, r6, r0, lsl #4
    2694:	51011700 	tstpl	r1, r0, lsl #14
    2698:	fd440b03 	stc2l	11, cr0, [r4, #-12]
    269c:	01500117 	cmpeq	r0, r7, lsl r1
    26a0:	62160033 	andsvs	r0, r6, #51	; 0x33
    26a4:	f108003d 			; <UNDEFINED> instruction: 0xf108003d
    26a8:	b700001f 	smladlt	r0, pc, r0, r0	; <UNPREDICTABLE>
    26ac:	17000026 	strne	r0, [r0, -r6, lsr #32]
    26b0:	0a035001 	beq	d66bc <__Stack_Size+0xd62bc>
    26b4:	1a0003e8 	bne	365c <__Stack_Size+0x325c>
    26b8:	08003d6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sl, fp, ip, sp}
    26bc:	0000116c 	andeq	r1, r0, ip, ror #2
    26c0:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
    26c4:	01170075 	tsteq	r7, r5, ror r0
    26c8:	00760250 	rsbseq	r0, r6, r0, asr r2
    26cc:	6b260000 	blvs	9826d4 <__Stack_Size+0x9822d4>
    26d0:	74000006 	strvc	r0, [r0], #-6
    26d4:	4808003d 	stmdami	r8, {r0, r2, r3, r4, r5}
    26d8:	01000000 	mrseq	r0, (UNDEF: 0)
    26dc:	0027ab9c 	mlaeq	r7, ip, fp, sl
    26e0:	06782700 	ldrbteq	r2, [r8], -r0, lsl #14
    26e4:	0cef0000 	stcleq	0, cr0, [pc]	; 26ec <__Stack_Size+0x22ec>
    26e8:	84270000 	strthi	r0, [r7], #-0
    26ec:	34000006 	strcc	r0, [r0], #-6
    26f0:	2d00000d 	stccs	0, cr0, [r0, #-52]	; 0xffffffcc
    26f4:	00000000 	andeq	r0, r0, r0
    26f8:	00002794 	muleq	r0, r4, r7
    26fc:	00067827 	andeq	r7, r6, r7, lsr #16
    2700:	000d7900 	andeq	r7, sp, r0, lsl #18
    2704:	06842700 	streq	r2, [r4], r0, lsl #14
    2708:	0d9a0000 	ldceq	0, cr0, [sl]
    270c:	b52e0000 	strlt	r0, [lr, #-0]!
    2710:	9400000f 	strls	r0, [r0], #-15
    2714:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2718:	01000000 	mrseq	r0, (UNDEF: 0)
    271c:	273d033c 			; <UNDEFINED> instruction: 0x273d033c
    2720:	c2270000 	eorgt	r0, r7, #0
    2724:	bb00000f 	bllt	2768 <__Stack_Size+0x2368>
    2728:	1a00000d 	bne	2764 <__Stack_Size+0x2364>
    272c:	08003d9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, fp, ip, sp}
    2730:	00000f5e 	andeq	r0, r0, lr, asr pc
    2734:	03500117 	cmpeq	r0, #-1073741819	; 0xc0000005
    2738:	00fc010b 	rscseq	r0, ip, fp, lsl #2
    273c:	3d8a1500 	cfstr32cc	mvfx1, [sl]
    2740:	134a0800 	movtne	r0, #43008	; 0xa800
    2744:	94160000 	ldrls	r0, [r6], #-0
    2748:	8908003d 	stmdbhi	r8, {r0, r2, r3, r4, r5}
    274c:	64000032 	strvs	r0, [r0], #-50	; 0x32
    2750:	17000027 	strne	r0, [r0, -r7, lsr #32]
    2754:	0a035101 	beq	d6b60 <__Stack_Size+0xd6760>
    2758:	01174000 	tsteq	r7, r0
    275c:	000c0550 	andeq	r0, ip, r0, asr r5
    2760:	00400110 	subeq	r0, r0, r0, lsl r1
    2764:	003da216 	eorseq	sl, sp, r6, lsl r2
    2768:	001ff108 	andseq	pc, pc, r8, lsl #2
    276c:	00277900 	eoreq	r7, r7, r0, lsl #18
    2770:	50011700 	andpl	r1, r1, r0, lsl #14
    2774:	03e80a03 	mvneq	r0, #12288	; 0x3000
    2778:	3da61500 	cfstr32cc	mvfx1, [r6]
    277c:	10450800 	subne	r0, r5, r0, lsl #16
    2780:	b21b0000 	andslt	r0, fp, #0
    2784:	f108003d 			; <UNDEFINED> instruction: 0xf108003d
    2788:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    278c:	0a035001 	beq	d6798 <__Stack_Size+0xd6398>
    2790:	000003e8 	andeq	r0, r0, r8, ror #7
    2794:	003d801a 	eorseq	r8, sp, sl, lsl r0
    2798:	00181a08 	andseq	r1, r8, r8, lsl #20
    279c:	51011700 	tstpl	r1, r0, lsl #14
    27a0:	17007502 	strne	r7, [r0, -r2, lsl #10]
    27a4:	08025001 	stmdaeq	r2, {r0, ip, lr}
    27a8:	13000064 	movwne	r0, #100	; 0x64
    27ac:	00000baf 	andeq	r0, r0, pc, lsr #23
    27b0:	bc03e101 	stfltd	f6, [r3], {1}
    27b4:	7c08003d 	stcvc	0, cr0, [r8], {61}	; 0x3d
    27b8:	01000000 	mrseq	r0, (UNDEF: 0)
    27bc:	0028c59c 	mlaeq	r8, ip, r5, ip
    27c0:	06fc1e00 	ldrbteq	r1, [ip], r0, lsl #28
    27c4:	e1010000 	mrs	r0, (UNDEF: 1)
    27c8:	00006903 	andeq	r6, r0, r3, lsl #18
    27cc:	000dd100 	andeq	sp, sp, r0, lsl #2
    27d0:	00df1e00 	sbcseq	r1, pc, r0, lsl #28
    27d4:	e1010000 	mrs	r0, (UNDEF: 1)
    27d8:	00004503 	andeq	r4, r0, r3, lsl #10
    27dc:	000df200 	andeq	pc, sp, r0, lsl #4
    27e0:	059f1900 	ldreq	r1, [pc, #2304]	; 30e8 <__Stack_Size+0x2ce8>
    27e4:	e4010000 	str	r0, [r1], #-0
    27e8:	00066003 	andeq	r6, r6, r3
    27ec:	60910200 	addsvs	r0, r1, r0, lsl #4
    27f0:	003dca16 	eorseq	ip, sp, r6, lsl sl
    27f4:	00352808 	eorseq	r2, r5, r8, lsl #16
    27f8:	00280400 	eoreq	r0, r8, r0, lsl #8
    27fc:	50011700 	andpl	r1, r1, r0, lsl #14
    2800:	00007d02 	andeq	r7, r0, r2, lsl #26
    2804:	003dec16 	eorseq	lr, sp, r6, lsl ip
    2808:	00353f08 	eorseq	r3, r5, r8, lsl #30
    280c:	00281b00 	eoreq	r1, r8, r0, lsl #22
    2810:	50011700 	andpl	r1, r1, r0, lsl #14
    2814:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    2818:	16004001 	strne	r4, [r0], -r1
    281c:	08003df2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    2820:	00001ff1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    2824:	0000282e 	andeq	r2, r0, lr, lsr #16
    2828:	01500117 	cmpeq	r0, r7, lsl r1
    282c:	fa16003a 	blx	58291c <__Stack_Size+0x58251c>
    2830:	5008003d 	andpl	r0, r8, sp, lsr r0
    2834:	4b000035 	blmi	2910 <__Stack_Size+0x2510>
    2838:	17000028 	strne	r0, [r0, -r8, lsr #32]
    283c:	7d025101 	stfvcs	f5, [r2, #-4]
    2840:	50011700 	andpl	r1, r1, r0, lsl #14
    2844:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    2848:	16004001 	strne	r4, [r0], -r1
    284c:	08003e06 	stmdaeq	r0, {r1, r2, r9, sl, fp, ip, sp}
    2850:	00003566 	andeq	r3, r0, r6, ror #10
    2854:	0000286e 	andeq	r2, r0, lr, ror #16
    2858:	01520117 	cmpeq	r2, r7, lsl r1
    285c:	51011731 	tstpl	r1, r1, lsr r7
    2860:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    2864:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    2868:	0138000c 	teqeq	r8, ip
    286c:	14160040 	ldrne	r0, [r6], #-64	; 0x40
    2870:	3f08003e 	svccc	0x0008003e
    2874:	85000035 	strhi	r0, [r0, #-53]	; 0x35
    2878:	17000028 	strne	r0, [r0, -r8, lsr #32]
    287c:	0c055001 	stceq	0, cr5, [r5], {1}
    2880:	40004800 	andmi	r4, r0, r0, lsl #16
    2884:	3e1a1600 	cfmsub32cc	mvax0, mvfx1, mvfx10, mvfx0
    2888:	1ff10800 	svcne	0x00f10800
    288c:	28980000 	ldmcs	r8, {}	; <UNPREDICTABLE>
    2890:	01170000 	tsteq	r7, r0
    2894:	003a0150 	eorseq	r0, sl, r0, asr r1
    2898:	003e2216 	eorseq	r2, lr, r6, lsl r2
    289c:	00355008 	eorseq	r5, r5, r8
    28a0:	0028b500 	eoreq	fp, r8, r0, lsl #10
    28a4:	51011700 	tstpl	r1, r0, lsl #14
    28a8:	17007d02 	strne	r7, [r0, -r2, lsl #26]
    28ac:	0c055001 	stceq	0, cr5, [r5], {1}
    28b0:	40004800 	andmi	r4, r0, r0, lsl #16
    28b4:	3e2a1a00 	vmulcc.f32	s2, s20, s0
    28b8:	32b50800 	adcscc	r0, r5, #0, 16
    28bc:	01170000 	tsteq	r7, r0
    28c0:	00310151 	eorseq	r0, r1, r1, asr r1
    28c4:	01582800 	cmpeq	r8, r0, lsl #16
    28c8:	7a010000 	bvc	428d0 <__Stack_Size+0x424d0>
    28cc:	003e3802 	eorseq	r3, lr, r2, lsl #16
    28d0:	00003008 	andeq	r3, r0, r8
    28d4:	309c0100 	addscc	r0, ip, r0, lsl #2
    28d8:	15000029 	strne	r0, [r0, #-41]	; 0x29
    28dc:	08003e3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, fp, ip, sp}
    28e0:	000006d6 	ldrdeq	r0, [r0], -r6
    28e4:	003e4215 	eorseq	r4, lr, r5, lsl r2
    28e8:	00082e08 	andeq	r2, r8, r8, lsl #28
    28ec:	3e461500 	cdpcc	5, 4, cr1, cr6, cr0, {0}
    28f0:	08a90800 	stmiaeq	r9!, {fp}
    28f4:	4a150000 	bmi	5428fc <__Stack_Size+0x5424fc>
    28f8:	a408003e 	strge	r0, [r8], #-62	; 0x3e
    28fc:	1500001f 	strne	r0, [r0, #-31]
    2900:	08003e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp, ip, sp}
    2904:	00001dd2 	ldrdeq	r1, [r0], -r2
    2908:	003e5616 	eorseq	r5, lr, r6, lsl r6
    290c:	00358108 	eorseq	r8, r5, r8, lsl #2
    2910:	00292000 	eoreq	r2, r9, r0
    2914:	51011700 	tstpl	r1, r0, lsl #14
    2918:	01173101 	tsteq	r7, r1, lsl #2
    291c:	00300150 	eorseq	r0, r0, r0, asr r1
    2920:	003e641b 	eorseq	r6, lr, fp, lsl r4
    2924:	0027ab08 	eoreq	sl, r7, r8, lsl #22
    2928:	50011700 	andpl	r1, r1, r0, lsl #14
    292c:	00003201 	andeq	r3, r0, r1, lsl #4
    2930:	00066013 	andeq	r6, r6, r3, lsl r0
    2934:	03dc0100 	bicseq	r0, ip, #0, 2
    2938:	08003e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, ip, sp}
    293c:	00000008 	andeq	r0, r0, r8
    2940:	296d9c01 	stmdbcs	sp!, {r0, sl, fp, ip, pc}^
    2944:	df1e0000 	svcle	0x001e0000
    2948:	01000000 	mrseq	r0, (UNDEF: 0)
    294c:	004503dc 	ldrdeq	r0, [r5], #-60	; 0xffffffc4
    2950:	0e1e0000 	cdpeq	0, 1, cr0, cr14, cr0, {0}
    2954:	701b0000 	andsvc	r0, fp, r0
    2958:	ab08003e 	blge	202a58 <__Stack_Size+0x202658>
    295c:	17000027 	strne	r0, [r0, -r7, lsr #32]
    2960:	f3035101 	vrhadd.u8	d5, d3, d1
    2964:	01175001 	tsteq	r7, r1
    2968:	00300150 	eorseq	r0, r0, r0, asr r1
    296c:	0aed1f00 	beq	ffb4a574 <SCS_BASE+0x1fb3c574>
    2970:	d2010000 	andle	r0, r1, #0
    2974:	00069101 	andeq	r9, r6, r1, lsl #2
    2978:	005fc400 	subseq	ip, pc, r0, lsl #8
    297c:	00019408 	andeq	r9, r1, r8, lsl #8
    2980:	649c0100 	ldrvs	r0, [ip], #256	; 0x100
    2984:	2f00002f 	svccs	0x0000002f
    2988:	00000158 	andeq	r0, r0, r8, asr r1
    298c:	9101d701 	tstls	r1, r1, lsl #14
    2990:	99000006 	stmdbls	r0, {r1, r2}
    2994:	2b000029 	blcs	2a40 <__Stack_Size+0x2640>
    2998:	0a3d3000 	beq	f4e9a0 <__Stack_Size+0xf4e5a0>
    299c:	dd010000 	stcle	0, cr0, [r1, #-0]
    29a0:	00069101 	andeq	r9, r6, r1, lsl #2
    29a4:	2b300a00 	blcs	c051ac <__Stack_Size+0xc04dac>
    29a8:	0100000b 	tsteq	r0, fp
    29ac:	069101de 			; <UNDEFINED> instruction: 0x069101de
    29b0:	14fa0000 	ldrbtne	r0, [sl], #0
    29b4:	000001c2 	andeq	r0, r0, r2, asr #3
    29b8:	9101e201 	tstls	r1, r1, lsl #4
    29bc:	4a000006 	bmi	29dc <__Stack_Size+0x25dc>
    29c0:	1900000e 	stmdbne	r0, {r1, r2, r3}
    29c4:	0000017a 	andeq	r0, r0, sl, ror r1
    29c8:	7301ea01 	movwvc	lr, #6657	; 0x1a01
    29cc:	02000000 	andeq	r0, r0, #0
    29d0:	76195a91 			; <UNDEFINED> instruction: 0x76195a91
    29d4:	01000001 	tsteq	r0, r1
    29d8:	007301eb 	rsbseq	r0, r3, fp, ror #3
    29dc:	91020000 	mrsls	r0, (UNDEF: 2)
    29e0:	01bb195b 			; <UNDEFINED> instruction: 0x01bb195b
    29e4:	f1010000 	setend	le
    29e8:	00069101 	andeq	r9, r6, r1, lsl #2
    29ec:	5c910200 	lfmpl	f0, 4, [r1], {0}
    29f0:	000d6a19 	andeq	r6, sp, r9, lsl sl
    29f4:	01f20100 	mvnseq	r0, r0, lsl #2
    29f8:	000014e6 	andeq	r1, r0, r6, ror #9
    29fc:	19609102 	stmdbne	r0!, {r1, r8, ip, pc}^
    2a00:	00000d76 	andeq	r0, r0, r6, ror sp
    2a04:	e601f301 	str	pc, [r1], -r1, lsl #6
    2a08:	02000014 	andeq	r0, r0, #20
    2a0c:	34146491 	ldrcc	r6, [r4], #-1169	; 0x491
    2a10:	01000002 	tsteq	r0, r2
    2a14:	069101f6 			; <UNDEFINED> instruction: 0x069101f6
    2a18:	0e8d0000 	cdpeq	0, 8, cr0, cr13, cr0, {0}
    2a1c:	3f140000 	svccc	0x00140000
    2a20:	01000002 	tsteq	r0, r2
    2a24:	069101f7 			; <UNDEFINED> instruction: 0x069101f7
    2a28:	0eae0000 	cdpeq	0, 10, cr0, cr14, cr0, {0}
    2a2c:	c3300000 	teqgt	r0, #0
    2a30:	0100000b 	tsteq	r0, fp
    2a34:	069101fb 			; <UNDEFINED> instruction: 0x069101fb
    2a38:	2d000000 	stccs	0, cr0, [r0, #-0]
    2a3c:	00000018 	andeq	r0, r0, r8, lsl r0
    2a40:	00002ac7 	andeq	r2, r0, r7, asr #21
    2a44:	0001802f 	andeq	r8, r1, pc, lsr #32
    2a48:	02080100 	andeq	r0, r8, #0, 2
    2a4c:	00000691 	muleq	r0, r1, r6
    2a50:	00002a56 	andeq	r2, r0, r6, asr sl
    2a54:	5f2f002b 	svcpl	0x002f002b
    2a58:	01000005 	tsteq	r0, r5
    2a5c:	0691020a 	ldreq	r0, [r1], sl, lsl #4
    2a60:	2a680000 	bcs	1a02a68 <__Stack_Size+0x1a02668>
    2a64:	002b0000 	eoreq	r0, fp, r0
    2a68:	000d6a19 	andeq	r6, sp, r9, lsl sl
    2a6c:	020c0100 	andeq	r0, ip, #0, 2
    2a70:	000014e6 	andeq	r1, r0, r6, ror #9
    2a74:	19689102 	stmdbne	r8!, {r1, r8, ip, pc}^
    2a78:	00000d76 	andeq	r0, r0, r6, ror sp
    2a7c:	e6020d01 	str	r0, [r2], -r1, lsl #26
    2a80:	02000014 	andeq	r0, r0, #20
    2a84:	14156c91 	ldrne	r6, [r5], #-3217	; 0xc91
    2a88:	f3080060 	vhadd.u8	q0, q4, q8
    2a8c:	15000020 	strne	r0, [r0, #-32]
    2a90:	08006018 	stmdaeq	r0, {r3, r4, sp, lr}
    2a94:	00002346 	andeq	r2, r0, r6, asr #6
    2a98:	00602016 	rsbeq	r2, r0, r6, lsl r0
    2a9c:	0014ed08 	andseq	lr, r4, r8, lsl #26
    2aa0:	002ab100 	eoreq	fp, sl, r0, lsl #2
    2aa4:	51011700 	tstpl	r1, r0, lsl #14
    2aa8:	17689102 	strbne	r9, [r8, -r2, lsl #2]!
    2aac:	32015001 	andcc	r5, r1, #1
    2ab0:	60281a00 	eorvs	r1, r8, r0, lsl #20
    2ab4:	14ed0800 	strbtne	r0, [sp], #2048	; 0x800
    2ab8:	01170000 	tsteq	r7, r0
    2abc:	6c910251 	lfmvs	f0, 4, [r1], {81}	; 0x51
    2ac0:	01500117 	cmpeq	r0, r7, lsl r1
    2ac4:	2d000031 	stccs	0, cr0, [r0, #-196]	; 0xffffff3c
    2ac8:	00000030 	andeq	r0, r0, r0, lsr r0
    2acc:	00002bcc 	andeq	r2, r0, ip, asr #23
    2ad0:	0006892f 	andeq	r8, r6, pc, lsr #18
    2ad4:	02190100 	andseq	r0, r9, #0, 2
    2ad8:	00000691 	muleq	r0, r1, r6
    2adc:	00002ae2 	andeq	r2, r0, r2, ror #21
    2ae0:	f82f002b 			; <UNDEFINED> instruction: 0xf82f002b
    2ae4:	01000001 	tsteq	r0, r1
    2ae8:	069101fd 			; <UNDEFINED> instruction: 0x069101fd
    2aec:	2af40000 	bcs	ffd02af4 <SCS_BASE+0x1fcf4af4>
    2af0:	002b0000 	eoreq	r0, fp, r0
    2af4:	0009532f 	andeq	r5, r9, pc, lsr #6
    2af8:	021d0100 	andseq	r0, sp, #0, 2
    2afc:	00000691 	muleq	r0, r1, r6
    2b00:	00002b06 	andeq	r2, r0, r6, lsl #22
    2b04:	7b2f002b 	blvc	bc2bb8 <__Stack_Size+0xbc27b8>
    2b08:	01000000 	mrseq	r0, (UNDEF: 0)
    2b0c:	0691021f 			; <UNDEFINED> instruction: 0x0691021f
    2b10:	2b180000 	blcs	602b18 <__Stack_Size+0x602718>
    2b14:	002b0000 	eoreq	r0, fp, r0
    2b18:	00603015 	rsbeq	r3, r0, r5, lsl r0
    2b1c:	00134a08 	andseq	r4, r3, r8, lsl #20
    2b20:	603a1600 	eorsvs	r1, sl, r0, lsl #12
    2b24:	32890800 	addcc	r0, r9, #0, 16
    2b28:	2b3f0000 	blcs	fc2b30 <__Stack_Size+0xfc2730>
    2b2c:	01170000 	tsteq	r7, r0
    2b30:	000a0351 	andeq	r0, sl, r1, asr r3
    2b34:	50011720 	andpl	r1, r1, r0, lsr #14
    2b38:	0c000c05 	stceq	12, cr0, [r0], {5}
    2b3c:	15004001 	strne	r4, [r0, #-1]
    2b40:	0800603e 	stmdaeq	r0, {r1, r2, r3, r4, r5, sp, lr}
    2b44:	00000ffe 	strdeq	r0, [r0], -lr
    2b48:	00604616 	rsbeq	r4, r0, r6, lsl r6
    2b4c:	001ff108 	andseq	pc, pc, r8, lsl #2
    2b50:	002b5d00 	eoreq	r5, fp, r0, lsl #26
    2b54:	50011700 	andpl	r1, r1, r0, lsl #14
    2b58:	05dc0a03 	ldrbeq	r0, [ip, #2563]	; 0xa03
    2b5c:	604e1600 	subvs	r1, lr, r0, lsl #12
    2b60:	0f5e0800 	svceq	0x005e0800
    2b64:	2b720000 	blcs	1c82b6c <__Stack_Size+0x1c8276c>
    2b68:	01170000 	tsteq	r7, r0
    2b6c:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    2b70:	56160003 	ldrpl	r0, [r6], -r3
    2b74:	f1080060 			; <UNDEFINED> instruction: 0xf1080060
    2b78:	8700001f 	smladhi	r0, pc, r0, r0	; <UNPREDICTABLE>
    2b7c:	1700002b 	strne	r0, [r0, -fp, lsr #32]
    2b80:	0a035001 	beq	d6b8c <__Stack_Size+0xd678c>
    2b84:	15000bb8 	strne	r0, [r0, #-3000]	; 0xbb8
    2b88:	0800605a 	stmdaeq	r0, {r1, r3, r4, r6, sp, lr}
    2b8c:	00001045 	andeq	r1, r0, r5, asr #32
    2b90:	00606216 	rsbeq	r6, r0, r6, lsl r2
    2b94:	001ff108 	andseq	pc, pc, r8, lsl #2
    2b98:	002ba500 	eoreq	sl, fp, r0, lsl #10
    2b9c:	50011700 	andpl	r1, r1, r0, lsl #14
    2ba0:	08980a03 	ldmeq	r8, {r0, r1, r9, fp}
    2ba4:	606a1600 	rsbvs	r1, sl, r0, lsl #12
    2ba8:	0f5e0800 	svceq	0x005e0800
    2bac:	2bba0000 	blcs	fee82bb4 <SCS_BASE+0x1ee74bb4>
    2bb0:	01170000 	tsteq	r7, r0
    2bb4:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    2bb8:	761a0003 	ldrvc	r0, [sl], -r3
    2bbc:	f1080060 			; <UNDEFINED> instruction: 0xf1080060
    2bc0:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    2bc4:	0a035001 	beq	d6bd0 <__Stack_Size+0xd67d0>
    2bc8:	000009c4 	andeq	r0, r0, r4, asr #19
    2bcc:	00607631 	rsbeq	r7, r0, r1, lsr r6
    2bd0:	00005808 	andeq	r5, r0, r8, lsl #16
    2bd4:	002cf100 	eoreq	pc, ip, r0, lsl #2
    2bd8:	06892f00 	streq	r2, [r9], r0, lsl #30
    2bdc:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    2be0:	00069102 	andeq	r9, r6, r2, lsl #2
    2be4:	002beb00 	eoreq	lr, fp, r0, lsl #22
    2be8:	2f002b00 	svccs	0x00002b00
    2bec:	0000007b 	andeq	r0, r0, fp, ror r0
    2bf0:	91021f01 	tstls	r2, r1, lsl #30
    2bf4:	fd000006 	stc2	0, cr0, [r0, #-24]	; 0xffffffe8
    2bf8:	2b00002b 	blcs	2cac <__Stack_Size+0x28ac>
    2bfc:	09532f00 	ldmdbeq	r3, {r8, r9, sl, fp, sp}^
    2c00:	1d010000 	stcne	0, cr0, [r1, #-0]
    2c04:	00069102 	andeq	r9, r6, r2, lsl #2
    2c08:	002c0f00 	eoreq	r0, ip, r0, lsl #30
    2c0c:	2f002b00 	svccs	0x00002b00
    2c10:	0000061f 	andeq	r0, r0, pc, lsl r6
    2c14:	91023801 	tstls	r2, r1, lsl #16
    2c18:	21000006 	tstcs	r0, r6
    2c1c:	2b00002c 	blcs	2cd4 <__Stack_Size+0x28d4>
    2c20:	607e3100 	rsbsvs	r3, lr, r0, lsl #2
    2c24:	000a0800 	andeq	r0, sl, r0, lsl #16
    2c28:	2c510000 	mracs	r0, r1, acc0
    2c2c:	032f0000 			; <UNDEFINED> instruction: 0x032f0000
    2c30:	01000002 	tsteq	r0, r2
    2c34:	0691022b 	ldreq	r0, [r1], fp, lsr #4
    2c38:	2c400000 	marcs	acc0, r0, r0
    2c3c:	002b0000 	eoreq	r0, fp, r0
    2c40:	0060881a 	rsbeq	r8, r0, sl, lsl r8
    2c44:	00262808 	eoreq	r2, r6, r8, lsl #16
    2c48:	50011700 	andpl	r1, r1, r0, lsl #14
    2c4c:	005c9102 	subseq	r9, ip, r2, lsl #2
    2c50:	608c1500 	addvs	r1, ip, r0, lsl #10
    2c54:	134a0800 	movtne	r0, #43008	; 0xa800
    2c58:	96160000 	ldrls	r0, [r6], -r0
    2c5c:	89080060 	stmdbhi	r8, {r5, r6}
    2c60:	78000032 	stmdavc	r0, {r1, r4, r5}
    2c64:	1700002c 	strne	r0, [r0, -ip, lsr #32]
    2c68:	0a035101 	beq	d7074 <__Stack_Size+0xd6c74>
    2c6c:	01174000 	tsteq	r7, r0
    2c70:	000c0550 	andeq	r0, ip, r0, asr r5
    2c74:	0040010c 	subeq	r0, r0, ip, lsl #2
    2c78:	00609a15 	rsbeq	r9, r0, r5, lsl sl
    2c7c:	00104508 	andseq	r4, r0, r8, lsl #10
    2c80:	60a21600 	adcvs	r1, r2, r0, lsl #12
    2c84:	1ff10800 	svcne	0x00f10800
    2c88:	2c960000 	ldccs	0, cr0, [r6], {0}
    2c8c:	01170000 	tsteq	r7, r0
    2c90:	ee0a0350 	mcr	3, 0, r0, cr10, cr0, {2}
    2c94:	aa160002 	bge	582ca4 <__Stack_Size+0x5828a4>
    2c98:	5e080060 	cdppl	0, 0, cr0, cr8, cr0, {3}
    2c9c:	ab00000f 	blge	2ce0 <__Stack_Size+0x28e0>
    2ca0:	1700002c 	strne	r0, [r0, -ip, lsr #32]
    2ca4:	0a035001 	beq	d6cb0 <__Stack_Size+0xd68b0>
    2ca8:	160002bc 			; <UNDEFINED> instruction: 0x160002bc
    2cac:	080060b2 	stmdaeq	r0, {r1, r4, r5, r7, sp, lr}
    2cb0:	00001ff1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    2cb4:	00002cc0 	andeq	r2, r0, r0, asr #25
    2cb8:	03500117 	cmpeq	r0, #-1073741819	; 0xc0000005
    2cbc:	0003e80a 	andeq	lr, r3, sl, lsl #16
    2cc0:	0060bc16 	rsbeq	fp, r0, r6, lsl ip
    2cc4:	0018f208 	andseq	pc, r8, r8, lsl #4
    2cc8:	002cda00 	eoreq	sp, ip, r0, lsl #20
    2ccc:	51011700 	tstpl	r1, r0, lsl #14
    2cd0:	175a9102 	ldrbne	r9, [sl, -r2, lsl #2]
    2cd4:	08025001 	stmdaeq	r2, {r0, ip, lr}
    2cd8:	c61a0064 	ldrgt	r0, [sl], -r4, rrx
    2cdc:	6b080060 	blvs	202e64 <__Stack_Size+0x202a64>
    2ce0:	17000006 	strne	r0, [r0, -r6]
    2ce4:	91025101 	tstls	r2, r1, lsl #2
    2ce8:	5001175b 	andpl	r1, r1, fp, asr r7
    2cec:	00fa0802 	rscseq	r0, sl, r2, lsl #16
    2cf0:	60ce3100 	sbcvs	r3, lr, r0, lsl #2
    2cf4:	007c0800 	rsbseq	r0, ip, r0, lsl #16
    2cf8:	2ea20000 	cdpcs	0, 10, cr0, cr2, cr0, {0}
    2cfc:	532f0000 			; <UNDEFINED> instruction: 0x532f0000
    2d00:	01000009 	tsteq	r0, r9
    2d04:	0691021d 			; <UNDEFINED> instruction: 0x0691021d
    2d08:	2d100000 	ldccs	0, cr0, [r0, #-0]
    2d0c:	002b0000 	eoreq	r0, fp, r0
    2d10:	00061f2f 	andeq	r1, r6, pc, lsr #30
    2d14:	02380100 	eorseq	r0, r8, #0, 2
    2d18:	00000691 	muleq	r0, r1, r6
    2d1c:	00002d22 	andeq	r2, r0, r2, lsr #26
    2d20:	f831002b 			; <UNDEFINED> instruction: 0xf831002b
    2d24:	0c080060 	stceq	0, cr0, [r8], {96}	; 0x60
    2d28:	84000000 	strhi	r0, [r0], #-0
    2d2c:	2f00002d 	svccs	0x0000002d
    2d30:	0000070a 	andeq	r0, r0, sl, lsl #14
    2d34:	91024901 	tstls	r2, r1, lsl #18
    2d38:	41000006 	tstmi	r0, r6
    2d3c:	2b00002d 	blcs	2df8 <__Stack_Size+0x29f8>
    2d40:	069e3200 	ldreq	r3, [lr], r0, lsl #4
    2d44:	60f80000 	rscsvs	r0, r8, r0
    2d48:	000c0800 	andeq	r0, ip, r0, lsl #16
    2d4c:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    2d50:	06c32702 	strbeq	r2, [r3], r2, lsl #14
    2d54:	0ecf0000 	cdpeq	0, 12, cr0, cr15, cr0, {0}
    2d58:	b7270000 	strlt	r0, [r7, -r0]!
    2d5c:	e2000006 	and	r0, r0, #6
    2d60:	2700000e 	strcs	r0, [r0, -lr]
    2d64:	000006ab 	andeq	r0, r0, fp, lsr #13
    2d68:	00000ef5 	strdeq	r0, [r0], -r5
    2d6c:	0061001a 	rsbeq	r0, r1, sl, lsl r0
    2d70:	00116c08 	andseq	r6, r1, r8, lsl #24
    2d74:	51011700 	tstpl	r1, r0, lsl #14
    2d78:	17007502 	strne	r7, [r0, -r2, lsl #10]
    2d7c:	74025001 	strvc	r5, [r2], #-1
    2d80:	00000000 	andeq	r0, r0, r0
    2d84:	00610a31 	rsbeq	r0, r1, r1, lsr sl
    2d88:	00000a08 	andeq	r0, r0, r8, lsl #20
    2d8c:	002dc000 	eoreq	ip, sp, r0
    2d90:	062e2f00 	strteq	r2, [lr], -r0, lsl #30
    2d94:	4d010000 	stcmi	0, cr0, [r1, #-0]
    2d98:	00069102 	andeq	r9, r6, r2, lsl #2
    2d9c:	002da300 	eoreq	sl, sp, r0, lsl #6
    2da0:	1a002b00 	bne	d9a8 <__Stack_Size+0xd5a8>
    2da4:	08006114 	stmdaeq	r0, {r2, r4, r8, sp, lr}
    2da8:	0000158e 	andeq	r1, r0, lr, lsl #11
    2dac:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
    2db0:	01170075 	tsteq	r7, r5, ror r0
    2db4:	00740251 	rsbseq	r0, r4, r1, asr r2
    2db8:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    2dbc:	00005c91 	muleq	r0, r1, ip
    2dc0:	00611a31 	rsbeq	r1, r1, r1, lsr sl
    2dc4:	00000a08 	andeq	r0, r0, r8, lsl #20
    2dc8:	002df000 	eoreq	pc, sp, r0
    2dcc:	02032f00 	andeq	r2, r3, #0, 30
    2dd0:	2b010000 	blcs	42dd8 <__Stack_Size+0x429d8>
    2dd4:	00069102 	andeq	r9, r6, r2, lsl #2
    2dd8:	002ddf00 	eoreq	sp, sp, r0, lsl #30
    2ddc:	1a002b00 	bne	d9e4 <__Stack_Size+0xd5e4>
    2de0:	08006124 	stmdaeq	r0, {r2, r5, r8, sp, lr}
    2de4:	00002628 	andeq	r2, r0, r8, lsr #12
    2de8:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    2dec:	00005c91 	muleq	r0, r1, ip
    2df0:	00612a31 	rsbeq	r2, r1, r1, lsr sl
    2df4:	00000a08 	andeq	r0, r0, r8, lsl #20
    2df8:	002e2000 	eoreq	r2, lr, r0
    2dfc:	07512f00 	ldrbeq	r2, [r1, -r0, lsl #30]
    2e00:	56010000 	strpl	r0, [r1], -r0
    2e04:	00069102 	andeq	r9, r6, r2, lsl #2
    2e08:	002e0f00 	eoreq	r0, lr, r0, lsl #30
    2e0c:	1a002b00 	bne	da14 <__Stack_Size+0xd614>
    2e10:	08006134 	stmdaeq	r0, {r2, r4, r5, r8, sp, lr}
    2e14:	00001632 	andeq	r1, r0, r2, lsr r6
    2e18:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    2e1c:	00005c91 	muleq	r0, r1, ip
    2e20:	0060d816 	rsbeq	sp, r0, r6, lsl r8
    2e24:	00328908 	eorseq	r8, r2, r8, lsl #18
    2e28:	002e3e00 	eoreq	r3, lr, r0, lsl #28
    2e2c:	51011700 	tstpl	r1, r0, lsl #14
    2e30:	40000a03 	andmi	r0, r0, r3, lsl #20
    2e34:	05500117 	ldrbeq	r0, [r0, #-279]	; 0x117
    2e38:	0110000c 	tsteq	r0, ip
    2e3c:	e2160040 	ands	r0, r6, #64	; 0x40
    2e40:	89080060 	stmdbhi	r8, {r5, r6}
    2e44:	5c000032 	stcpl	0, cr0, [r0], {50}	; 0x32
    2e48:	1700002e 	strne	r0, [r0, -lr, lsr #32]
    2e4c:	0b035101 	bleq	d7258 <__Stack_Size+0xd6e58>
    2e50:	01178000 	tsteq	r7, r0
    2e54:	000c0550 	andeq	r0, ip, r0, asr r5
    2e58:	0040010c 	subeq	r0, r0, ip, lsl #2
    2e5c:	0060ea16 	rsbeq	lr, r0, r6, lsl sl
    2e60:	000f5e08 	andeq	r5, pc, r8, lsl #28
    2e64:	002e7100 	eoreq	r7, lr, r0, lsl #2
    2e68:	50011700 	andpl	r1, r1, r0, lsl #14
    2e6c:	03ff0a03 	mvnseq	r0, #12288	; 0x3000
    2e70:	60f41600 	rscsvs	r1, r4, r0, lsl #12
    2e74:	18f20800 	ldmne	r2!, {fp}^
    2e78:	2e8b0000 	cdpcs	0, 8, cr0, cr11, cr0, {0}
    2e7c:	01170000 	tsteq	r7, r0
    2e80:	5a910251 	bpl	fe4437cc <SCS_BASE+0x1e4357cc>
    2e84:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
    2e88:	1a006408 	bne	1beb0 <__Stack_Size+0x1bab0>
    2e8c:	0800613e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, sp, lr}
    2e90:	0000066b 	andeq	r0, r0, fp, ror #12
    2e94:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
    2e98:	01175b91 			; <UNDEFINED> instruction: 0x01175b91
    2e9c:	fa080250 	blx	2037e4 <__Stack_Size+0x2033e4>
    2ea0:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    2ea4:	c508005f 	strgt	r0, [r8, #-95]	; 0x5f
    2ea8:	16000028 	strne	r0, [r0], -r8, lsr #32
    2eac:	08005fd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, fp, ip, lr}
    2eb0:	00000b7e 	andeq	r0, r0, lr, ror fp
    2eb4:	00002ebe 			; <UNDEFINED> instruction: 0x00002ebe
    2eb8:	01500117 	cmpeq	r0, r7, lsl r1
    2ebc:	d8160034 	ldmdale	r6, {r2, r4, r5}
    2ec0:	7e08005f 	mcrvc	0, 0, r0, cr8, cr15, {2}
    2ec4:	d100000b 	tstle	r0, fp
    2ec8:	1700002e 	strne	r0, [r0, -lr, lsr #32]
    2ecc:	33015001 	movwcc	r5, #4097	; 0x1001
    2ed0:	5fe21600 	svcpl	0x00e21600
    2ed4:	0e9a0800 	cdpeq	8, 9, cr0, cr10, cr0, {0}
    2ed8:	2eeb0000 	cdpcs	0, 14, cr0, cr11, cr0, {0}
    2edc:	01170000 	tsteq	r7, r0
    2ee0:	bc0a0351 	stclt	3, cr0, [sl], {81}	; 0x51
    2ee4:	50011702 	andpl	r1, r1, r2, lsl #14
    2ee8:	16003401 	strne	r3, [r0], -r1, lsl #8
    2eec:	08005fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    2ef0:	00000e9a 	muleq	r0, sl, lr
    2ef4:	00002f05 	andeq	r2, r0, r5, lsl #30
    2ef8:	03510117 	cmpeq	r1, #-1073741819	; 0xc0000005
    2efc:	1702bc0a 	strne	fp, [r2, -sl, lsl #24]
    2f00:	33015001 	movwcc	r5, #4097	; 0x1001
    2f04:	5ff41600 	svcpl	0x00f41600
    2f08:	0e9a0800 	cdpeq	8, 9, cr0, cr10, cr0, {0}
    2f0c:	2f1d0000 	svccs	0x001d0000
    2f10:	01170000 	tsteq	r7, r0
    2f14:	17300151 			; <UNDEFINED> instruction: 0x17300151
    2f18:	34015001 	strcc	r5, [r1], #-1
    2f1c:	5ffc1600 	svcpl	0x00fc1600
    2f20:	0e9a0800 	cdpeq	8, 9, cr0, cr10, cr0, {0}
    2f24:	2f350000 	svccs	0x00350000
    2f28:	01170000 	tsteq	r7, r0
    2f2c:	17300151 			; <UNDEFINED> instruction: 0x17300151
    2f30:	33015001 	movwcc	r5, #4097	; 0x1001
    2f34:	60081600 	andvs	r1, r8, r0, lsl #12
    2f38:	14ed0800 	strbtne	r0, [sp], #2048	; 0x800
    2f3c:	2f4e0000 	svccs	0x004e0000
    2f40:	01170000 	tsteq	r7, r0
    2f44:	60910251 	addsvs	r0, r1, r1, asr r2
    2f48:	01500117 	cmpeq	r0, r7, lsl r1
    2f4c:	101a0032 	andsne	r0, sl, r2, lsr r0
    2f50:	ed080060 	stc	0, cr0, [r8, #-384]	; 0xfffffe80
    2f54:	17000014 	smladne	r0, r4, r0, r0
    2f58:	91025101 	tstls	r2, r1, lsl #2
    2f5c:	50011764 	andpl	r1, r1, r4, ror #14
    2f60:	00003101 	andeq	r3, r0, r1, lsl #2
    2f64:	000a7f13 	andeq	r7, sl, r3, lsl pc
    2f68:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    2f6c:	08003e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, sp}
    2f70:	0000000c 	andeq	r0, r0, ip
    2f74:	2f899c01 	svccs	0x00899c01
    2f78:	28330000 	ldmdacs	r3!, {}	; <UNPREDICTABLE>
    2f7c:	01000000 	mrseq	r0, (UNDEF: 0)
    2f80:	002504f2 	strdeq	r0, [r5], -r2	; <UNPREDICTABLE>
    2f84:	50010000 	andpl	r0, r1, r0
    2f88:	0a071d00 	beq	1ca390 <__Stack_Size+0x1c9f90>
    2f8c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    2f90:	00006904 	andeq	r6, r0, r4, lsl #18
    2f94:	003e7c00 	eorseq	r7, lr, r0, lsl #24
    2f98:	00001408 	andeq	r1, r0, r8, lsl #8
    2f9c:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    2fa0:	00000069 	andeq	r0, r0, r9, rrx
    2fa4:	00002faf 	andeq	r2, r0, pc, lsr #31
    2fa8:	00010535 	andeq	r0, r1, r5, lsr r5
    2fac:	3600ff00 	strcc	pc, [r0], -r0, lsl #30
    2fb0:	00000719 	andeq	r0, r0, r9, lsl r7
    2fb4:	2fc04201 	svccs	0x00c04201
    2fb8:	03050000 	movweq	r0, #20480	; 0x5000
    2fbc:	2000001a 	andcs	r0, r0, sl, lsl r0
    2fc0:	002f9f05 	eoreq	r9, pc, r5, lsl #30
    2fc4:	00a63600 	adceq	r3, r6, r0, lsl #12
    2fc8:	43010000 	movwmi	r0, #4096	; 0x1000
    2fcc:	00002fd6 	ldrdeq	r2, [r0], -r6
    2fd0:	00180305 	andseq	r0, r8, r5, lsl #6
    2fd4:	69052000 	stmdbvs	r5, {sp}
    2fd8:	36000000 	strcc	r0, [r0], -r0
    2fdc:	00000d18 	andeq	r0, r0, r8, lsl sp
    2fe0:	2fd64301 	svccs	0x00d64301
    2fe4:	03050000 	movweq	r0, #20480	; 0x5000
    2fe8:	20000019 	andcs	r0, r0, r9, lsl r0
    2fec:	00052f36 	andeq	r2, r5, r6, lsr pc
    2ff0:	7a440100 	bvc	11033f8 <__Stack_Size+0x1102ff8>
    2ff4:	05000000 	streq	r0, [r0, #-0]
    2ff8:	00012403 	andeq	r2, r1, r3, lsl #8
    2ffc:	04df3620 	ldrbeq	r3, [pc], #1568	; 3004 <__Stack_Size+0x2c04>
    3000:	44010000 	strmi	r0, [r1], #-0
    3004:	0000007a 	andeq	r0, r0, sl, ror r0
    3008:	01200305 			; <UNDEFINED> instruction: 0x01200305
    300c:	24362000 	ldrtcs	r2, [r6], #-0
    3010:	01000001 	tsteq	r0, r1
    3014:	00004545 	andeq	r4, r0, r5, asr #10
    3018:	10030500 	andne	r0, r3, r0, lsl #10
    301c:	36200000 	strtcc	r0, [r0], -r0
    3020:	000005ca 	andeq	r0, r0, sl, asr #11
    3024:	00454601 	subeq	r4, r5, r1, lsl #12
    3028:	03050000 	movweq	r0, #20480	; 0x5000
    302c:	20000004 	andcs	r0, r0, r4
    3030:	00026436 	andeq	r6, r2, r6, lsr r4
    3034:	8a470100 	bhi	11c343c <__Stack_Size+0x11c303c>
    3038:	05000000 	streq	r0, [r0, #-0]
    303c:	00000003 	andeq	r0, r0, r3
    3040:	03c73620 	biceq	r3, r7, #32, 12	; 0x2000000
    3044:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    3048:	0000007a 	andeq	r0, r0, sl, ror r0
    304c:	011c0305 	tsteq	ip, r5, lsl #6
    3050:	57342000 	ldrpl	r2, [r4, -r0]!
    3054:	62000000 	andvs	r0, r0, #0
    3058:	35000030 	strcc	r0, [r0, #-48]	; 0x30
    305c:	00000105 	andeq	r0, r0, r5, lsl #2
    3060:	90360001 	eorsls	r0, r6, r1
    3064:	0100000d 	tsteq	r0, sp
    3068:	00305249 	eorseq	r5, r0, r9, asr #4
    306c:	0a030500 	beq	c4474 <__Stack_Size+0xc4074>
    3070:	36200000 	strtcc	r0, [r0], -r0
    3074:	000005c1 	andeq	r0, r0, r1, asr #11
    3078:	00574b01 	subseq	r4, r7, r1, lsl #22
    307c:	03050000 	movweq	r0, #20480	; 0x5000
    3080:	2000012e 	andcs	r0, r0, lr, lsr #2
    3084:	00078536 	andeq	r8, r7, r6, lsr r5
    3088:	574c0100 	strbpl	r0, [ip, -r0, lsl #2]
    308c:	05000000 	streq	r0, [r0, #-0]
    3090:	00012c03 	andeq	r2, r1, r3, lsl #24
    3094:	06753620 	ldrbteq	r3, [r5], -r0, lsr #12
    3098:	4d010000 	stcmi	0, cr0, [r1, #-0]
    309c:	00000069 	andeq	r0, r0, r9, rrx
    30a0:	012b0305 			; <UNDEFINED> instruction: 0x012b0305
    30a4:	04362000 	ldrteq	r2, [r6], #-0
    30a8:	01000004 	tsteq	r0, r4
    30ac:	0000694e 	andeq	r6, r0, lr, asr #18
    30b0:	2a030500 	bcs	c44b8 <__Stack_Size+0xc40b8>
    30b4:	37200001 	strcc	r0, [r0, -r1]!
    30b8:	01006469 	tsteq	r0, r9, ror #8
    30bc:	0000694f 	andeq	r6, r0, pc, asr #18
    30c0:	08030500 	stmdaeq	r3, {r8, sl}
    30c4:	36200000 	strtcc	r0, [r0], -r0
    30c8:	000001b3 			; <UNDEFINED> instruction: 0x000001b3
    30cc:	00695001 	rsbeq	r5, r9, r1
    30d0:	03050000 	movweq	r0, #20480	; 0x5000
    30d4:	20000129 	andcs	r0, r0, r9, lsr #2
    30d8:	00144836 	andseq	r4, r4, r6, lsr r8
    30dc:	69500100 	ldmdbvs	r0, {r8}^
    30e0:	05000000 	streq	r0, [r0, #-0]
    30e4:	00012803 	andeq	r2, r1, r3, lsl #16
    30e8:	003c3820 	eorseq	r3, ip, r0, lsr #16
    30ec:	fd090000 	stc2	0, cr0, [r9, #-0]
    30f0:	0006a039 	andeq	sl, r6, r9, lsr r0
    30f4:	01fe0900 	mvnseq	r0, r0, lsl #18
    30f8:	3a000031 	bcc	31c4 <__Stack_Size+0x2dc4>
    30fc:	00000045 	andeq	r0, r0, r5, asr #32
    3100:	02bd3b00 	adcseq	r3, sp, #0, 22
    3104:	ff090000 			; <UNDEFINED> instruction: 0xff090000
    3108:	000000fa 	strdeq	r0, [r0], -sl
    310c:	0004f13c 	andeq	pc, r4, ip, lsr r1	; <UNPREDICTABLE>
    3110:	01120900 	tsteq	r2, r0, lsl #18
    3114:	00003123 	andeq	r3, r0, r3, lsr #2
    3118:	0000453a 	andeq	r4, r0, sl, lsr r5
    311c:	00da3a00 	sbcseq	r3, sl, r0, lsl #20
    3120:	3c000000 	stccc	0, cr0, [r0], {-0}
    3124:	000005f9 	strdeq	r0, [r0], -r9
    3128:	3a011309 	bcc	47d54 <__Stack_Size+0x47954>
    312c:	3a000031 	bcc	31f8 <__Stack_Size+0x2df8>
    3130:	00000045 	andeq	r0, r0, r5, asr #32
    3134:	0000da3a 	andeq	sp, r0, sl, lsr sl
    3138:	4a390000 	bmi	e43140 <__Stack_Size+0xe42d40>
    313c:	0a000004 	beq	3154 <__Stack_Size+0x2d54>
    3140:	00314b42 	eorseq	r4, r1, r2, asr #22
    3144:	00da3a00 	sbcseq	r3, sl, r0, lsl #20
    3148:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    314c:	0000093b 	andeq	r0, r0, fp, lsr r9
    3150:	315cb60b 	cmpcc	ip, fp, lsl #12
    3154:	453a0000 	ldrmi	r0, [sl, #-0]!
    3158:	00000000 	andeq	r0, r0, r0
    315c:	00084739 	andeq	r4, r8, r9, lsr r7
    3160:	6db40b00 	ldcvs	11, cr0, [r4]
    3164:	3a000031 	bcc	3230 <__Stack_Size+0x2e30>
    3168:	00000045 	andeq	r0, r0, r5, asr #32
    316c:	079e3c00 	ldreq	r3, [lr, r0, lsl #24]
    3170:	06090000 	streq	r0, [r9], -r0
    3174:	00317f01 	eorseq	r7, r1, r1, lsl #30
    3178:	00453a00 	subeq	r3, r5, r0, lsl #20
    317c:	3c000000 	stccc	0, cr0, [r0], {-0}
    3180:	00000254 	andeq	r0, r0, r4, asr r2
    3184:	91010809 	tstls	r1, r9, lsl #16
    3188:	3a000031 	bcc	3254 <__Stack_Size+0x2e54>
    318c:	00000045 	andeq	r0, r0, r5, asr #32
    3190:	07dd3c00 	ldrbeq	r3, [sp, r0, lsl #24]
    3194:	07090000 	streq	r0, [r9, -r0]
    3198:	0031a301 	eorseq	sl, r1, r1, lsl #6
    319c:	00453a00 	subeq	r3, r5, r0, lsl #20
    31a0:	3c000000 	stccc	0, cr0, [r0], {-0}
    31a4:	0000018b 	andeq	r0, r0, fp, lsl #3
    31a8:	ba010209 	blt	439d4 <__Stack_Size+0x435d4>
    31ac:	3a000031 	bcc	3278 <__Stack_Size+0x2e78>
    31b0:	00000045 	andeq	r0, r0, r5, asr #32
    31b4:	0000453a 	andeq	r4, r0, sl, lsr r5
    31b8:	cb3c0000 	blgt	f031c0 <__Stack_Size+0xf02dc0>
    31bc:	0900000c 	stmdbeq	r0, {r2, r3}
    31c0:	31cc0103 	biccc	r0, ip, r3, lsl #2
    31c4:	da3a0000 	ble	e831cc <__Stack_Size+0xe82dcc>
    31c8:	00000000 	andeq	r0, r0, r0
    31cc:	0008fe3d 	andeq	pc, r8, sp, lsr lr	; <UNPREDICTABLE>
    31d0:	01190900 	tsteq	r9, r0, lsl #18
    31d4:	000000af 	andeq	r0, r0, pc, lsr #1
    31d8:	000031e2 	andeq	r3, r0, r2, ror #3
    31dc:	0000693a 	andeq	r6, r0, sl, lsr r9
    31e0:	173c0000 	ldrne	r0, [ip, -r0]!
    31e4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    31e8:	31f40104 	mvnscc	r0, r4, lsl #2
    31ec:	453a0000 	ldrmi	r0, [sl, #-0]!
    31f0:	00000000 	andeq	r0, r0, r0
    31f4:	000ad93e 	andeq	sp, sl, lr, lsr r9
    31f8:	01050900 	tsteq	r5, r0, lsl #18
    31fc:	00000069 	andeq	r0, r0, r9, rrx
    3200:	000b503c 	andeq	r5, fp, ip, lsr r0
    3204:	010f0500 	tsteq	pc, r0, lsl #10
    3208:	00003217 	andeq	r3, r0, r7, lsl r2
    320c:	0000453a 	andeq	r4, r0, sl, lsr r5
    3210:	00453a00 	subeq	r3, r5, r0, lsl #20
    3214:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    3218:	00000cff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    321c:	3228ff05 	eorcc	pc, r8, #5, 30
    3220:	453a0000 	ldrmi	r0, [sl, #-0]!
    3224:	00000000 	andeq	r0, r0, r0
    3228:	00080a3c 	andeq	r0, r8, ip, lsr sl
    322c:	01000500 	tsteq	r0, r0, lsl #10
    3230:	0000323a 	andeq	r3, r0, sl, lsr r2
    3234:	00323a3a 	eorseq	r3, r2, sl, lsr sl
    3238:	04120000 	ldreq	r0, [r2], #-0
    323c:	00000540 	andeq	r0, r0, r0, asr #10
    3240:	00004739 	andeq	r4, r0, r9, lsr r7
    3244:	51dc0400 	bicspl	r0, ip, r0, lsl #8
    3248:	3a000032 	bcc	3318 <__Stack_Size+0x2f18>
    324c:	00003251 	andeq	r3, r0, r1, asr r2
    3250:	fc041200 	stc2	2, cr1, [r4], {-0}
    3254:	39000004 	stmdbcc	r0, {r2}
    3258:	0000024a 	andeq	r0, r0, sl, asr #4
    325c:	326ddb04 	rsbcc	sp, sp, #4, 22	; 0x1000
    3260:	6d3a0000 	ldcvs	0, cr0, [sl, #-0]
    3264:	3a000032 	bcc	3334 <__Stack_Size+0x2f34>
    3268:	00003251 	andeq	r3, r0, r1, asr r2
    326c:	71041200 	mrsvc	r1, R12_usr
    3270:	39000001 	stmdbcc	r0, {r0}
    3274:	00000419 	andeq	r0, r0, r9, lsl r4
    3278:	3289e804 	addcc	lr, r9, #4, 16	; 0x40000
    327c:	453a0000 	ldrmi	r0, [sl, #-0]!
    3280:	3a000000 	bcc	3288 <__Stack_Size+0x2e88>
    3284:	000000da 	ldrdeq	r0, [r0], -sl
    3288:	08383900 	ldmdaeq	r8!, {r8, fp, ip, sp}
    328c:	e2040000 	and	r0, r4, #0
    3290:	0000329f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    3294:	00326d3a 	eorseq	r6, r2, sl, lsr sp
    3298:	00573a00 	subseq	r3, r7, r0, lsl #20
    329c:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    32a0:	000003f7 	strdeq	r0, [r0], -r7
    32a4:	32b5e104 	adcscc	lr, r5, #4, 2
    32a8:	6d3a0000 	ldcvs	0, cr0, [sl, #-0]
    32ac:	3a000032 	bcc	337c <__Stack_Size+0x2f7c>
    32b0:	00000057 	andeq	r0, r0, r7, asr r0
    32b4:	00323900 	eorseq	r3, r2, r0, lsl #18
    32b8:	e4070000 	str	r0, [r7], #-0
    32bc:	000032cb 	andeq	r3, r0, fp, asr #5
    32c0:	0032cb3a 	eorseq	ip, r2, sl, lsr fp
    32c4:	00da3a00 	sbcseq	r3, sl, r0, lsl #20
    32c8:	12000000 	andne	r0, r0, #0
    32cc:	00045804 	andeq	r5, r4, r4, lsl #16
    32d0:	03cf3900 	biceq	r3, pc, #0, 18
    32d4:	ec070000 	stc	0, cr0, [r7], {-0}
    32d8:	000032e7 	andeq	r3, r0, r7, ror #5
    32dc:	0032cb3a 	eorseq	ip, r2, sl, lsr fp
    32e0:	00573a00 	subseq	r3, r7, r0, lsl #20
    32e4:	3f000000 	svccc	0x00000000
    32e8:	000007ed 	andeq	r0, r0, sp, ror #15
    32ec:	00aff607 	adceq	pc, pc, r7, lsl #12
    32f0:	33010000 	movwcc	r0, #4096	; 0x1000
    32f4:	cb3a0000 	blgt	e832fc <__Stack_Size+0xe82efc>
    32f8:	3a000032 	bcc	33c8 <__Stack_Size+0x2fc8>
    32fc:	00000057 	andeq	r0, r0, r7, asr r0
    3300:	04813900 	streq	r3, [r1], #2304	; 0x900
    3304:	490c0000 	stmdbmi	ip, {}	; <UNPREDICTABLE>
    3308:	0000331c 	andeq	r3, r0, ip, lsl r3
    330c:	0006913a 	andeq	r9, r6, sl, lsr r1
    3310:	06913a00 	ldreq	r3, [r1], r0, lsl #20
    3314:	913a0000 	teqls	sl, r0
    3318:	00000006 	andeq	r0, r0, r6
    331c:	0007ad3b 	andeq	sl, r7, fp, lsr sp
    3320:	91390c00 	teqls	r9, r0, lsl #24
    3324:	3f000006 	svccc	0x00000006
    3328:	00000e39 	andeq	r0, r0, r9, lsr lr
    332c:	0691210c 	ldreq	r2, [r1], ip, lsl #2
    3330:	333c0000 	teqcc	ip, #0
    3334:	913a0000 	teqls	sl, r0
    3338:	00000006 	andeq	r0, r0, r6
    333c:	00042d39 	andeq	r2, r4, r9, lsr sp
    3340:	57470c00 	strbpl	r0, [r7, -r0, lsl #24]
    3344:	3a000033 	bcc	3418 <__Stack_Size+0x3018>
    3348:	00000691 	muleq	r0, r1, r6
    334c:	0006913a 	andeq	r9, r6, sl, lsr r1
    3350:	06913a00 	ldreq	r3, [r1], r0, lsl #20
    3354:	3f000000 	svccc	0x00000000
    3358:	00000c77 	andeq	r0, r0, r7, ror ip
    335c:	0691480c 	ldreq	r4, [r1], ip, lsl #16
    3360:	33710000 	cmncc	r1, #0
    3364:	913a0000 	teqls	sl, r0
    3368:	3a000006 	bcc	3388 <__Stack_Size+0x2f88>
    336c:	00000691 	muleq	r0, r1, r6
    3370:	0bc83f00 	bleq	ff212f78 <SCS_BASE+0x1f204f78>
    3374:	460c0000 	strmi	r0, [ip], -r0
    3378:	00000691 	muleq	r0, r1, r6
    337c:	0000338b 	andeq	r3, r0, fp, lsl #7
    3380:	0006913a 	andeq	r9, r6, sl, lsr r1
    3384:	06913a00 	ldreq	r3, [r1], r0, lsl #20
    3388:	3c000000 	stccc	0, cr0, [r0], {-0}
    338c:	00000af9 	strdeq	r0, [r0], -r9
    3390:	9d02ac06 	stcls	12, cr10, [r2, #-24]	; 0xffffffe8
    3394:	3a000033 	bcc	3468 <__Stack_Size+0x3068>
    3398:	0000339d 	muleq	r0, sp, r3
    339c:	90041200 	andls	r1, r4, r0, lsl #4
    33a0:	3c000005 	stccc	0, cr0, [r0], {5}
    33a4:	00000cd6 	ldrdeq	r0, [r0], -r6
    33a8:	b502ad06 	strlt	sl, [r2, #-3334]	; 0xd06
    33ac:	3a000033 	bcc	3480 <__Stack_Size+0x3080>
    33b0:	000033b5 			; <UNDEFINED> instruction: 0x000033b5
    33b4:	04041200 	streq	r1, [r4], #-512	; 0x200
    33b8:	3c000006 	stccc	0, cr0, [r0], {6}
    33bc:	00000b88 	andeq	r0, r0, r8, lsl #23
    33c0:	cd02a306 	stcgt	3, cr10, [r2, #-24]	; 0xffffffe8
    33c4:	3a000033 	bcc	3498 <__Stack_Size+0x3098>
    33c8:	000033cd 	andeq	r3, r0, sp, asr #7
    33cc:	8e041200 	cdphi	2, 0, cr1, cr4, cr0, {0}
    33d0:	3c000003 	stccc	0, cr0, [r0], {3}
    33d4:	00000761 	andeq	r0, r0, r1, ror #14
    33d8:	ea02a406 	b	ac3f8 <__Stack_Size+0xabff8>
    33dc:	3a000033 	bcc	34b0 <__Stack_Size+0x30b0>
    33e0:	000033cd 	andeq	r3, r0, sp, asr #7
    33e4:	00339d3a 	eorseq	r9, r3, sl, lsr sp
    33e8:	fa3c0000 	blx	f033f0 <__Stack_Size+0xf02ff0>
    33ec:	0600000d 	streq	r0, [r0], -sp
    33f0:	340602c0 	strcc	r0, [r6], #-704	; 0x2c0
    33f4:	cd3a0000 	ldcgt	0, cr0, [sl, #-0]
    33f8:	3a000033 	bcc	34cc <__Stack_Size+0x30cc>
    33fc:	00000057 	andeq	r0, r0, r7, asr r0
    3400:	0000573a 	andeq	r5, r0, sl, lsr r7
    3404:	c83c0000 	ldmdagt	ip!, {}	; <UNPREDICTABLE>
    3408:	06000001 	streq	r0, [r0], -r1
    340c:	341d02a5 	ldrcc	r0, [sp], #-677	; 0x2a5
    3410:	cd3a0000 	ldcgt	0, cr0, [sl, #-0]
    3414:	3a000033 	bcc	34e8 <__Stack_Size+0x30e8>
    3418:	000033b5 			; <UNDEFINED> instruction: 0x000033b5
    341c:	01d43c00 	bicseq	r3, r4, r0, lsl #24
    3420:	cd060000 	stcgt	0, cr0, [r6, #-0]
    3424:	00343402 	eorseq	r3, r4, r2, lsl #8
    3428:	33cd3a00 	biccc	r3, sp, #0, 20
    342c:	573a0000 	ldrpl	r0, [sl, -r0]!
    3430:	00000000 	andeq	r0, r0, r0
    3434:	000a5f3c 	andeq	r5, sl, ip, lsr pc
    3438:	02b20600 	adcseq	r0, r2, #0, 12
    343c:	00003450 	andeq	r3, r0, r0, asr r4
    3440:	0033cd3a 	eorseq	ip, r3, sl, lsr sp
    3444:	00573a00 	subseq	r3, r7, r0, lsl #20
    3448:	da3a0000 	ble	e83450 <__Stack_Size+0xe83050>
    344c:	00000000 	andeq	r0, r0, r0
    3450:	000d983c 	andeq	r9, sp, ip, lsr r8
    3454:	02b00600 	adcseq	r0, r0, #0, 12
    3458:	00003467 	andeq	r3, r0, r7, ror #8
    345c:	0033cd3a 	eorseq	ip, r3, sl, lsr sp
    3460:	00da3a00 	sbcseq	r3, sl, r0, lsl #20
    3464:	3d000000 	stccc	0, cr0, [r0, #-0]
    3468:	00000d2e 	andeq	r0, r0, lr, lsr #26
    346c:	ba02fd06 	blt	c288c <__Stack_Size+0xc248c>
    3470:	82000000 	andhi	r0, r0, #0
    3474:	3a000034 	bcc	354c <__Stack_Size+0x314c>
    3478:	000033cd 	andeq	r3, r0, sp, asr #7
    347c:	0000573a 	andeq	r5, r0, sl, lsr r7
    3480:	753c0000 	ldrvc	r0, [ip, #-0]!
    3484:	06000003 	streq	r0, [r0], -r3
    3488:	349902fe 	ldrcc	r0, [r9], #766	; 0x2fe
    348c:	cd3a0000 	ldcgt	0, cr0, [sl, #-0]
    3490:	3a000033 	bcc	3564 <__Stack_Size+0x3164>
    3494:	00000057 	andeq	r0, r0, r7, asr r0
    3498:	02df3d00 	sbcseq	r3, pc, #0, 26
    349c:	f5060000 			; <UNDEFINED> instruction: 0xf5060000
    34a0:	00005702 	andeq	r5, r0, r2, lsl #14
    34a4:	0034af00 	eorseq	sl, r4, r0, lsl #30
    34a8:	33cd3a00 	biccc	r3, sp, #0, 20
    34ac:	3c000000 	stccc	0, cr0, [r0], {-0}
    34b0:	00000d5a 	andeq	r0, r0, sl, asr sp
    34b4:	c602ec06 	strgt	lr, [r2], -r6, lsl #24
    34b8:	3a000034 	bcc	3590 <__Stack_Size+0x3190>
    34bc:	000033cd 	andeq	r3, r0, sp, asr #7
    34c0:	0000573a 	andeq	r5, r0, sl, lsr r7
    34c4:	e83f0000 	ldmda	pc!, {}	; <UNPREDICTABLE>
    34c8:	07000000 	streq	r0, [r0, -r0]
    34cc:	0000baf8 	strdeq	fp, [r0], -r8
    34d0:	0034e000 	eorseq	lr, r4, r0
    34d4:	32cb3a00 	sbccc	r3, fp, #0, 20
    34d8:	573a0000 	ldrpl	r0, [sl, -r0]!
    34dc:	00000000 	andeq	r0, r0, r0
    34e0:	00032a3f 	andeq	r2, r3, pc, lsr sl
    34e4:	57ed0700 	strbpl	r0, [sp, r0, lsl #14]!
    34e8:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    34ec:	3a000034 	bcc	35c4 <__Stack_Size+0x31c4>
    34f0:	000032cb 	andeq	r3, r0, fp, asr #5
    34f4:	02223900 	eoreq	r3, r2, #0, 18
    34f8:	380d0000 	stmdacc	sp, {}	; <UNPREDICTABLE>
    34fc:	00003506 	andeq	r3, r0, r6, lsl #10
    3500:	0000453a 	andeq	r4, r0, sl, lsr r5
    3504:	d6390000 	ldrtle	r0, [r9], -r0
    3508:	0d000008 	stceq	0, cr0, [r0, #-32]	; 0xffffffe0
    350c:	0035173a 	eorseq	r1, r5, sl, lsr r7
    3510:	00da3a00 	sbcseq	r3, sl, r0, lsl #20
    3514:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    3518:	00000a6c 	andeq	r0, r0, ip, ror #20
    351c:	3528390d 	strcc	r3, [r8, #-2317]!	; 0x90d
    3520:	453a0000 	ldrmi	r0, [sl, #-0]!
    3524:	00000000 	andeq	r0, r0, r0
    3528:	00049e39 	andeq	r9, r4, r9, lsr lr
    352c:	39e10700 	stmibcc	r1!, {r8, r9, sl}^
    3530:	3a000035 	bcc	360c <__Stack_Size+0x320c>
    3534:	00003539 	andeq	r3, r0, r9, lsr r5
    3538:	60041200 	andvs	r1, r4, r0, lsl #4
    353c:	39000006 	stmdbcc	r0, {r1, r2}
    3540:	00000bd6 	ldrdeq	r0, [r0], -r6
    3544:	3550df07 	ldrbcc	sp, [r0, #-3847]	; 0xf07
    3548:	cb3a0000 	blgt	e83550 <__Stack_Size+0xe83150>
    354c:	00000032 	andeq	r0, r0, r2, lsr r0
    3550:	00014139 	andeq	r4, r1, r9, lsr r1
    3554:	66e00700 	strbtvs	r0, [r0], r0, lsl #14
    3558:	3a000035 	bcc	3634 <__Stack_Size+0x3234>
    355c:	000032cb 	andeq	r3, r0, fp, asr #5
    3560:	0035393a 	eorseq	r3, r5, sl, lsr r9
    3564:	2e390000 	cdpcs	0, 3, cr0, cr9, cr0, {0}
    3568:	0700000a 	streq	r0, [r0, -sl]
    356c:	003581e5 	eorseq	r8, r5, r5, ror #3
    3570:	32cb3a00 	sbccc	r3, fp, #0, 20
    3574:	573a0000 	ldrpl	r0, [sl, -r0]!
    3578:	3a000000 	bcc	3580 <__Stack_Size+0x3180>
    357c:	000000da 	ldrdeq	r0, [r0], -sl
    3580:	0dcb4000 	stcleq	0, cr4, [fp]
    3584:	0c0c0000 	stceq	0, cr0, [ip], {-0}
    3588:	00000691 	muleq	r0, r1, r6
    358c:	0006913a 	andeq	r9, r6, sl, lsr r1
    3590:	06913a00 	ldreq	r3, [r1], r0, lsl #20
    3594:	00000000 	andeq	r0, r0, r0
    3598:	00000580 	andeq	r0, r0, r0, lsl #11
    359c:	03ce0004 	biceq	r0, lr, #4
    35a0:	01040000 	mrseq	r0, (UNDEF: 4)
    35a4:	00000862 	andeq	r0, r0, r2, ror #16
    35a8:	00133401 	andseq	r3, r3, r1, lsl #8
    35ac:	0000fa00 	andeq	pc, r0, r0, lsl #20
    35b0:	003e9000 	eorseq	r9, lr, r0
    35b4:	00009008 	andeq	r9, r0, r8
    35b8:	00050200 	andeq	r0, r5, r0, lsl #4
    35bc:	10540200 	subsne	r0, r4, r0, lsl #4
    35c0:	23010000 	movwcs	r0, #4096	; 0x1000
    35c4:	08003e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, sp}
    35c8:	00000002 	andeq	r0, r0, r2
    35cc:	a7029c01 	strge	r9, [r2, -r1, lsl #24]
    35d0:	0100000e 	tsteq	r0, lr
    35d4:	003e922e 	eorseq	r9, lr, lr, lsr #4
    35d8:	00000208 	andeq	r0, r0, r8, lsl #4
    35dc:	029c0100 	addseq	r0, ip, #0, 2
    35e0:	00001041 	andeq	r1, r0, r1, asr #32
    35e4:	3e943d01 	cdpcc	13, 9, cr3, cr4, cr1, {0}
    35e8:	00020800 	andeq	r0, r2, r0, lsl #16
    35ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    35f0:	000e5002 	andeq	r5, lr, r2
    35f4:	964c0100 	strbls	r0, [ip], -r0, lsl #2
    35f8:	0208003e 	andeq	r0, r8, #62	; 0x3e
    35fc:	01000000 	mrseq	r0, (UNDEF: 0)
    3600:	10c1029c 	smullne	r0, r1, ip, r2
    3604:	5b010000 	blpl	4360c <__Stack_Size+0x4320c>
    3608:	08003e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp, ip, sp}
    360c:	00000002 	andeq	r0, r0, r2
    3610:	10029c01 	andne	r9, r2, r1, lsl #24
    3614:	0100000f 	tsteq	r0, pc
    3618:	003e9a6a 	eorseq	r9, lr, sl, ror #20
    361c:	00000208 	andeq	r0, r0, r8, lsl #4
    3620:	029c0100 	addseq	r0, ip, #0, 2
    3624:	00000fd9 	ldrdeq	r0, [r0], -r9
    3628:	3e9c7501 	cdpcc	5, 9, cr7, cr12, cr1, {0}
    362c:	00020800 	andeq	r0, r2, r0, lsl #16
    3630:	9c010000 	stcls	0, cr0, [r1], {-0}
    3634:	00131d02 	andseq	r1, r3, r2, lsl #26
    3638:	9e800100 	rmflss	f0, f0, f0
    363c:	0208003e 	andeq	r0, r8, #62	; 0x3e
    3640:	01000000 	mrseq	r0, (UNDEF: 0)
    3644:	1325039c 			; <UNDEFINED> instruction: 0x1325039c
    3648:	8b010000 	blhi	43650 <__Stack_Size+0x43250>
    364c:	08003ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp, ip, sp}
    3650:	00000004 	andeq	r0, r0, r4
    3654:	00dd9c01 	sbcseq	r9, sp, r1, lsl #24
    3658:	bf040000 	svclt	0x00040000
    365c:	0100000c 	tsteq	r0, ip
    3660:	0000dd8d 	andeq	sp, r0, sp, lsl #27
    3664:	0000d300 	andeq	sp, r0, r0, lsl #6
    3668:	06000500 	streq	r0, [r0], -r0, lsl #10
    366c:	08003ea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, ip, sp}
    3670:	00000552 	andeq	r0, r0, r2, asr r5
    3674:	05040700 	streq	r0, [r4, #-1792]	; 0x700
    3678:	00746e69 	rsbseq	r6, r4, r9, ror #28
    367c:	0012d902 	andseq	sp, r2, r2, lsl #18
    3680:	a4970100 	ldrge	r0, [r7], #256	; 0x100
    3684:	0208003e 	andeq	r0, r8, #62	; 0x3e
    3688:	01000000 	mrseq	r0, (UNDEF: 0)
    368c:	0e98029c 	mrceq	2, 4, r0, cr8, cr12, {4}
    3690:	a2010000 	andge	r0, r1, #0
    3694:	08003ea6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, fp, ip, sp}
    3698:	00000002 	andeq	r0, r0, r2
    369c:	cc029c01 	stcgt	12, cr9, [r2], {1}
    36a0:	0100000e 	tsteq	r0, lr
    36a4:	003ea8ad 	eorseq	sl, lr, sp, lsr #17
    36a8:	00000208 	andeq	r0, r0, r8, lsl #4
    36ac:	029c0100 	addseq	r0, ip, #0, 2
    36b0:	00000ff6 	strdeq	r0, [r0], -r6
    36b4:	3eaab801 	cdpcc	8, 10, cr11, cr10, cr1, {0}
    36b8:	00020800 	andeq	r0, r2, r0, lsl #16
    36bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    36c0:	0010b002 	andseq	fp, r0, r2
    36c4:	acc30100 	stfgee	f0, [r3], {0}
    36c8:	0208003e 	andeq	r0, r8, #62	; 0x3e
    36cc:	01000000 	mrseq	r0, (UNDEF: 0)
    36d0:	0ede029c 	mrceq	2, 6, r0, cr14, cr12, {4}
    36d4:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    36d8:	08003eae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, fp, ip, sp}
    36dc:	00000002 	andeq	r0, r0, r2
    36e0:	87029c01 	strhi	r9, [r2, -r1, lsl #24]
    36e4:	0100000e 	tsteq	r0, lr
    36e8:	003eb0d9 	ldrsbteq	fp, [lr], -r9
    36ec:	00000208 	andeq	r0, r0, r8, lsl #4
    36f0:	029c0100 	addseq	r0, ip, #0, 2
    36f4:	00001189 	andeq	r1, r0, r9, lsl #3
    36f8:	3eb2e401 	cdpcc	4, 11, cr14, cr2, cr1, {0}
    36fc:	00020800 	andeq	r0, r2, r0, lsl #16
    3700:	9c010000 	stcls	0, cr0, [r1], {-0}
    3704:	000e6202 	andeq	r6, lr, r2, lsl #4
    3708:	b4ef0100 	strbtlt	r0, [pc], #256	; 3710 <__Stack_Size+0x3310>
    370c:	0208003e 	andeq	r0, r8, #62	; 0x3e
    3710:	01000000 	mrseq	r0, (UNDEF: 0)
    3714:	1061029c 	mlsne	r1, ip, r2, r0
    3718:	fa010000 	blx	43720 <__Stack_Size+0x43320>
    371c:	08003eb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, fp, ip, sp}
    3720:	00000002 	andeq	r0, r0, r2
    3724:	f9089c01 			; <UNDEFINED> instruction: 0xf9089c01
    3728:	01000012 	tsteq	r0, r2, lsl r0
    372c:	3eb80105 	frdcce	f0, f0, f5
    3730:	00020800 	andeq	r0, r2, r0, lsl #16
    3734:	9c010000 	stcls	0, cr0, [r1], {-0}
    3738:	000fc008 	andeq	ip, pc, r8
    373c:	01100100 	tsteq	r0, r0, lsl #2
    3740:	08003eba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, fp, ip, sp}
    3744:	00000002 	andeq	r0, r0, r2
    3748:	4c089c01 	stcmi	12, cr9, [r8], {1}
    374c:	01000012 	tsteq	r0, r2, lsl r0
    3750:	3ebc011b 	mrccc	1, 5, r0, cr12, cr11, {0}
    3754:	00020800 	andeq	r0, r2, r0, lsl #16
    3758:	9c010000 	stcls	0, cr0, [r1], {-0}
    375c:	000f1d08 	andeq	r1, pc, r8, lsl #26
    3760:	01260100 			; <UNDEFINED> instruction: 0x01260100
    3764:	08003ebe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp}
    3768:	00000002 	andeq	r0, r0, r2
    376c:	60089c01 	andvs	r9, r8, r1, lsl #24
    3770:	01000011 	tsteq	r0, r1, lsl r0
    3774:	3ec00131 	mcrcc	1, 6, r0, cr0, cr1, {1}
    3778:	00020800 	andeq	r0, r2, r0, lsl #16
    377c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3780:	00136408 	andseq	r6, r3, r8, lsl #8
    3784:	013c0100 	teqeq	ip, r0, lsl #2
    3788:	08003ec2 	stmdaeq	r0, {r1, r6, r7, r9, sl, fp, ip, sp}
    378c:	00000002 	andeq	r0, r0, r2
    3790:	14089c01 	strne	r9, [r8], #-3073	; 0xc01
    3794:	01000011 	tsteq	r0, r1, lsl r0
    3798:	3ec40147 	polccsm	f0, f4, f7
    379c:	00020800 	andeq	r0, r2, r0, lsl #16
    37a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    37a4:	00134b08 	andseq	r4, r3, r8, lsl #22
    37a8:	01520100 	cmpeq	r2, r0, lsl #2
    37ac:	08003ec6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, fp, ip, sp}
    37b0:	00000002 	andeq	r0, r0, r2
    37b4:	ba089c01 	blt	22a7c0 <__Stack_Size+0x22a3c0>
    37b8:	0100000e 	tsteq	r0, lr
    37bc:	3ec8015e 	mcrcc	1, 6, r0, cr8, cr14, {2}
    37c0:	00020800 	andeq	r0, r2, r0, lsl #16
    37c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    37c8:	0011fc08 	andseq	pc, r1, r8, lsl #24
    37cc:	016a0100 	cmneq	sl, r0, lsl #2
    37d0:	08003eca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, fp, ip, sp}
    37d4:	00000002 	andeq	r0, r0, r2
    37d8:	e2089c01 	and	r9, r8, #256	; 0x100
    37dc:	01000011 	tsteq	r0, r1, lsl r0
    37e0:	3ecc0176 	mcrcc	1, 6, r0, cr12, cr6, {3}
    37e4:	00020800 	andeq	r0, r2, r0, lsl #16
    37e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    37ec:	000efd08 	andeq	pc, lr, r8, lsl #26
    37f0:	01810100 	orreq	r0, r1, r0, lsl #2
    37f4:	08003ece 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, fp, ip, sp}
    37f8:	00000002 	andeq	r0, r0, r2
    37fc:	4d089c01 	stcmi	12, cr9, [r8, #-4]
    3800:	01000011 	tsteq	r0, r1, lsl r0
    3804:	3ed0018c 	cdpcc	1, 13, cr0, cr0, cr12, {4}
    3808:	00020800 	andeq	r0, r2, r0, lsl #16
    380c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3810:	00130a08 	andseq	r0, r3, r8, lsl #20
    3814:	01970100 	orrseq	r0, r7, r0, lsl #2
    3818:	08003ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, ip, sp}
    381c:	00000002 	andeq	r0, r0, r2
    3820:	73089c01 	movwvc	r9, #35841	; 0x8c01
    3824:	0100000e 	tsteq	r0, lr
    3828:	3ed401a2 	cdpcc	1, 13, cr0, cr4, cr2, {5}
    382c:	00020800 	andeq	r0, r2, r0, lsl #16
    3830:	9c010000 	stcls	0, cr0, [r1], {-0}
    3834:	000f3608 	andeq	r3, pc, r8, lsl #12
    3838:	01ae0100 			; <UNDEFINED> instruction: 0x01ae0100
    383c:	08003ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip, sp}
    3840:	00000002 	andeq	r0, r0, r2
    3844:	98089c01 	stmdals	r8, {r0, sl, fp, ip, pc}
    3848:	01000012 	tsteq	r0, r2, lsl r0
    384c:	3ed801ba 	mrccc	1, 6, r0, cr8, cr10, {5}
    3850:	00020800 	andeq	r0, r2, r0, lsl #16
    3854:	9c010000 	stcls	0, cr0, [r1], {-0}
    3858:	000f5c08 	andeq	r5, pc, r8, lsl #24
    385c:	01c50100 	biceq	r0, r5, r0, lsl #2
    3860:	08003eda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, fp, ip, sp}
    3864:	00000002 	andeq	r0, r0, r2
    3868:	ed099c01 	stc	12, cr9, [r9, #-4]
    386c:	0100000e 	tsteq	r0, lr
    3870:	3edc01d0 	mrccc	1, 6, r0, cr12, cr0, {6}
    3874:	00040800 	andeq	r0, r4, r0, lsl #16
    3878:	9c010000 	stcls	0, cr0, [r1], {-0}
    387c:	00000304 	andeq	r0, r0, r4, lsl #6
    3880:	0006d30a 	andeq	sp, r6, sl, lsl #6
    3884:	01d20100 	bicseq	r0, r2, r0, lsl #2
    3888:	000000dd 	ldrdeq	r0, [r0], -sp
    388c:	000002fa 	strdeq	r0, [r0], -sl
    3890:	e0060005 	and	r0, r6, r5
    3894:	6308003e 	movwvs	r0, #32830	; 0x803e
    3898:	00000005 	andeq	r0, r0, r5
    389c:	00113d08 	andseq	r3, r1, r8, lsl #26
    38a0:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    38a4:	08003ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, ip, sp}
    38a8:	00000002 	andeq	r0, r0, r2
    38ac:	88089c01 	stmdahi	r8, {r0, sl, fp, ip, pc}
    38b0:	01000012 	tsteq	r0, r2, lsl r0
    38b4:	3ee201e7 	cdpcc	1, 14, cr0, cr2, cr7, {7}
    38b8:	00020800 	andeq	r0, r2, r0, lsl #16
    38bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    38c0:	0010d508 	andseq	sp, r0, r8, lsl #10
    38c4:	01f20100 	mvnseq	r0, r0, lsl #2
    38c8:	08003ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp, ip, sp}
    38cc:	00000002 	andeq	r0, r0, r2
    38d0:	15089c01 	strne	r9, [r8, #-3073]	; 0xc01
    38d4:	01000012 	tsteq	r0, r2, lsl r0
    38d8:	3ee601fd 	mcrcc	1, 7, r0, cr6, cr13, {7}
    38dc:	00020800 	andeq	r0, r2, r0, lsl #16
    38e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    38e4:	0011aa08 	andseq	sl, r1, r8, lsl #20
    38e8:	02080100 	andeq	r0, r8, #0, 2
    38ec:	08003ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, ip, sp}
    38f0:	00000002 	andeq	r0, r0, r2
    38f4:	bd089c01 	stclt	12, cr9, [r8, #-4]
    38f8:	01000011 	tsteq	r0, r1, lsl r0
    38fc:	3eea0213 	mcrcc	2, 7, r0, cr10, cr3, {0}
    3900:	00020800 	andeq	r0, r2, r0, lsl #16
    3904:	9c010000 	stcls	0, cr0, [r1], {-0}
    3908:	00122808 	andseq	r2, r2, r8, lsl #16
    390c:	021e0100 	andseq	r0, lr, #0, 2
    3910:	08003eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
    3914:	00000002 	andeq	r0, r0, r2
    3918:	e9089c01 	stmdb	r8, {r0, sl, fp, ip, pc}
    391c:	01000012 	tsteq	r0, r2, lsl r0
    3920:	3eee0229 	cdpcc	2, 14, cr0, cr14, cr9, {1}
    3924:	00020800 	andeq	r0, r2, r0, lsl #16
    3928:	9c010000 	stcls	0, cr0, [r1], {-0}
    392c:	0011d009 	andseq	sp, r1, r9
    3930:	02340100 	eorseq	r0, r4, #0, 2
    3934:	08003ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp, ip, sp}
    3938:	00000004 	andeq	r0, r0, r4
    393c:	03c69c01 	biceq	r9, r6, #256	; 0x100
    3940:	3c0a0000 	stccc	0, cr0, [sl], {-0}
    3944:	01000004 	tsteq	r0, r4
    3948:	00dd0236 	sbcseq	r0, sp, r6, lsr r2
    394c:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
    3950:	00050000 	andeq	r0, r5, r0
    3954:	003ef406 	eorseq	pc, lr, r6, lsl #8
    3958:	00057508 	andeq	r7, r5, r8, lsl #10
    395c:	76080000 	strvc	r0, [r8], -r0
    3960:	01000012 	tsteq	r0, r2, lsl r0
    3964:	3ef40240 	cdpcc	2, 15, cr0, cr4, cr0, {2}
    3968:	00020800 	andeq	r0, r2, r0, lsl #16
    396c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3970:	000fe408 	andeq	lr, pc, r8, lsl #8
    3974:	024b0100 	subeq	r0, fp, #0, 2
    3978:	08003ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    397c:	00000002 	andeq	r0, r0, r2
    3980:	ab089c01 	blge	22a98c <__Stack_Size+0x22a58c>
    3984:	0100000f 	tsteq	r0, pc
    3988:	3ef80256 	mrccc	2, 7, r0, cr8, cr6, {2}
    398c:	00020800 	andeq	r0, r2, r0, lsl #16
    3990:	9c010000 	stcls	0, cr0, [r1], {-0}
    3994:	00110008 	andseq	r0, r1, r8
    3998:	02610100 	rsbeq	r0, r1, #0, 2
    399c:	08003efa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    39a0:	00000002 	andeq	r0, r0, r2
    39a4:	8b089c01 	blhi	22a9b0 <__Stack_Size+0x22a5b0>
    39a8:	01000010 	tsteq	r0, r0, lsl r0
    39ac:	3efc026c 	cdpcc	2, 15, cr0, cr12, cr12, {3}
    39b0:	00020800 	andeq	r0, r2, r0, lsl #16
    39b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    39b8:	00123808 	andseq	r3, r2, r8, lsl #16
    39bc:	02770100 	rsbseq	r0, r7, #0, 2
    39c0:	08003efe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    39c4:	00000002 	andeq	r0, r0, r2
    39c8:	49089c01 	stmdbmi	r8, {r0, sl, fp, ip, pc}
    39cc:	0100000f 	tsteq	r0, pc
    39d0:	3f000283 	svccc	0x00000283
    39d4:	00020800 	andeq	r0, r2, r0, lsl #16
    39d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    39dc:	0010e808 	andseq	lr, r0, r8, lsl #16
    39e0:	028f0100 	addeq	r0, pc, #0, 2
    39e4:	08003f02 	stmdaeq	r0, {r1, r8, r9, sl, fp, ip, sp}
    39e8:	00000002 	andeq	r0, r0, r2
    39ec:	6f089c01 	svcvs	0x00089c01
    39f0:	0100000f 	tsteq	r0, pc
    39f4:	3f04029a 	svccc	0x0004029a
    39f8:	00020800 	andeq	r0, r2, r0, lsl #16
    39fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a00:	00119a08 	andseq	r9, r1, r8, lsl #20
    3a04:	02a50100 	adceq	r0, r5, #0, 2
    3a08:	08003f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip, sp}
    3a0c:	00000002 	andeq	r0, r0, r2
    3a10:	79089c01 	stmdbvc	r8, {r0, sl, fp, ip, pc}
    3a14:	01000011 	tsteq	r0, r1, lsl r0
    3a18:	3f0802b0 	svccc	0x000802b0
    3a1c:	00020800 	andeq	r0, r2, r0, lsl #16
    3a20:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a24:	0010a008 	andseq	sl, r0, r8
    3a28:	02bb0100 	adcseq	r0, fp, #0, 2
    3a2c:	08003f0a 	stmdaeq	r0, {r1, r3, r8, r9, sl, fp, ip, sp}
    3a30:	00000002 	andeq	r0, r0, r2
    3a34:	16089c01 	strne	r9, [r8], -r1, lsl #24
    3a38:	01000010 	tsteq	r0, r0, lsl r0
    3a3c:	3f0c02c6 	svccc	0x000c02c6
    3a40:	00020800 	andeq	r0, r2, r0, lsl #16
    3a44:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a48:	00112d08 	andseq	r2, r1, r8, lsl #26
    3a4c:	02d10100 	sbcseq	r0, r1, #0, 2
    3a50:	08003f0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sl, fp, ip, sp}
    3a54:	00000002 	andeq	r0, r0, r2
    3a58:	65089c01 	strvs	r9, [r8, #-3073]	; 0xc01
    3a5c:	01000012 	tsteq	r0, r2, lsl r0
    3a60:	3f1002dc 	svccc	0x001002dc
    3a64:	00020800 	andeq	r0, r2, r0, lsl #16
    3a68:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a6c:	00100508 	andseq	r0, r0, r8, lsl #10
    3a70:	02e70100 	rsceq	r0, r7, #0, 2
    3a74:	08003f12 	stmdaeq	r0, {r1, r4, r8, r9, sl, fp, ip, sp}
    3a78:	00000002 	andeq	r0, r0, r2
    3a7c:	9b089c01 	blls	22aa88 <__Stack_Size+0x22a688>
    3a80:	0100000f 	tsteq	r0, pc
    3a84:	3f1402f2 	svccc	0x001402f2
    3a88:	00020800 	andeq	r0, r2, r0, lsl #16
    3a8c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a90:	0012c908 	andseq	ip, r2, r8, lsl #18
    3a94:	02fd0100 	rscseq	r0, sp, #0, 2
    3a98:	08003f16 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, fp, ip, sp}
    3a9c:	00000002 	andeq	r0, r0, r2
    3aa0:	b0089c01 	andlt	r9, r8, r1, lsl #24
    3aa4:	01000012 	tsteq	r0, r2, lsl r0
    3aa8:	3f180308 	svccc	0x00180308
    3aac:	00020800 	andeq	r0, r2, r0, lsl #16
    3ab0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ab4:	000f8208 	andeq	r8, pc, r8, lsl #4
    3ab8:	03130100 	tsteq	r3, #0, 2
    3abc:	08003f1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, fp, ip, sp}
    3ac0:	00000002 	andeq	r0, r0, r2
    3ac4:	72089c01 	andvc	r9, r8, #256	; 0x100
    3ac8:	01000010 	tsteq	r0, r0, lsl r0
    3acc:	3f1c031e 	svccc	0x001c031e
    3ad0:	00020800 	andeq	r0, r2, r0, lsl #16
    3ad4:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ad8:	00102608 	andseq	r2, r0, r8, lsl #12
    3adc:	032a0100 			; <UNDEFINED> instruction: 0x032a0100
    3ae0:	08003f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp}
    3ae4:	00000002 	andeq	r0, r0, r2
    3ae8:	bf049c01 	svclt	0x00049c01
    3aec:	0100000c 	tsteq	r0, ip
    3af0:	0000dd8d 	andeq	sp, r0, sp, lsl #27
    3af4:	00056300 	andeq	r6, r5, r0, lsl #6
    3af8:	0a000500 	beq	4f00 <__Stack_Size+0x4b00>
    3afc:	000006d3 	ldrdeq	r0, [r0], -r3
    3b00:	dd01d201 	sfmle	f5, 1, [r1, #-4]
    3b04:	75000000 	strvc	r0, [r0, #-0]
    3b08:	05000005 	streq	r0, [r0, #-5]
    3b0c:	043c0b00 	ldrteq	r0, [ip], #-2816	; 0xb00
    3b10:	36010000 	strcc	r0, [r1], -r0
    3b14:	0000dd02 	andeq	sp, r0, r2, lsl #26
    3b18:	00000500 	andeq	r0, r0, r0, lsl #10
    3b1c:	000002d4 	ldrdeq	r0, [r0], -r4
    3b20:	049b0004 	ldreq	r0, [fp], #4
    3b24:	01040000 	mrseq	r0, (UNDEF: 4)
    3b28:	00000862 	andeq	r0, r0, r2, ror #16
    3b2c:	0013c001 	andseq	ip, r3, r1
    3b30:	0000fa00 	andeq	pc, r0, r0, lsl #20
    3b34:	003f2000 	eorseq	r2, pc, r0
    3b38:	00006208 	andeq	r6, r0, r8, lsl #4
    3b3c:	00062b00 	andeq	r2, r6, r0, lsl #22
    3b40:	140b0200 	strne	r0, [fp], #-512	; 0x200
    3b44:	04010000 	streq	r0, [r1], #-0
    3b48:	0000007f 	andeq	r0, r0, pc, ror r0
    3b4c:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
    3b50:	0000000c 	andeq	r0, r0, ip
    3b54:	007f9c01 	rsbseq	r9, pc, r1, lsl #24
    3b58:	8d030000 	stchi	0, cr0, [r3, #-0]
    3b5c:	01000013 	tsteq	r0, r3, lsl r0
    3b60:	00007f04 	andeq	r7, r0, r4, lsl #30
    3b64:	000f0a00 	andeq	r0, pc, r0, lsl #20
    3b68:	00df0300 	sbcseq	r0, pc, r0, lsl #6
    3b6c:	04010000 	streq	r0, [r1], #-0
    3b70:	0000007f 	andeq	r0, r0, pc, ror r0
    3b74:	00000f2b 	andeq	r0, r0, fp, lsr #30
    3b78:	00066004 	andeq	r6, r6, r4
    3b7c:	7f0b0100 	svcvc	0x000b0100
    3b80:	6d000000 	stcvs	0, cr0, [r0, #-0]
    3b84:	05000000 	streq	r0, [r0, #-0]
    3b88:	3f280600 	svccc	0x00280600
    3b8c:	02530800 	subseq	r0, r3, #0, 16
    3b90:	01070000 	mrseq	r0, (UNDEF: 7)
    3b94:	01f30350 	mvnseq	r0, r0, asr r3
    3b98:	08000051 	stmdaeq	r0, {r0, r4, r6}
    3b9c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3ba0:	d2090074 	andle	r0, r9, #116	; 0x74
    3ba4:	01000013 	tsteq	r0, r3, lsl r0
    3ba8:	003f2c0f 	eorseq	r2, pc, pc, lsl #24
    3bac:	00000408 	andeq	r0, r0, r8, lsl #8
    3bb0:	b69c0100 	ldrlt	r0, [ip], r0, lsl #2
    3bb4:	04000000 	streq	r0, [r0], #-0
    3bb8:	00000a20 	andeq	r0, r0, r0, lsr #20
    3bbc:	007f1401 	rsbseq	r1, pc, r1, lsl #8
    3bc0:	00ac0000 	adceq	r0, ip, r0
    3bc4:	00050000 	andeq	r0, r5, r0
    3bc8:	003f300a 	eorseq	r3, pc, sl
    3bcc:	00026408 	andeq	r6, r2, r8, lsl #8
    3bd0:	96090000 	strls	r0, [r9], -r0
    3bd4:	01000013 	tsteq	r0, r3, lsl r0
    3bd8:	003f3017 	eorseq	r3, pc, r7, lsl r0	; <UNPREDICTABLE>
    3bdc:	00000408 	andeq	r0, r0, r8, lsl #8
    3be0:	e69c0100 	ldr	r0, [ip], r0, lsl #2
    3be4:	04000000 	streq	r0, [r0], #-0
    3be8:	00000085 	andeq	r0, r0, r5, lsl #1
    3bec:	007f1b01 	rsbseq	r1, pc, r1, lsl #22
    3bf0:	00dc0000 	sbcseq	r0, ip, r0
    3bf4:	00050000 	andeq	r0, r5, r0
    3bf8:	003f340a 	eorseq	r3, pc, sl, lsl #8
    3bfc:	00027508 	andeq	r7, r2, r8, lsl #10
    3c00:	eb020000 	bl	83c08 <__Stack_Size+0x83808>
    3c04:	01000013 	tsteq	r0, r3, lsl r0
    3c08:	00007f1e 	andeq	r7, r0, lr, lsl pc
    3c0c:	003f3400 	eorseq	r3, pc, r0, lsl #8
    3c10:	00001e08 	andeq	r1, r0, r8, lsl #28
    3c14:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
    3c18:	03000001 	movweq	r0, #1
    3c1c:	000013a4 	andeq	r1, r0, r4, lsr #7
    3c20:	01451e01 	cmpeq	r5, r1, lsl #28
    3c24:	0f4c0000 	svceq	0x004c0000
    3c28:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    3c2c:	01000013 	tsteq	r0, r3, lsl r0
    3c30:	00007f1e 	andeq	r7, r0, lr, lsl pc
    3c34:	000f6a00 	andeq	r6, pc, r0, lsl #20
    3c38:	00690b00 	rsbeq	r0, r9, r0, lsl #22
    3c3c:	014b2501 	cmpeq	fp, r1, lsl #10
    3c40:	0f880000 	svceq	0x00880000
    3c44:	b8040000 	stmdalt	r4, {}	; <UNPREDICTABLE>
    3c48:	01000004 	tsteq	r0, r4
    3c4c:	00007f27 	andeq	r7, r0, r7, lsr #30
    3c50:	00013b00 	andeq	r3, r1, r0, lsl #22
    3c54:	0c000500 	cfstr32eq	mvfx0, [r0], {-0}
    3c58:	08003f4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, fp, ip, sp}
    3c5c:	00000286 	andeq	r0, r0, r6, lsl #5
    3c60:	4b040d00 	blmi	107068 <__Stack_Size+0x106c68>
    3c64:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3c68:	0b750801 	bleq	1d45c74 <__Stack_Size+0x1d45874>
    3c6c:	e0020000 	and	r0, r2, r0
    3c70:	01000013 	tsteq	r0, r3, lsl r0
    3c74:	00007f2c 	andeq	r7, r0, ip, lsr #30
    3c78:	003f5200 	eorseq	r5, pc, r0, lsl #4
    3c7c:	00002408 	andeq	r2, r0, r8, lsl #8
    3c80:	d59c0100 	ldrle	r0, [ip, #256]	; 0x100
    3c84:	03000001 	movweq	r0, #1
    3c88:	000013a4 	andeq	r1, r0, r4, lsr #7
    3c8c:	01452c01 	cmpeq	r5, r1, lsl #24
    3c90:	0fbd0000 	svceq	0x00bd0000
    3c94:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    3c98:	01000013 	tsteq	r0, r3, lsl r0
    3c9c:	00007f2c 	andeq	r7, r0, ip, lsr #30
    3ca0:	000fdb00 	andeq	sp, pc, r0, lsl #22
    3ca4:	00690b00 	rsbeq	r0, r9, r0, lsl #22
    3ca8:	014b3301 	cmpeq	fp, r1, lsl #6
    3cac:	0ff90000 	svceq	0x00f90000
    3cb0:	600f0000 	andvs	r0, pc, r0
    3cb4:	1008003f 	andne	r0, r8, pc, lsr r0
    3cb8:	04000000 	streq	r0, [r0], #-0
    3cbc:	00000610 	andeq	r0, r0, r0, lsl r6
    3cc0:	007f3601 	rsbseq	r3, pc, r1, lsl #12
    3cc4:	01b00000 	movseq	r0, r0
    3cc8:	00050000 	andeq	r0, r5, r0
    3ccc:	000a1404 	andeq	r1, sl, r4, lsl #8
    3cd0:	7f370100 	svcvc	0x00370100
    3cd4:	c1000000 	mrsgt	r0, (UNDEF: 0)
    3cd8:	05000001 	streq	r0, [r0, #-1]
    3cdc:	3f640c00 	svccc	0x00640c00
    3ce0:	02970800 	addseq	r0, r7, #0, 16
    3ce4:	6c0c0000 	stcvs	0, cr0, [ip], {-0}
    3ce8:	a808003f 	stmdage	r8, {r0, r1, r2, r3, r4, r5}
    3cec:	00000002 	andeq	r0, r0, r2
    3cf0:	13ac0900 			; <UNDEFINED> instruction: 0x13ac0900
    3cf4:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    3cf8:	08003f76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
    3cfc:	00000008 	andeq	r0, r0, r8
    3d00:	021f9c01 	andseq	r9, pc, #256	; 0x100
    3d04:	00030000 	andeq	r0, r3, r0
    3d08:	01000014 	tsteq	r0, r4, lsl r0
    3d0c:	00007f3e 	andeq	r7, r0, lr, lsr pc
    3d10:	00103900 	andseq	r3, r0, r0, lsl #18
    3d14:	0a7f0400 	beq	1fc4d1c <__Stack_Size+0x1fc491c>
    3d18:	44010000 	strmi	r0, [r1], #-0
    3d1c:	0000007f 	andeq	r0, r0, pc, ror r0
    3d20:	0000020a 	andeq	r0, r0, sl, lsl #4
    3d24:	7e100005 	cdpvc	0, 1, cr0, cr0, cr5, {0}
    3d28:	b908003f 	stmdblt	r8, {r0, r1, r2, r3, r4, r5}
    3d2c:	07000002 	streq	r0, [r0, -r2]
    3d30:	f3065001 	vhadd.u8	d5, d6, d1
    3d34:	64085001 	strvs	r5, [r8], #-1
    3d38:	0200001e 	andeq	r0, r0, #30
    3d3c:	0000137d 	andeq	r1, r0, sp, ror r3
    3d40:	007f4701 	rsbseq	r4, pc, r1, lsl #14
    3d44:	3f7e0000 	svccc	0x007e0000
    3d48:	00040800 	andeq	r0, r4, r0, lsl #16
    3d4c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3d50:	00000253 	andeq	r0, r0, r3, asr r2
    3d54:	000a0704 	andeq	r0, sl, r4, lsl #14
    3d58:	7f4c0100 	svcvc	0x004c0100
    3d5c:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    3d60:	05000002 	streq	r0, [r0, #-2]
    3d64:	3f820a00 	svccc	0x00820a00
    3d68:	02ca0800 	sbceq	r0, sl, #0, 16
    3d6c:	04000000 	streq	r0, [r0], #-0
    3d70:	00000660 	andeq	r0, r0, r0, ror #12
    3d74:	007f0b01 	rsbseq	r0, pc, r1, lsl #22
    3d78:	02640000 	rsbeq	r0, r4, #0
    3d7c:	00050000 	andeq	r0, r5, r0
    3d80:	000a2004 	andeq	r2, sl, r4
    3d84:	7f140100 	svcvc	0x00140100
    3d88:	75000000 	strvc	r0, [r0, #-0]
    3d8c:	05000002 	streq	r0, [r0, #-2]
    3d90:	00850400 	addeq	r0, r5, r0, lsl #8
    3d94:	1b010000 	blne	43d9c <__Stack_Size+0x4399c>
    3d98:	0000007f 	andeq	r0, r0, pc, ror r0
    3d9c:	00000286 	andeq	r0, r0, r6, lsl #5
    3da0:	b8040005 	stmdalt	r4, {r0, r2}
    3da4:	01000004 	tsteq	r0, r4
    3da8:	00007f27 	andeq	r7, r0, r7, lsr #30
    3dac:	00029700 	andeq	r9, r2, r0, lsl #14
    3db0:	04000500 	streq	r0, [r0], #-1280	; 0x500
    3db4:	00000610 	andeq	r0, r0, r0, lsl r6
    3db8:	007f3601 	rsbseq	r3, pc, r1, lsl #12
    3dbc:	02a80000 	adceq	r0, r8, #0
    3dc0:	00050000 	andeq	r0, r5, r0
    3dc4:	000a1404 	andeq	r1, sl, r4, lsl #8
    3dc8:	7f370100 	svcvc	0x00370100
    3dcc:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    3dd0:	05000002 	streq	r0, [r0, #-2]
    3dd4:	0a7f0400 	beq	1fc4ddc <__Stack_Size+0x1fc49dc>
    3dd8:	44010000 	strmi	r0, [r1], #-0
    3ddc:	0000007f 	andeq	r0, r0, pc, ror r0
    3de0:	000002ca 	andeq	r0, r0, sl, asr #5
    3de4:	07110005 	ldreq	r0, [r1, -r5]
    3de8:	0100000a 	tsteq	r0, sl
    3dec:	00007f4c 	andeq	r7, r0, ip, asr #30
    3df0:	00000500 	andeq	r0, r0, r0, lsl #10
    3df4:	00000730 	andeq	r0, r0, r0, lsr r7
    3df8:	05920004 	ldreq	r0, [r2, #4]
    3dfc:	01040000 	mrseq	r0, (UNDEF: 4)
    3e00:	00000862 	andeq	r0, r0, r2, ror #16
    3e04:	0014be01 	andseq	fp, r4, r1, lsl #28
    3e08:	0000fa00 	andeq	pc, r0, r0, lsl #20
    3e0c:	003f8400 	eorseq	r8, pc, r0, lsl #8
    3e10:	00037c08 	andeq	r7, r3, r8, lsl #24
    3e14:	00069100 	andeq	r9, r6, r0, lsl #2
    3e18:	14290200 	strtne	r0, [r9], #-512	; 0x200
    3e1c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    3e20:	00005c01 	andeq	r5, r0, r1, lsl #24
    3e24:	00690300 	rsbeq	r0, r9, r0, lsl #6
    3e28:	005c2a01 	subseq	r2, ip, r1, lsl #20
    3e2c:	d6040000 	strle	r0, [r4], -r0
    3e30:	01000014 	tsteq	r0, r4, lsl r0
    3e34:	00005c2b 	andeq	r5, r0, fp, lsr #24
    3e38:	14d20400 	ldrbne	r0, [r2], #1024	; 0x400
    3e3c:	2b010000 	blcs	43e44 <__Stack_Size+0x43a44>
    3e40:	0000005c 	andeq	r0, r0, ip, asr r0
    3e44:	0014b504 	andseq	fp, r4, r4, lsl #10
    3e48:	5c2c0100 	stfpls	f0, [ip], #-0
    3e4c:	00000000 	andeq	r0, r0, r0
    3e50:	75080105 	strvc	r0, [r8, #-261]	; 0x105
    3e54:	0200000b 	andeq	r0, r0, #11
    3e58:	000014a7 	andeq	r1, r0, r7, lsr #9
    3e5c:	98016b01 	stmdals	r1, {r0, r8, r9, fp, sp, lr}
    3e60:	03000000 	movweq	r0, #0
    3e64:	6d010069 	stcvs	0, cr0, [r1, #-420]	; 0xfffffe5c
    3e68:	0000005c 	andeq	r0, r0, ip, asr r0
    3e6c:	01006a03 	tsteq	r0, r3, lsl #20
    3e70:	00005c6d 	andeq	r5, r0, sp, ror #24
    3e74:	14370400 	ldrtne	r0, [r7], #-1024	; 0x400
    3e78:	6d010000 	stcvs	0, cr0, [r1, #-0]
    3e7c:	0000005c 	andeq	r0, r0, ip, asr r0
    3e80:	0014b504 	andseq	fp, r4, r4, lsl #10
    3e84:	5c6e0100 	stfple	f0, [lr], #-0
    3e88:	00000000 	andeq	r0, r0, r0
    3e8c:	00152606 	andseq	r2, r5, r6, lsl #12
    3e90:	01d50100 	bicseq	r0, r5, r0, lsl #2
    3e94:	00153607 	andseq	r3, r5, r7, lsl #12
    3e98:	01110100 	tsteq	r1, r0, lsl #2
    3e9c:	000000d6 	ldrdeq	r0, [r0], -r6
    3ea0:	0000d601 	andeq	sp, r0, r1, lsl #12
    3ea4:	149f0800 	ldrne	r0, [pc], #2048	; 3eac <__Stack_Size+0x3aac>
    3ea8:	11010000 	mrsne	r0, (UNDEF: 1)
    3eac:	0000d601 	andeq	sp, r0, r1, lsl #12
    3eb0:	14730800 	ldrbtne	r0, [r3], #-2048	; 0x800
    3eb4:	11010000 	mrsne	r0, (UNDEF: 1)
    3eb8:	0000d601 	andeq	sp, r0, r1, lsl #12
    3ebc:	0c800900 	stceq	9, cr0, [r0], {0}
    3ec0:	13010000 	movwne	r0, #4096	; 0x1000
    3ec4:	0000dd01 	andeq	sp, r0, r1, lsl #26
    3ec8:	040a0000 	streq	r0, [sl], #-0
    3ecc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    3ed0:	07020500 	streq	r0, [r2, -r0, lsl #10]
    3ed4:	00000d3e 	andeq	r0, r0, lr, lsr sp
    3ed8:	00149707 	andseq	r9, r4, r7, lsl #14
    3edc:	011b0100 	tsteq	fp, r0, lsl #2
    3ee0:	000000d6 	ldrdeq	r0, [r0], -r6
    3ee4:	00010e01 	andeq	r0, r1, r1, lsl #28
    3ee8:	0c800800 	stceq	8, cr0, [r0], {0}
    3eec:	1b010000 	blne	43ef4 <__Stack_Size+0x43af4>
    3ef0:	0000d601 	andeq	sp, r0, r1, lsl #12
    3ef4:	14f80900 	ldrbtne	r0, [r8], #2304	; 0x900
    3ef8:	1d010000 	stcne	0, cr0, [r1, #-0]
    3efc:	0000dd01 	andeq	sp, r0, r1, lsl #26
    3f00:	6b070000 	blvs	1c3f08 <__Stack_Size+0x1c3b08>
    3f04:	01000014 	tsteq	r0, r4, lsl r0
    3f08:	00d60123 	sbcseq	r0, r6, r3, lsr #2
    3f0c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    3f10:	08000001 	stmdaeq	r0, {r0}
    3f14:	00000c80 	andeq	r0, r0, r0, lsl #25
    3f18:	d6012301 	strle	r2, [r1], -r1, lsl #6
    3f1c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3f20:	000014f8 	strdeq	r1, [r0], -r8
    3f24:	dd012501 	cfstr32le	mvfx2, [r1, #-4]
    3f28:	00000000 	andeq	r0, r0, r0
    3f2c:	000dcb0b 	andeq	ip, sp, fp, lsl #22
    3f30:	d6130100 	ldrle	r0, [r3], -r0, lsl #2
    3f34:	84000000 	strhi	r0, [r0], #-0
    3f38:	2c08003f 	stccs	0, cr0, [r8], {63}	; 0x3f
    3f3c:	01000000 	mrseq	r0, (UNDEF: 0)
    3f40:	00019f9c 	muleq	r1, ip, pc	; <UNPREDICTABLE>
    3f44:	138d0c00 	orrne	r0, sp, #0, 24
    3f48:	13010000 	movwne	r0, #4096	; 0x1000
    3f4c:	000000d6 	ldrdeq	r0, [r0], -r6
    3f50:	0000105a 	andeq	r1, r0, sl, asr r0
    3f54:	0015b50c 	andseq	fp, r5, ip, lsl #10
    3f58:	d6130100 	ldrle	r0, [r3], -r0, lsl #2
    3f5c:	7b000000 	blvc	3f64 <__Stack_Size+0x3b64>
    3f60:	0d000010 	stceq	0, cr0, [r0, #-64]	; 0xffffffc0
    3f64:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3f68:	00d61501 	sbcseq	r1, r6, r1, lsl #10
    3f6c:	10a90000 	adcne	r0, r9, r0
    3f70:	920e0000 	andls	r0, lr, #0
    3f74:	b508003f 	strlt	r0, [r8, #-63]	; 0x3f
    3f78:	0f000006 	svceq	0x00000006
    3f7c:	0c0b5101 	stfeqs	f5, [fp], {1}
    3f80:	001e8480 	andseq	r8, lr, r0, lsl #9
    3f84:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    3f88:	010f1b01 	tsteq	pc, r1, lsl #22
    3f8c:	01f30350 	mvnseq	r0, r0, asr r3
    3f90:	10000050 	andne	r0, r0, r0, asr r0
    3f94:	000015bd 			; <UNDEFINED> instruction: 0x000015bd
    3f98:	3fb02301 	svccc	0x00b02301
    3f9c:	00040800 	andeq	r0, r4, r0, lsl #16
    3fa0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3fa4:	000001be 			; <UNDEFINED> instruction: 0x000001be
    3fa8:	003fb411 	eorseq	fp, pc, r1, lsl r4	; <UNPREDICTABLE>
    3fac:	0006cf08 	andeq	ip, r6, r8, lsl #30
    3fb0:	25120000 	ldrcs	r0, [r2, #-0]
    3fb4:	b4000000 	strlt	r0, [r0], #-0
    3fb8:	9c08003f 	stcls	0, cr0, [r8], {63}	; 0x3f
    3fbc:	01000000 	mrseq	r0, (UNDEF: 0)
    3fc0:	0002449c 	muleq	r2, ip, r4
    3fc4:	00311300 	eorseq	r1, r1, r0, lsl #6
    3fc8:	10f80000 	rscsne	r0, r8, r0
    3fcc:	3a140000 	bcc	503fd4 <__Stack_Size+0x503bd4>
    3fd0:	14000000 	strne	r0, [r0], #-0
    3fd4:	00000045 	andeq	r0, r0, r5, asr #32
    3fd8:	00005013 	andeq	r5, r0, r3, lsl r0
    3fdc:	00113800 	andseq	r3, r1, r0, lsl #16
    3fe0:	40121500 	andsmi	r1, r2, r0, lsl #10
    3fe4:	003e0800 	eorseq	r0, lr, r0, lsl #16
    3fe8:	023a0000 	eorseq	r0, sl, #0
    3fec:	31140000 	tstcc	r4, r0
    3ff0:	13000000 	movwne	r0, #0
    3ff4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ff8:	00001162 	andeq	r1, r0, r2, ror #2
    3ffc:	00004513 	andeq	r4, r0, r3, lsl r5
    4000:	00117500 	andseq	r7, r1, r0, lsl #10
    4004:	00501400 	subseq	r1, r0, r0, lsl #8
    4008:	22160000 	andscs	r0, r6, #0
    400c:	d6080040 	strle	r0, [r8], -r0, asr #32
    4010:	30000006 	andcc	r0, r0, r6
    4014:	0f000002 	svceq	0x00000002
    4018:	74025101 	strvc	r5, [r2], #-257	; 0x101
    401c:	50010f00 	andpl	r0, r1, r0, lsl #30
    4020:	00047602 	andeq	r7, r4, r2, lsl #12
    4024:	00404217 	subeq	r4, r0, r7, lsl r2
    4028:	0006f608 	andeq	pc, r6, r8, lsl #12
    402c:	12170000 	andsne	r0, r7, #0
    4030:	07080040 	streq	r0, [r8, -r0, asr #32]
    4034:	00000007 	andeq	r0, r0, r7
    4038:	00006312 	andeq	r6, r0, r2, lsl r3
    403c:	00405000 	subeq	r5, r0, r0
    4040:	00015008 	andeq	r5, r1, r8
    4044:	ba9c0100 	blt	fe70444c <SCS_BASE+0x1e6f644c>
    4048:	14000002 	strne	r0, [r0], #-2
    404c:	0000006f 	andeq	r0, r0, pc, rrx
    4050:	00007814 	andeq	r7, r0, r4, lsl r8
    4054:	00811300 	addeq	r1, r1, r0, lsl #6
    4058:	11880000 	orrne	r0, r8, r0
    405c:	8c180000 	ldchi	0, cr0, [r8], {-0}
    4060:	00000000 	andeq	r0, r0, r0
    4064:	00006019 	andeq	r6, r0, r9, lsl r0
    4068:	0002a700 	andeq	sl, r2, r0, lsl #14
    406c:	006f1300 	rsbeq	r1, pc, r0, lsl #6
    4070:	119b0000 	orrsne	r0, fp, r0
    4074:	78130000 	ldmdavc	r3, {}	; <UNPREDICTABLE>
    4078:	0a000000 	beq	4080 <__Stack_Size+0x3c80>
    407c:	13000012 	movwne	r0, #18
    4080:	00000081 	andeq	r0, r0, r1, lsl #1
    4084:	0000123e 	andeq	r1, r0, lr, lsr r2
    4088:	00008c13 	andeq	r8, r0, r3, lsl ip
    408c:	00125100 	andseq	r5, r2, r0, lsl #2
    4090:	414c1700 	cmpmi	ip, r0, lsl #14
    4094:	070e0800 	streq	r0, [lr, -r0, lsl #16]
    4098:	17000000 	strne	r0, [r0, -r0]
    409c:	0800408c 	stmdaeq	r0, {r2, r3, r7, lr}
    40a0:	0000070e 	andeq	r0, r0, lr, lsl #14
    40a4:	0040a417 	subeq	sl, r0, r7, lsl r4
    40a8:	00072808 	andeq	r2, r7, r8, lsl #16
    40ac:	98120000 	ldmdals	r2, {}	; <UNPREDICTABLE>
    40b0:	a0000000 	andge	r0, r0, r0
    40b4:	20080041 	andcs	r0, r8, r1, asr #32
    40b8:	01000000 	mrseq	r0, (UNDEF: 0)
    40bc:	0002e09c 	muleq	r2, ip, r0
    40c0:	41a61700 			; <UNDEFINED> instruction: 0x41a61700
    40c4:	00250800 	eoreq	r0, r5, r0, lsl #16
    40c8:	b2170000 	andslt	r0, r7, #0
    40cc:	63080041 	movwvs	r0, #32833	; 0x8041
    40d0:	00000000 	andeq	r0, r0, r0
    40d4:	0007ad1a 	andeq	sl, r7, sl, lsl sp
    40d8:	d6e60100 	strbtle	r0, [r6], r0, lsl #2
    40dc:	c0000000 	andgt	r0, r0, r0
    40e0:	0c080041 	stceq	0, cr0, [r8], {65}	; 0x41
    40e4:	01000000 	mrseq	r0, (UNDEF: 0)
    40e8:	14fd109c 	ldrbtne	r1, [sp], #156	; 0x9c
    40ec:	eb010000 	bl	440f4 <__Stack_Size+0x43cf4>
    40f0:	080041cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, lr}
    40f4:	0000000c 	andeq	r0, r0, ip
    40f8:	03179c01 	tsteq	r7, #256	; 0x100
    40fc:	691b0000 	ldmdbvs	fp, {}	; <UNPREDICTABLE>
    4100:	eb010064 	bl	44298 <__Stack_Size+0x43e98>
    4104:	000000d6 	ldrdeq	r0, [r0], -r6
    4108:	10005001 	andne	r5, r0, r1
    410c:	0000156c 	andeq	r1, r0, ip, ror #10
    4110:	41d8f001 	bicsmi	pc, r8, r1
    4114:	000c0800 	andeq	r0, ip, r0, lsl #16
    4118:	9c010000 	stcls	0, cr0, [r1], {-0}
    411c:	0000033a 	andeq	r0, r0, sl, lsr r3
    4120:	00157d1c 	andseq	r7, r5, ip, lsl sp
    4124:	d6f00100 	ldrbtle	r0, [r0], r0, lsl #2
    4128:	01000000 	mrseq	r0, (UNDEF: 0)
    412c:	7c100050 	ldcvc	0, cr0, [r0], {80}	; 0x50
    4130:	01000014 	tsteq	r0, r4, lsl r0
    4134:	0041e4f5 	strdeq	lr, [r1], #-69	; 0xffffffbb
    4138:	00000c08 	andeq	r0, r0, r8, lsl #24
    413c:	6c9c0100 	ldfvss	f0, [ip], {0}
    4140:	0c000003 	stceq	0, cr0, [r0], {3}
    4144:	0000159b 	muleq	r0, fp, r5
    4148:	00d6f501 	sbcseq	pc, r6, r1, lsl #10
    414c:	127d0000 	rsbsne	r0, sp, #0
    4150:	201c0000 	andscs	r0, ip, r0
    4154:	01000015 	tsteq	r0, r5, lsl r0
    4158:	0000d6f5 	strdeq	sp, [r0], -r5
    415c:	00510100 	subseq	r0, r1, r0, lsl #2
    4160:	0014e010 	andseq	lr, r4, r0, lsl r0
    4164:	f0fa0100 			; <UNDEFINED> instruction: 0xf0fa0100
    4168:	0c080041 	stceq	0, cr0, [r8], {65}	; 0x41
    416c:	01000000 	mrseq	r0, (UNDEF: 0)
    4170:	00038f9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
    4174:	14641c00 	strbtne	r1, [r4], #-3072	; 0xc00
    4178:	fa010000 	blx	44180 <__Stack_Size+0x43d80>
    417c:	000000d6 	ldrdeq	r0, [r0], -r6
    4180:	0b005001 	bleq	1818c <__Stack_Size+0x17d8c>
    4184:	00000e39 	andeq	r0, r0, r9, lsr lr
    4188:	00d6ff01 	sbcseq	pc, r6, r1, lsl #30
    418c:	41fc0000 	mvnsmi	r0, r0
    4190:	00140800 	andseq	r0, r4, r0, lsl #16
    4194:	9c010000 	stcls	0, cr0, [r1], {-0}
    4198:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    419c:	0015890c 	andseq	r8, r5, ip, lsl #18
    41a0:	d6ff0100 	ldrbtle	r0, [pc], r0, lsl #2
    41a4:	a3000000 	movwge	r0, #0
    41a8:	00000012 	andeq	r0, r0, r2, lsl r0
    41ac:	0014531d 	andseq	r5, r4, sp, lsl r3
    41b0:	01070100 	mrseq	r0, (UNDEF: 23)
    41b4:	000000d6 	ldrdeq	r0, [r0], -r6
    41b8:	08004210 	stmdaeq	r0, {r4, r9, lr}
    41bc:	0000000c 	andeq	r0, r0, ip
    41c0:	431e9c01 	tstmi	lr, #256	; 0x100
    41c4:	01000015 	tsteq	r0, r5, lsl r0
    41c8:	00d6010c 	sbcseq	r0, r6, ip, lsl #2
    41cc:	421c0000 	andsmi	r0, ip, #0
    41d0:	00100800 	andseq	r0, r0, r0, lsl #16
    41d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    41d8:	000003f9 	strdeq	r0, [r0], -r9
    41dc:	00159b1f 	andseq	r9, r5, pc, lsl fp
    41e0:	010c0100 	mrseq	r0, (UNDEF: 28)
    41e4:	000000d6 	ldrdeq	r0, [r0], -r6
    41e8:	000012c4 	andeq	r1, r0, r4, asr #5
    41ec:	00a01200 	adceq	r1, r0, r0, lsl #4
    41f0:	422c0000 	eormi	r0, ip, #0
    41f4:	00080800 	andeq	r0, r8, r0, lsl #16
    41f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    41fc:	00000426 	andeq	r0, r0, r6, lsr #8
    4200:	0000b120 	andeq	fp, r0, r0, lsr #2
    4204:	0012f800 	andseq	pc, r2, r0, lsl #16
    4208:	00bd2100 	adcseq	r2, sp, r0, lsl #2
    420c:	51010000 	mrspl	r0, (UNDEF: 1)
    4210:	0000c913 	andeq	ip, r0, r3, lsl r9
    4214:	00131900 	andseq	r1, r3, r0, lsl #18
    4218:	e4120000 	ldr	r0, [r2], #-0
    421c:	34000000 	strcc	r0, [r0], #-0
    4220:	04080042 	streq	r0, [r8], #-66	; 0x42
    4224:	01000000 	mrseq	r0, (UNDEF: 0)
    4228:	00044c9c 	muleq	r4, ip, ip
    422c:	00f52000 	rscseq	r2, r5, r0
    4230:	134e0000 	movtne	r0, #57344	; 0xe000
    4234:	01130000 	tsteq	r3, r0
    4238:	6f000001 	svcvs	0x00000001
    423c:	00000013 	andeq	r0, r0, r3, lsl r0
    4240:	00010e12 	andeq	r0, r1, r2, lsl lr
    4244:	00423800 	subeq	r3, r2, r0, lsl #16
    4248:	00000608 	andeq	r0, r0, r8, lsl #12
    424c:	729c0100 	addsvc	r0, ip, #0, 2
    4250:	20000004 	andcs	r0, r0, r4
    4254:	0000011f 	andeq	r0, r0, pc, lsl r1
    4258:	00001398 	muleq	r0, r8, r3
    425c:	00012b13 	andeq	r2, r1, r3, lsl fp
    4260:	0013b900 	andseq	fp, r3, r0, lsl #18
    4264:	3d220000 	stccc	0, cr0, [r2, #-0]
    4268:	01000014 	tsteq	r0, r4, lsl r0
    426c:	423e012c 	eorsmi	r0, lr, #44, 2
    4270:	001a0800 	andseq	r0, sl, r0, lsl #16
    4274:	9c010000 	stcls	0, cr0, [r1], {-0}
    4278:	000004a1 	andeq	r0, r0, r1, lsr #9
    427c:	00646923 	rsbeq	r6, r4, r3, lsr #18
    4280:	d6012c01 	strle	r2, [r1], -r1, lsl #24
    4284:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    4288:	11000013 	tstne	r0, r3, lsl r0
    428c:	08004254 	stmdaeq	r0, {r2, r4, r6, r9, lr}
    4290:	00000098 	muleq	r0, r8, r0
    4294:	0bc81e00 	bleq	ff20ba9c <SCS_BASE+0x1f1fda9c>
    4298:	37010000 	strcc	r0, [r1, -r0]
    429c:	0000d601 	andeq	sp, r0, r1, lsl #12
    42a0:	00425800 	subeq	r5, r2, r0, lsl #16
    42a4:	00002808 	andeq	r2, r0, r8, lsl #16
    42a8:	e49c0100 	ldr	r0, [ip], #256	; 0x100
    42ac:	23000004 	movwcs	r0, #4
    42b0:	01006469 	tsteq	r0, r9, ror #8
    42b4:	00d60137 	sbcseq	r0, r6, r7, lsr r1
    42b8:	14090000 	strne	r0, [r9], #-0
    42bc:	f21f0000 	vhadd.s16	d0, d15, d0
    42c0:	0100001b 	tsteq	r0, fp, lsl r0
    42c4:	00d60137 	sbcseq	r0, r6, r7, lsr r1
    42c8:	142a0000 	strtne	r0, [sl], #-0
    42cc:	76170000 	ldrvc	r0, [r7], -r0
    42d0:	98080042 	stmdals	r8, {r1, r6}
    42d4:	00000000 	andeq	r0, r0, r0
    42d8:	00042d22 	andeq	r2, r4, r2, lsr #26
    42dc:	01460100 	mrseq	r0, (UNDEF: 86)
    42e0:	08004280 	stmdaeq	r0, {r7, r9, lr}
    42e4:	00000024 	andeq	r0, r0, r4, lsr #32
    42e8:	05339c01 	ldreq	r9, [r3, #-3073]!	; 0xc01
    42ec:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    42f0:	46010064 	strmi	r0, [r1], -r4, rrx
    42f4:	0000d601 	andeq	sp, r0, r1, lsl #12
    42f8:	00144b00 	andseq	r4, r4, r0, lsl #22
    42fc:	1bf21f00 	blne	ffc8bf04 <SCS_BASE+0x1fc7df04>
    4300:	46010000 	strmi	r0, [r1], -r0
    4304:	0000d601 	andeq	sp, r0, r1, lsl #12
    4308:	00146c00 	andseq	r6, r4, r0, lsl #24
    430c:	15201f00 	strne	r1, [r0, #-3840]!	; 0xf00
    4310:	46010000 	strmi	r0, [r1], -r0
    4314:	0000d601 	andeq	sp, r0, r1, lsl #12
    4318:	00148d00 	andseq	r8, r4, r0, lsl #26
    431c:	42a01100 	adcmi	r1, r0, #0, 2
    4320:	00980800 	addseq	r0, r8, r0, lsl #16
    4324:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4328:	00000c77 	andeq	r0, r0, r7, ror ip
    432c:	d6015301 	strle	r5, [r1], -r1, lsl #6
    4330:	a4000000 	strge	r0, [r0], #-0
    4334:	30080042 	andcc	r0, r8, r2, asr #32
    4338:	01000000 	mrseq	r0, (UNDEF: 0)
    433c:	0005b09c 	muleq	r5, ip, r0
    4340:	64692300 	strbtvs	r2, [r9], #-768	; 0x300
    4344:	01530100 	cmpeq	r3, r0, lsl #2
    4348:	000000d6 	ldrdeq	r0, [r0], -r6
    434c:	000014ae 	andeq	r1, r0, lr, lsr #9
    4350:	001bf21f 	andseq	pc, fp, pc, lsl r2	; <UNPREDICTABLE>
    4354:	01530100 	cmpeq	r3, r0, lsl #2
    4358:	000000d6 	ldrdeq	r0, [r0], -r6
    435c:	000014cf 	andeq	r1, r0, pc, asr #9
    4360:	0000a024 	andeq	sl, r0, r4, lsr #32
    4364:	0042c000 	subeq	ip, r2, r0
    4368:	00000c08 	andeq	r0, r0, r8, lsl #24
    436c:	01620100 	cmneq	r2, r0, lsl #2
    4370:	000005a6 	andeq	r0, r0, r6, lsr #11
    4374:	0000bd20 	andeq	fp, r0, r0, lsr #26
    4378:	0014f000 	andseq	pc, r4, r0
    437c:	00b12000 	adcseq	r2, r1, r0
    4380:	152d0000 	strne	r0, [sp, #-0]!
    4384:	c0250000 	eorgt	r0, r5, r0
    4388:	0c080042 	stceq	0, cr0, [r8], {66}	; 0x42
    438c:	13000000 	movwne	r0, #0
    4390:	000000c9 	andeq	r0, r0, r9, asr #1
    4394:	00001555 	andeq	r1, r0, r5, asr r5
    4398:	c0170000 	andsgt	r0, r7, r0
    439c:	98080042 	stmdals	r8, {r1, r6}
    43a0:	00000000 	andeq	r0, r0, r0
    43a4:	00048122 	andeq	r8, r4, r2, lsr #2
    43a8:	01650100 	cmneq	r5, r0, lsl #2
    43ac:	080042d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, lr}
    43b0:	0000002c 	andeq	r0, r0, ip, lsr #32
    43b4:	06289c01 	strteq	r9, [r8], -r1, lsl #24
    43b8:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    43bc:	65010064 	strvs	r0, [r1, #-100]	; 0x64
    43c0:	0000d601 	andeq	sp, r0, r1, lsl #12
    43c4:	00159900 	andseq	r9, r5, r0, lsl #18
    43c8:	1bf21f00 	blne	ffc8bfd0 <SCS_BASE+0x1fc7dfd0>
    43cc:	65010000 	strvs	r0, [r1, #-0]
    43d0:	0000d601 	andeq	sp, r0, r1, lsl #12
    43d4:	0015ba00 	andseq	fp, r5, r0, lsl #20
    43d8:	15201f00 	strne	r1, [r0, #-3840]!	; 0xf00
    43dc:	65010000 	strvs	r0, [r1, #-0]
    43e0:	0000d601 	andeq	sp, r0, r1, lsl #12
    43e4:	0015db00 	andseq	sp, r5, r0, lsl #22
    43e8:	010e2400 	tsteq	lr, r0, lsl #8
    43ec:	42e00000 	rscmi	r0, r0, #0
    43f0:	00040800 	andeq	r0, r4, r0, lsl #16
    43f4:	6d010000 	stcvs	0, cr0, [r1, #-0]
    43f8:	00061e01 	andeq	r1, r6, r1, lsl #28
    43fc:	011f2600 	tsteq	pc, r0, lsl #12
    4400:	e0250000 	eor	r0, r5, r0
    4404:	04080042 	streq	r0, [r8], #-66	; 0x42
    4408:	14000000 	strne	r0, [r0], #-0
    440c:	0000012b 	andeq	r0, r0, fp, lsr #2
    4410:	fa110000 	blx	444418 <__Stack_Size+0x444018>
    4414:	98080042 	stmdals	r8, {r1, r6}
    4418:	00000000 	andeq	r0, r0, r0
    441c:	00005c27 	andeq	r5, r0, r7, lsr #24
    4420:	00063800 	andeq	r3, r6, r0, lsl #16
    4424:	06382800 	ldrteq	r2, [r8], -r0, lsl #16
    4428:	009f0000 	addseq	r0, pc, r0
    442c:	10070405 	andne	r0, r7, r5, lsl #8
    4430:	2900000b 	stmdbcs	r0, {r0, r1, r3}
    4434:	000015a1 	andeq	r1, r0, r1, lsr #11
    4438:	06280b01 	strteq	r0, [r8], -r1, lsl #22
    443c:	03050000 	movweq	r0, #20480	; 0x5000
    4440:	20000134 	andcs	r0, r0, r4, lsr r1
    4444:	00005c27 	andeq	r5, r0, r7, lsr #24
    4448:	00066000 	andeq	r6, r6, r0
    444c:	06382800 	ldrteq	r2, [r8], -r0, lsl #16
    4450:	00450000 	subeq	r0, r5, r0
    4454:	00151129 	andseq	r1, r5, r9, lsr #2
    4458:	500c0100 	andpl	r0, ip, r0, lsl #2
    445c:	05000006 	streq	r0, [r0, #-6]
    4460:	0001d603 	andeq	sp, r1, r3, lsl #12
    4464:	14182920 	ldrne	r2, [r8], #-2336	; 0x920
    4468:	0d010000 	stceq	0, cr0, [r1, #-0]
    446c:	0000005c 	andeq	r0, r0, ip, asr r0
    4470:	01d50305 	bicseq	r0, r5, r5, lsl #6
    4474:	5e292000 	cdppl	0, 2, cr2, cr9, cr0, {0}
    4478:	01000015 	tsteq	r0, r5, lsl r0
    447c:	00005c0e 	andeq	r5, r0, lr, lsl #24
    4480:	d4030500 	strle	r0, [r3], #-1280	; 0x500
    4484:	29200001 	stmdbcs	r0!, {r0}
    4488:	00001446 	andeq	r1, r0, r6, asr #8
    448c:	00d60f01 	sbcseq	r0, r6, r1, lsl #30
    4490:	03050000 	movweq	r0, #20480	; 0x5000
    4494:	20000014 	andcs	r0, r0, r4, lsl r0
    4498:	00159029 	andseq	r9, r5, r9, lsr #32
    449c:	d6100100 	ldrle	r0, [r0], -r0, lsl #2
    44a0:	05000000 	streq	r0, [r0, #-0]
    44a4:	00013003 	andeq	r3, r1, r3
    44a8:	140b2a20 	strne	r2, [fp], #-2592	; 0xa20
    44ac:	0b020000 	bleq	844b4 <__Stack_Size+0x840b4>
    44b0:	000000d6 	ldrdeq	r0, [r0], -r6
    44b4:	000006cf 	andeq	r0, r0, pc, asr #13
    44b8:	0000d62b 	andeq	sp, r0, fp, lsr #12
    44bc:	00d62b00 	sbcseq	r2, r6, r0, lsl #22
    44c0:	2c000000 	stccs	0, cr0, [r0], {-0}
    44c4:	000013d2 	ldrdeq	r1, [r0], -r2
    44c8:	eb2a0c02 	bl	a874d8 <__Stack_Size+0xa870d8>
    44cc:	02000013 	andeq	r0, r0, #19
    44d0:	0000d60e 	andeq	sp, r0, lr, lsl #12
    44d4:	0006f000 	andeq	pc, r6, r0
    44d8:	06f02b00 	ldrbteq	r2, [r0], r0, lsl #22
    44dc:	d62b0000 	strtle	r0, [fp], -r0
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	005c042d 	subseq	r0, ip, sp, lsr #8
    44e8:	ac2e0000 	stcge	0, cr0, [lr], #-0
    44ec:	02000013 	andeq	r0, r0, #19
    44f0:	00070710 	andeq	r0, r7, r0, lsl r7
    44f4:	00d62b00 	sbcseq	r2, r6, r0, lsl #22
    44f8:	2c000000 	stccs	0, cr0, [r0], {-0}
    44fc:	00001396 	muleq	r0, r6, r3
    4500:	e02a0d02 	eor	r0, sl, r2, lsl #26
    4504:	02000013 	andeq	r0, r0, #19
    4508:	0000d60f 	andeq	sp, r0, pc, lsl #12
    450c:	00072800 	andeq	r2, r7, r0, lsl #16
    4510:	06f02b00 	ldrbteq	r2, [r0], r0, lsl #22
    4514:	d62b0000 	strtle	r0, [fp], -r0
    4518:	00000000 	andeq	r0, r0, r0
    451c:	00137d2f 	andseq	r7, r3, pc, lsr #26
    4520:	d6110200 	ldrle	r0, [r1], -r0, lsl #4
    4524:	00000000 	andeq	r0, r0, r0
    4528:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
    452c:	08510004 	ldmdaeq	r1, {r2}^
    4530:	01040000 	mrseq	r0, (UNDEF: 4)
    4534:	00000862 	andeq	r0, r0, r2, ror #16
    4538:	00176001 	andseq	r6, r7, r1
    453c:	0000fa00 	andeq	pc, r0, r0, lsl #20
    4540:	00430000 	subeq	r0, r3, r0
    4544:	00048008 	andeq	r8, r4, r8
    4548:	0007e900 	andeq	lr, r7, r0, lsl #18
    454c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4550:	000009e2 	andeq	r0, r0, r2, ror #19
    4554:	a6050202 	strge	r0, [r5], -r2, lsl #4
    4558:	02000009 	andeq	r0, r0, #9
    455c:	0b770601 	bleq	1dc5d68 <__Stack_Size+0x1dc5968>
    4560:	75030000 	strvc	r0, [r3, #-0]
    4564:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4568:	00004527 	andeq	r4, r0, r7, lsr #10
    456c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4570:	00000b19 	andeq	r0, r0, r9, lsl fp
    4574:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4578:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    457c:	02000000 	andeq	r0, r0, #0
    4580:	0d3e0702 	ldceq	7, cr0, [lr, #-8]!
    4584:	75030000 	strvc	r0, [r3, #-0]
    4588:	29020038 	stmdbcs	r2, {r3, r4, r5}
    458c:	00000068 	andeq	r0, r0, r8, rrx
    4590:	75080102 	strvc	r0, [r8, #-258]	; 0x102
    4594:	0400000b 	streq	r0, [r0], #-11
    4598:	000004ec 	andeq	r0, r0, ip, ror #9
    459c:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    45a0:	45050000 	strmi	r0, [r5, #-0]
    45a4:	04000000 	streq	r0, [r0], #-0
    45a8:	00000347 	andeq	r0, r0, r7, asr #6
    45ac:	008a3002 	addeq	r3, sl, r2
    45b0:	57050000 	strpl	r0, [r5, -r0]
    45b4:	06000000 	streq	r0, [r0], -r0
    45b8:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
    45bc:	07000000 	streq	r0, [r0, -r0]
    45c0:	00001992 	muleq	r0, r2, r9
    45c4:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    45c8:	00010054 	andeq	r0, r1, r4, asr r0
    45cc:	00090504 	andeq	r0, r9, r4, lsl #10
    45d0:	8f390200 	svchi	0x00390200
    45d4:	06000000 	streq	r0, [r0], -r0
    45d8:	c43b0201 	ldrtgt	r0, [fp], #-513	; 0x201
    45dc:	07000000 	streq	r0, [r0, -r0]
    45e0:	000005f1 	strdeq	r0, [r0], -r1
    45e4:	0af20700 	beq	ffc861ec <SCS_BASE+0x1fc781ec>
    45e8:	00010000 	andeq	r0, r1, r0
    45ec:	00011404 	andeq	r1, r1, r4, lsl #8
    45f0:	af3b0200 	svcge	0x003b0200
    45f4:	02000000 	andeq	r0, r0, #0
    45f8:	0b100704 	bleq	406210 <__Stack_Size+0x405e10>
    45fc:	24090000 	strcs	r0, [r9], #-0
    4600:	52010c03 	andpl	r0, r1, #768	; 0x300
    4604:	0a000001 	beq	4610 <__Stack_Size+0x4210>
    4608:	00524341 	subseq	r4, r2, r1, asr #6
    460c:	6f010e03 	svcvs	0x00010e03
    4610:	00000000 	andeq	r0, r0, r0
    4614:	0016d90b 	andseq	sp, r6, fp, lsl #18
    4618:	010f0300 	mrseq	r0, SP_hyp
    461c:	0000006f 	andeq	r0, r0, pc, rrx
    4620:	16d60b04 	ldrbne	r0, [r6], r4, lsl #22
    4624:	10030000 	andne	r0, r3, r0
    4628:	00006f01 	andeq	r6, r0, r1, lsl #30
    462c:	530a0800 	movwpl	r0, #43008	; 0xa800
    4630:	11030052 	qaddne	r0, r2, r3
    4634:	00006f01 	andeq	r6, r0, r1, lsl #30
    4638:	430a0c00 	movwmi	r0, #44032	; 0xac00
    463c:	12030052 	andne	r0, r3, #82	; 0x52
    4640:	00006f01 	andeq	r6, r0, r1, lsl #30
    4644:	410a1000 	mrsmi	r1, (UNDEF: 10)
    4648:	13030052 	movwne	r0, #12370	; 0x3052
    464c:	00006f01 	andeq	r6, r0, r1, lsl #30
    4650:	090b1400 	stmdbeq	fp, {sl, ip}
    4654:	03000019 	movweq	r0, #25
    4658:	006f0114 	rsbeq	r0, pc, r4, lsl r1	; <UNPREDICTABLE>
    465c:	0a180000 	beq	604664 <__Stack_Size+0x604264>
    4660:	0052424f 	subseq	r4, r2, pc, asr #4
    4664:	6f011503 	svcvs	0x00011503
    4668:	1c000000 	stcne	0, cr0, [r0], {-0}
    466c:	0016630b 	andseq	r6, r6, fp, lsl #6
    4670:	01160300 	tsteq	r6, r0, lsl #6
    4674:	0000006f 	andeq	r0, r0, pc, rrx
    4678:	120c0020 	andne	r0, ip, #32
    467c:	03000019 	movweq	r0, #25
    4680:	00d60117 	sbcseq	r0, r6, r7, lsl r1
    4684:	10090000 	andne	r0, r9, r0
    4688:	d0011903 	andle	r1, r1, r3, lsl #18
    468c:	0a000001 	beq	4698 <__Stack_Size+0x4298>
    4690:	00504452 	subseq	r4, r0, r2, asr r4
    4694:	7f011b03 	svcvc	0x00011b03
    4698:	00000000 	andeq	r0, r0, r0
    469c:	0018d10b 	andseq	sp, r8, fp, lsl #2
    46a0:	011c0300 	tsteq	ip, r0, lsl #6
    46a4:	0000007f 	andeq	r0, r0, pc, ror r0
    46a8:	18d60b02 	ldmne	r6, {r1, r8, r9, fp}^
    46ac:	1d030000 	stcne	0, cr0, [r3, #-0]
    46b0:	00007f01 	andeq	r7, r0, r1, lsl #30
    46b4:	dc0b0400 	cfstrsle	mvf0, [fp], {-0}
    46b8:	03000018 	movweq	r0, #24
    46bc:	007f011e 	rsbseq	r0, pc, lr, lsl r1	; <UNPREDICTABLE>
    46c0:	0b060000 	bleq	1846c8 <__Stack_Size+0x1842c8>
    46c4:	0000169f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    46c8:	7f011f03 	svcvc	0x00011f03
    46cc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    46d0:	0016a40b 	andseq	sl, r6, fp, lsl #8
    46d4:	01200300 			; <UNDEFINED> instruction: 0x01200300
    46d8:	0000007f 	andeq	r0, r0, pc, ror r0
    46dc:	16a90b0a 	strtne	r0, [r9], sl, lsl #22
    46e0:	21030000 	mrscs	r0, (UNDEF: 3)
    46e4:	00007f01 	andeq	r7, r0, r1, lsl #30
    46e8:	ae0b0c00 	cdpge	12, 0, cr0, cr11, cr0, {0}
    46ec:	03000016 	movweq	r0, #22
    46f0:	007f0122 	rsbseq	r0, pc, r2, lsr #2
    46f4:	000e0000 	andeq	r0, lr, r0
    46f8:	00183c0c 	andseq	r3, r8, ip, lsl #24
    46fc:	01230300 			; <UNDEFINED> instruction: 0x01230300
    4700:	0000015e 	andeq	r0, r0, lr, asr r1
    4704:	1d040106 	stfnes	f0, [r4, #-24]	; 0xffffffe8
    4708:	00000203 	andeq	r0, r0, r3, lsl #4
    470c:	0017b707 	andseq	fp, r7, r7, lsl #14
    4710:	3c070100 	stfccs	f0, [r7], {-0}
    4714:	02000017 	andeq	r0, r0, #23
    4718:	00161107 	andseq	r1, r6, r7, lsl #2
    471c:	a8070300 	stmdage	r7, {r8, r9}
    4720:	04000017 	streq	r0, [r0], #-23
    4724:	0017cc07 	andseq	ip, r7, r7, lsl #24
    4728:	04000500 	streq	r0, [r0], #-1280	; 0x500
    472c:	00001689 	andeq	r1, r0, r9, lsl #13
    4730:	01dc2304 	bicseq	r2, ip, r4, lsl #6
    4734:	2c0d0000 	stccs	0, cr0, [sp], {-0}
    4738:	01000018 	tsteq	r0, r8, lsl r0
    473c:	0203033f 	andeq	r0, r3, #-67108864	; 0xfc000000
    4740:	2c010000 	stccs	0, cr0, [r1], {-0}
    4744:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4748:	00001719 	andeq	r1, r0, r9, lsl r7
    474c:	03034101 	movweq	r4, #12545	; 0x3101
    4750:	00000002 	andeq	r0, r0, r2
    4754:	0008470f 	andeq	r4, r8, pc, lsl #14
    4758:	00560100 	subseq	r0, r6, r0, lsl #2
    475c:	18080043 	stmdane	r8, {r0, r1, r6}
    4760:	01000000 	mrseq	r0, (UNDEF: 0)
    4764:	0002519c 	muleq	r2, ip, r1
    4768:	16311000 	ldrtne	r1, [r1], -r0
    476c:	56010000 	strpl	r0, [r1], -r0
    4770:	0000003a 	andeq	r0, r0, sl, lsr r0
    4774:	000015fc 	strdeq	r1, [r0], -ip
    4778:	18470f00 	stmdane	r7, {r8, r9, sl, fp}^
    477c:	6a010000 	bvs	44784 <__Stack_Size+0x44384>
    4780:	08004318 	stmdaeq	r0, {r3, r4, r8, r9, lr}
    4784:	00000018 	andeq	r0, r0, r8, lsl r0
    4788:	02769c01 	rsbseq	r9, r6, #256	; 0x100
    478c:	16100000 	ldrne	r0, [r0], -r0
    4790:	01000018 	tsteq	r0, r8, lsl r0
    4794:	00003a6a 	andeq	r3, r0, sl, ror #20
    4798:	00161d00 	andseq	r1, r6, r0, lsl #26
    479c:	3b0f0000 	blcc	3c47a4 <__Stack_Size+0x3c43a4>
    47a0:	01000009 	tsteq	r0, r9
    47a4:	0043307e 	subeq	r3, r3, lr, ror r0
    47a8:	00001808 	andeq	r1, r0, r8, lsl #16
    47ac:	9b9c0100 	blls	fe704bb4 <SCS_BASE+0x1e6f6bb4>
    47b0:	10000002 	andne	r0, r0, r2
    47b4:	0000193b 	andeq	r1, r0, fp, lsr r9
    47b8:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    47bc:	163e0000 	ldrtne	r0, [lr], -r0
    47c0:	11000000 	mrsne	r0, (UNDEF: 0)
    47c4:	00001668 	andeq	r1, r0, r8, ror #12
    47c8:	43489001 	movtmi	r9, #32769	; 0x8001
    47cc:	00180800 	andseq	r0, r8, r0, lsl #16
    47d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    47d4:	00174b11 	andseq	r4, r7, r1, lsl fp
    47d8:	609e0100 	addsvs	r0, lr, r0, lsl #2
    47dc:	10080043 	andne	r0, r8, r3, asr #32
    47e0:	01000000 	mrseq	r0, (UNDEF: 0)
    47e4:	187c129c 	ldmdane	ip!, {r2, r3, r4, r7, r9, ip}^
    47e8:	96010000 	strls	r0, [r1], -r0
    47ec:	00003a02 	andeq	r3, r0, r2, lsl #20
    47f0:	00437000 	subeq	r7, r3, r0
    47f4:	00000c08 	andeq	r0, r0, r8, lsl #24
    47f8:	129c0100 	addsne	r0, ip, #0, 2
    47fc:	000016b3 			; <UNDEFINED> instruction: 0x000016b3
    4800:	3a02a301 	bcc	ad40c <__Stack_Size+0xad00c>
    4804:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4808:	0c080043 	stceq	0, cr0, [r8], {67}	; 0x43
    480c:	01000000 	mrseq	r0, (UNDEF: 0)
    4810:	17e2139c 			; <UNDEFINED> instruction: 0x17e2139c
    4814:	b1010000 	mrslt	r0, (UNDEF: 1)
    4818:	0000a402 	andeq	sl, r0, r2, lsl #8
    481c:	00438800 	subeq	r8, r3, r0, lsl #16
    4820:	00001008 	andeq	r1, r0, r8
    4824:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    4828:	14000003 	strne	r0, [r0], #-3
    482c:	00001603 	andeq	r1, r0, r3, lsl #12
    4830:	a402b301 	strge	fp, [r2], #-769	; 0x301
    4834:	5f000000 	svcpl	0x00000000
    4838:	00000016 	andeq	r0, r0, r6, lsl r0
    483c:	00163f13 	andseq	r3, r6, r3, lsl pc
    4840:	02c70100 	sbceq	r0, r7, #0, 2
    4844:	000000a4 	andeq	r0, r0, r4, lsr #1
    4848:	08004398 	stmdaeq	r0, {r3, r4, r7, r8, r9, lr}
    484c:	00000010 	andeq	r0, r0, r0, lsl r0
    4850:	033f9c01 	teqeq	pc, #256	; 0x100
    4854:	25140000 	ldrcs	r0, [r4, #-0]
    4858:	01000017 	tsteq	r0, r7, lsl r0
    485c:	00a402c9 	adceq	r0, r4, r9, asr #5
    4860:	16840000 	strne	r0, [r4], r0
    4864:	15000000 	strne	r0, [r0, #-0]
    4868:	000015cb 	andeq	r1, r0, fp, asr #11
    486c:	a802e201 	stmdage	r2, {r0, r9, sp, lr, pc}
    4870:	18080043 	stmdane	r8, {r0, r1, r6}
    4874:	01000000 	mrseq	r0, (UNDEF: 0)
    4878:	0003749c 	muleq	r3, ip, r4
    487c:	18ee1600 	stmiane	lr!, {r9, sl, ip}^
    4880:	e2010000 	and	r0, r1, #0
    4884:	00004c02 	andeq	r4, r0, r2, lsl #24
    4888:	0016aa00 	andseq	sl, r6, r0, lsl #20
    488c:	16961700 	ldrne	r1, [r6], r0, lsl #14
    4890:	e2010000 	and	r0, r1, #0
    4894:	0000c402 	andeq	ip, r0, r2, lsl #8
    4898:	00510100 	subseq	r0, r1, r0, lsl #2
    489c:	00178413 	andseq	r8, r7, r3, lsl r4
    48a0:	03010100 	movweq	r0, #4352	; 0x1100
    48a4:	000000a4 	andeq	r0, r0, r4, lsr #1
    48a8:	080043c0 	stmdaeq	r0, {r6, r7, r8, r9, lr}
    48ac:	00000020 	andeq	r0, r0, r0, lsr #32
    48b0:	03af9c01 			; <UNDEFINED> instruction: 0x03af9c01
    48b4:	aa160000 	bge	5848bc <__Stack_Size+0x5844bc>
    48b8:	01000018 	tsteq	r0, r8, lsl r0
    48bc:	004c0301 	subeq	r0, ip, r1, lsl #6
    48c0:	16e40000 	strbtne	r0, [r4], r0
    48c4:	25140000 	ldrcs	r0, [r4, #-0]
    48c8:	01000017 	tsteq	r0, r7, lsl r0
    48cc:	00a40303 	adceq	r0, r4, r3, lsl #6
    48d0:	171e0000 	ldrne	r0, [lr, -r0]
    48d4:	15000000 	strne	r0, [r0, #-0]
    48d8:	00001798 	muleq	r0, r8, r7
    48dc:	e0032e01 	and	r2, r3, r1, lsl #28
    48e0:	0c080043 	stceq	0, cr0, [r8], {67}	; 0x43
    48e4:	01000000 	mrseq	r0, (UNDEF: 0)
    48e8:	0003d49c 	muleq	r3, ip, r4
    48ec:	18aa1700 	stmiane	sl!, {r8, r9, sl, ip}
    48f0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    48f4:	00004c03 	andeq	r4, r0, r3, lsl #24
    48f8:	00500100 	subseq	r0, r0, r0, lsl #2
    48fc:	00020e18 	andeq	r0, r2, r8, lsl lr
    4900:	0043ec00 	subeq	lr, r3, r0, lsl #24
    4904:	00002808 	andeq	r2, r0, r8, lsl #16
    4908:	009c0100 	addseq	r0, ip, r0, lsl #2
    490c:	19000004 	stmdbne	r0, {r2}
    4910:	0000021f 	andeq	r0, r0, pc, lsl r2
    4914:	0000173d 	andeq	r1, r0, sp, lsr r7
    4918:	0043fa1a 	subeq	pc, r3, sl, lsl sl	; <UNPREDICTABLE>
    491c:	00000e08 	andeq	r0, r0, r8, lsl #28
    4920:	021f1b00 	andseq	r1, pc, #0, 22
    4924:	00000000 	andeq	r0, r0, r0
    4928:	00165d1c 	andseq	r5, r6, ip, lsl sp
    492c:	03850100 	orreq	r0, r5, #0, 2
    4930:	00041801 	andeq	r1, r4, r1, lsl #16
    4934:	00691d00 	rsbeq	r1, r9, r0, lsl #26
    4938:	6f038701 	svcvs	0x00038701
    493c:	00000000 	andeq	r0, r0, r0
    4940:	00192013 	andseq	r2, r9, r3, lsl r0
    4944:	03660100 	cmneq	r6, #0, 2
    4948:	00000203 	andeq	r0, r0, r3, lsl #4
    494c:	08004414 	stmdaeq	r0, {r2, r4, sl, lr}
    4950:	00000036 	andeq	r0, r0, r6, lsr r0
    4954:	048c9c01 	streq	r9, [ip], #3073	; 0xc01
    4958:	da160000 	ble	584960 <__Stack_Size+0x584560>
    495c:	01000017 	tsteq	r0, r7, lsl r0
    4960:	003a0366 	eorseq	r0, sl, r6, ror #6
    4964:	175c0000 	ldrbne	r0, [ip, -r0]
    4968:	1e140000 	cdpne	0, 1, cr0, cr4, cr0, {0}
    496c:	01000017 	tsteq	r0, r7, lsl r0
    4970:	02030368 	andeq	r0, r3, #104, 6	; 0xa0000001
    4974:	177a0000 	ldrbne	r0, [sl, -r0]!
    4978:	001e0000 	andseq	r0, lr, r0
    497c:	22000004 	andcs	r0, r0, #4
    4980:	12080044 	andne	r0, r8, #68	; 0x44
    4984:	01000000 	mrseq	r0, (UNDEF: 0)
    4988:	04790370 	ldrbteq	r0, [r9], #-880	; 0x370
    498c:	221a0000 	andscs	r0, sl, #0
    4990:	12080044 	andne	r0, r8, #68	; 0x44
    4994:	1f000000 	svcne	0x00000000
    4998:	0000040d 	andeq	r0, r0, sp, lsl #8
    499c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    49a0:	441c2000 	ldrmi	r2, [ip], #-0
    49a4:	020e0800 	andeq	r0, lr, #0, 16
    49a8:	38200000 	stmdacc	r0!, {}	; <UNPREDICTABLE>
    49ac:	0e080044 	cdpeq	0, 0, cr0, cr8, cr4, {2}
    49b0:	00000002 	andeq	r0, r0, r2
    49b4:	00162121 	andseq	r2, r6, r1, lsr #2
    49b8:	03ad0100 			; <UNDEFINED> instruction: 0x03ad0100
    49bc:	4a000002 	bmi	49cc <__Stack_Size+0x45cc>
    49c0:	42080044 	andmi	r0, r8, #68	; 0x44
    49c4:	01000000 	mrseq	r0, (UNDEF: 0)
    49c8:	0004ea9c 	muleq	r4, ip, sl
    49cc:	172f1000 	strne	r1, [pc, -r0]!
    49d0:	ad010000 	stcge	0, cr0, [r1, #-0]
    49d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    49d8:	000017af 	andeq	r1, r0, pc, lsr #15
    49dc:	00171e22 	andseq	r1, r7, r2, lsr #28
    49e0:	03af0100 			; <UNDEFINED> instruction: 0x03af0100
    49e4:	db000002 	blle	49f4 <__Stack_Size+0x45f4>
    49e8:	23000017 	movwcs	r0, #23
    49ec:	08004456 	stmdaeq	r0, {r1, r2, r4, r6, sl, lr}
    49f0:	00000418 	andeq	r0, r0, r8, lsl r4
    49f4:	000004d8 	ldrdeq	r0, [r0], -r8
    49f8:	03500124 	cmpeq	r0, #36, 2
    49fc:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4a00:	00447625 	subeq	r7, r4, r5, lsr #12
    4a04:	00041808 	andeq	r1, r4, r8, lsl #16
    4a08:	50012400 	andpl	r2, r1, r0, lsl #8
    4a0c:	0fff0a03 	svceq	0x00ff0a03
    4a10:	75210000 	strvc	r0, [r1, #-0]!
    4a14:	01000016 	tsteq	r0, r6, lsl r0
    4a18:	000203d4 	ldrdeq	r0, [r2], -r4
    4a1c:	00448c00 	subeq	r8, r4, r0, lsl #24
    4a20:	00003c08 	andeq	r3, r0, r8, lsl #24
    4a24:	399c0100 	ldmibcc	ip, {r8}
    4a28:	22000005 	andcs	r0, r0, #5
    4a2c:	0000171e 	andeq	r1, r0, lr, lsl r7
    4a30:	0203d601 	andeq	sp, r3, #1048576	; 0x100000
    4a34:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    4a38:	96230000 	strtls	r0, [r3], -r0
    4a3c:	18080044 	stmdane	r8, {r2, r6}
    4a40:	27000004 	strcs	r0, [r0, -r4]
    4a44:	24000005 	strcs	r0, [r0], #-5
    4a48:	0a035001 	beq	d8a54 <__Stack_Size+0xd8654>
    4a4c:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    4a50:	080044b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, lr}
    4a54:	00000418 	andeq	r0, r0, r8, lsl r4
    4a58:	03500124 	cmpeq	r0, #36, 2
    4a5c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4a60:	15ec2100 	strbne	r2, [ip, #256]!	; 0x100
    4a64:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    4a68:	00000203 	andeq	r0, r0, r3, lsl #4
    4a6c:	080044c8 	stmdaeq	r0, {r3, r6, r7, sl, lr}
    4a70:	00000070 	andeq	r0, r0, r0, ror r0
    4a74:	059b9c01 	ldreq	r9, [fp, #3073]	; 0xc01
    4a78:	1e220000 	cdpne	0, 2, cr0, cr2, cr0, {0}
    4a7c:	01000017 	tsteq	r0, r7, lsl r0
    4a80:	000203f9 	strdeq	r0, [r2], -r9
    4a84:	00182f00 	andseq	r2, r8, r0, lsl #30
    4a88:	44d22300 	ldrbmi	r2, [r2], #768	; 0x300
    4a8c:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4a90:	05760000 	ldrbeq	r0, [r6, #-0]!
    4a94:	01240000 			; <UNDEFINED> instruction: 0x01240000
    4a98:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4a9c:	fa23000f 	blx	8c4ae0 <__Stack_Size+0x8c46e0>
    4aa0:	18080044 	stmdane	r8, {r2, r6}
    4aa4:	8b000004 	blhi	4abc <__Stack_Size+0x46bc>
    4aa8:	24000005 	strcs	r0, [r0], #-5
    4aac:	0a035001 	beq	d8ab8 <__Stack_Size+0xd86b8>
    4ab0:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    4ab4:	0800451c 	stmdaeq	r0, {r2, r3, r4, r8, sl, lr}
    4ab8:	00000418 	andeq	r0, r0, r8, lsl r4
    4abc:	01500124 	cmpeq	r0, r4, lsr #2
    4ac0:	1300003f 	movwne	r0, #63	; 0x3f
    4ac4:	000018f7 	strdeq	r1, [r0], -r7
    4ac8:	03013601 	movweq	r3, #5633	; 0x1601
    4acc:	38000002 	stmdacc	r0, {r1}
    4ad0:	48080045 	stmdami	r8, {r0, r2, r6}
    4ad4:	01000000 	mrseq	r0, (UNDEF: 0)
    4ad8:	00061b9c 	muleq	r6, ip, fp
    4adc:	2f181600 	svccs	0x00181600
    4ae0:	36010000 	strcc	r0, [r1], -r0
    4ae4:	00003a01 	andeq	r3, r0, r1, lsl #20
    4ae8:	00186400 	andseq	r6, r8, r0, lsl #8
    4aec:	18111600 	ldmdane	r1, {r9, sl, ip}
    4af0:	36010000 	strcc	r0, [r1], -r0
    4af4:	00003a01 	andeq	r3, r0, r1, lsl #20
    4af8:	00189000 	andseq	r9, r8, r0
    4afc:	171e1400 	ldrne	r1, [lr, -r0, lsl #8]
    4b00:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4b04:	00020301 	andeq	r0, r2, r1, lsl #6
    4b08:	0018bc00 	andseq	fp, r8, r0, lsl #24
    4b0c:	45442300 	strbmi	r2, [r4, #-768]	; 0x300
    4b10:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4b14:	05f80000 	ldrbeq	r0, [r8, #0]!
    4b18:	01240000 			; <UNDEFINED> instruction: 0x01240000
    4b1c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4b20:	00455c23 	subeq	r5, r5, r3, lsr #24
    4b24:	00041808 	andeq	r1, r4, r8, lsl #16
    4b28:	00060b00 	andeq	r0, r6, r0, lsl #22
    4b2c:	50012400 	andpl	r2, r1, r0, lsl #8
    4b30:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    4b34:	0800456a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sl, lr}
    4b38:	00000418 	andeq	r0, r0, r8, lsl r4
    4b3c:	01500124 	cmpeq	r0, r4, lsr #2
    4b40:	1300003f 	movwne	r0, #63	; 0x3f
    4b44:	00001894 	muleq	r0, r4, r8
    4b48:	03017101 	movweq	r7, #4353	; 0x1101
    4b4c:	80000002 	andhi	r0, r0, r2
    4b50:	38080045 	stmdacc	r8, {r0, r2, r6}
    4b54:	01000000 	mrseq	r0, (UNDEF: 0)
    4b58:	0006889c 	muleq	r6, ip, r8
    4b5c:	2f181600 	svccs	0x00181600
    4b60:	71010000 	mrsvc	r0, (UNDEF: 1)
    4b64:	00003a01 	andeq	r3, r0, r1, lsl #20
    4b68:	0018f100 	andseq	pc, r8, r0, lsl #2
    4b6c:	18111600 	ldmdane	r1, {r9, sl, ip}
    4b70:	71010000 	mrsvc	r0, (UNDEF: 1)
    4b74:	00004c01 	andeq	r4, r0, r1, lsl #24
    4b78:	00191d00 	andseq	r1, r9, r0, lsl #26
    4b7c:	171e1400 	ldrne	r1, [lr, -r0, lsl #8]
    4b80:	73010000 	movwvc	r0, #4096	; 0x1000
    4b84:	00020301 	andeq	r0, r2, r1, lsl #6
    4b88:	00193e00 	andseq	r3, r9, r0, lsl #28
    4b8c:	458c2300 	strmi	r2, [ip, #768]	; 0x300
    4b90:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4b94:	06780000 	ldrbteq	r0, [r8], -r0
    4b98:	01240000 			; <UNDEFINED> instruction: 0x01240000
    4b9c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4ba0:	0045a225 	subeq	sl, r5, r5, lsr #4
    4ba4:	00041808 	andeq	r1, r4, r8, lsl #16
    4ba8:	50012400 	andpl	r2, r1, r0, lsl #8
    4bac:	00003f01 	andeq	r3, r0, r1, lsl #30
    4bb0:	00186013 	andseq	r6, r8, r3, lsl r0
    4bb4:	01990100 	orrseq	r0, r9, r0, lsl #2
    4bb8:	00000203 	andeq	r0, r0, r3, lsl #4
    4bbc:	080045b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, lr}
    4bc0:	00000048 	andeq	r0, r0, r8, asr #32
    4bc4:	06f59c01 	ldrbteq	r9, [r5], r1, lsl #24
    4bc8:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
    4bcc:	0100002f 	tsteq	r0, pc, lsr #32
    4bd0:	003a0199 	mlaseq	sl, r9, r1, r0
    4bd4:	19680000 	stmdbne	r8!, {}^	; <UNPREDICTABLE>
    4bd8:	11160000 	tstne	r6, r0
    4bdc:	01000018 	tsteq	r0, r8, lsl r0
    4be0:	005e0199 			; <UNDEFINED> instruction: 0x005e0199
    4be4:	19940000 	ldmibne	r4, {}	; <UNPREDICTABLE>
    4be8:	1e140000 	cdpne	0, 1, cr0, cr4, cr0, {0}
    4bec:	01000017 	tsteq	r0, r7, lsl r0
    4bf0:	0203019b 	andeq	r0, r3, #-1073741786	; 0xc0000026
    4bf4:	19b50000 	ldmibne	r5!, {}	; <UNPREDICTABLE>
    4bf8:	c4230000 	strtgt	r0, [r3], #-0
    4bfc:	18080045 	stmdane	r8, {r0, r2, r6}
    4c00:	e5000004 	str	r0, [r0, #-4]
    4c04:	24000006 	strcs	r0, [r0], #-6
    4c08:	3f015001 	svccc	0x00015001
    4c0c:	45e62500 	strbmi	r2, [r6, #1280]!	; 0x500
    4c10:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4c14:	01240000 			; <UNDEFINED> instruction: 0x01240000
    4c18:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4c1c:	18b51300 	ldmne	r5!, {r8, r9, ip}
    4c20:	ca010000 	bgt	44c28 <__Stack_Size+0x44828>
    4c24:	00020301 	andeq	r0, r2, r1, lsl #6
    4c28:	00460000 	subeq	r0, r6, r0
    4c2c:	0000a008 	andeq	sl, r0, r8
    4c30:	cb9c0100 	blgt	fe705038 <SCS_BASE+0x1e6f7038>
    4c34:	16000007 	strne	r0, [r0], -r7
    4c38:	000018e2 	andeq	r1, r0, r2, ror #17
    4c3c:	3a01ca01 	bcc	77448 <__Stack_Size+0x77048>
    4c40:	df000000 	svcle	0x00000000
    4c44:	14000019 	strne	r0, [r0], #-25
    4c48:	0000180c 	andeq	r1, r0, ip, lsl #16
    4c4c:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    4c50:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    4c54:	1400001a 	strne	r0, [r0], #-26
    4c58:	000017c2 	andeq	r1, r0, r2, asr #15
    4c5c:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    4c60:	74000000 	strvc	r0, [r0], #-0
    4c64:	1400001a 	strne	r0, [r0], #-26
    4c68:	000015da 	ldrdeq	r1, [r0], -sl
    4c6c:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    4c70:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4c74:	1400001a 	strne	r0, [r0], #-26
    4c78:	00001756 	andeq	r1, r0, r6, asr r7
    4c7c:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    4c80:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    4c84:	1400001b 	strne	r0, [r0], #-27
    4c88:	0000171e 	andeq	r1, r0, lr, lsl r7
    4c8c:	0301ce01 	movweq	ip, #7681	; 0x1e01
    4c90:	70000002 	andvc	r0, r0, r2
    4c94:	2300001b 	movwcs	r0, #27
    4c98:	0800460a 	stmdaeq	r0, {r1, r3, r9, sl, lr}
    4c9c:	00000418 	andeq	r0, r0, r8, lsl r4
    4ca0:	00000782 	andeq	r0, r0, r2, lsl #15
    4ca4:	01500124 	cmpeq	r0, r4, lsr #2
    4ca8:	3e23003f 	mcrcc	0, 1, r0, cr3, cr15, {1}
    4cac:	18080046 	stmdane	r8, {r1, r2, r6}
    4cb0:	95000004 	strls	r0, [r0, #-4]
    4cb4:	24000007 	strcs	r0, [r0], #-7
    4cb8:	3f015001 	svccc	0x00015001
    4cbc:	46502300 	ldrbmi	r2, [r0], -r0, lsl #6
    4cc0:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4cc4:	07a80000 	streq	r0, [r8, r0]!
    4cc8:	01240000 			; <UNDEFINED> instruction: 0x01240000
    4ccc:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4cd0:	00466823 	subeq	r6, r6, r3, lsr #16
    4cd4:	00041808 	andeq	r1, r4, r8, lsl #16
    4cd8:	0007bb00 	andeq	fp, r7, r0, lsl #22
    4cdc:	50012400 	andpl	r2, r1, r0, lsl #8
    4ce0:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    4ce4:	08004682 	stmdaeq	r0, {r1, r7, r9, sl, lr}
    4ce8:	00000418 	andeq	r0, r0, r8, lsl r4
    4cec:	01500124 	cmpeq	r0, r4, lsr #2
    4cf0:	1300003f 	movwne	r0, #63	; 0x3f
    4cf4:	00001701 	andeq	r1, r0, r1, lsl #14
    4cf8:	03021901 	movweq	r1, #10497	; 0x2901
    4cfc:	a0000002 	andge	r0, r0, r2
    4d00:	8c080046 	stchi	0, cr0, [r8], {70}	; 0x46
    4d04:	01000000 	mrseq	r0, (UNDEF: 0)
    4d08:	0008419c 	muleq	r8, ip, r1
    4d0c:	16961600 	ldrne	r1, [r6], r0, lsl #12
    4d10:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    4d14:	0000c402 	andeq	ip, r0, r2, lsl #8
    4d18:	001bc600 	andseq	ip, fp, r0, lsl #12
    4d1c:	171e1400 	ldrne	r1, [lr, -r0, lsl #8]
    4d20:	1b010000 	blne	44d28 <__Stack_Size+0x44928>
    4d24:	00020302 	andeq	r0, r2, r2, lsl #6
    4d28:	001be700 	andseq	lr, fp, r0, lsl #14
    4d2c:	46ac2300 	strtmi	r2, [ip], r0, lsl #6
    4d30:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4d34:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    4d38:	01240000 			; <UNDEFINED> instruction: 0x01240000
    4d3c:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4d40:	d423000f 	strtle	r0, [r3], #-15
    4d44:	18080046 	stmdane	r8, {r1, r2, r6}
    4d48:	2f000004 	svccs	0x00000004
    4d4c:	24000008 	strcs	r0, [r0], #-8
    4d50:	0a035001 	beq	d8d5c <__Stack_Size+0xd895c>
    4d54:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    4d58:	080046fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, lr}
    4d5c:	00000418 	andeq	r0, r0, r8, lsl r4
    4d60:	03500124 	cmpeq	r0, #36, 2
    4d64:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4d68:	16de2600 	ldrbne	r2, [lr], r0, lsl #12
    4d6c:	6a010000 	bvs	44d74 <__Stack_Size+0x44974>
    4d70:	00020302 	andeq	r0, r2, r2, lsl #6
    4d74:	00472c00 	subeq	r2, r7, r0, lsl #24
    4d78:	00005408 	andeq	r5, r0, r8, lsl #8
    4d7c:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    4d80:	000016f9 	strdeq	r1, [r0], -r9
    4d84:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4d88:	1c000000 	stcne	0, cr0, [r0], {-0}
    4d8c:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    4d90:	000015e4 	andeq	r1, r0, r4, ror #11
    4d94:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4d98:	3d000000 	stccc	0, cr0, [r0, #-0]
    4d9c:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    4da0:	00001803 	andeq	r1, r0, r3, lsl #16
    4da4:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4da8:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    4dac:	1400001c 	strne	r0, [r0], #-28
    4db0:	0000171e 	andeq	r1, r0, lr, lsl r7
    4db4:	03026c01 	movweq	r6, #11265	; 0x2c01
    4db8:	7f000002 	svcvc	0x00000002
    4dbc:	2300001c 	movwcs	r0, #28
    4dc0:	08004746 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl, lr}
    4dc4:	00000418 	andeq	r0, r0, r8, lsl r4
    4dc8:	000008aa 	andeq	r0, r0, sl, lsr #17
    4dcc:	01500124 	cmpeq	r0, r4, lsr #2
    4dd0:	6425003f 	strtvs	r0, [r5], #-63	; 0x3f
    4dd4:	18080047 	stmdane	r8, {r0, r1, r2, r6}
    4dd8:	24000004 	strcs	r0, [r0], #-4
    4ddc:	3f015001 	svccc	0x00015001
    4de0:	43000000 	movwmi	r0, #0
    4de4:	04000007 	streq	r0, [r0], #-7
    4de8:	000a9f00 	andeq	r9, sl, r0, lsl #30
    4dec:	62010400 	andvs	r0, r1, #0, 8
    4df0:	01000008 	tsteq	r0, r8
    4df4:	000019ad 	andeq	r1, r0, sp, lsr #19
    4df8:	000000fa 	strdeq	r0, [r0], -sl
    4dfc:	08004780 	stmdaeq	r0, {r7, r8, r9, sl, lr}
    4e00:	00000256 	andeq	r0, r0, r6, asr r2
    4e04:	000009f3 	strdeq	r0, [r0], -r3
    4e08:	e2050402 	and	r0, r5, #33554432	; 0x2000000
    4e0c:	02000009 	andeq	r0, r0, #9
    4e10:	09a60502 	stmibeq	r6!, {r1, r8, sl}
    4e14:	01020000 	mrseq	r0, (UNDEF: 2)
    4e18:	000b7706 	andeq	r7, fp, r6, lsl #14
    4e1c:	33750300 	cmncc	r5, #0, 6
    4e20:	27020032 	smladxcs	r2, r2, r0, r0
    4e24:	00000045 	andeq	r0, r0, r5, asr #32
    4e28:	19070402 	stmdbne	r7, {r1, sl}
    4e2c:	0300000b 	movweq	r0, #11
    4e30:	00363175 	eorseq	r3, r6, r5, ror r1
    4e34:	00572802 	subseq	r2, r7, r2, lsl #16
    4e38:	02020000 	andeq	r0, r2, #0
    4e3c:	000d3e07 	andeq	r3, sp, r7, lsl #28
    4e40:	38750300 	ldmdacc	r5!, {r8, r9}^
    4e44:	68290200 	stmdavs	r9!, {r9}
    4e48:	02000000 	andeq	r0, r0, #0
    4e4c:	0b750801 	bleq	1d46e58 <__Stack_Size+0x1d46a58>
    4e50:	ec040000 	stc	0, cr0, [r4], {-0}
    4e54:	02000004 	andeq	r0, r0, #4
    4e58:	00007a2f 	andeq	r7, r0, pc, lsr #20
    4e5c:	00450500 	subeq	r0, r5, r0, lsl #10
    4e60:	01060000 	mrseq	r0, (UNDEF: 6)
    4e64:	00943b02 	addseq	r3, r4, r2, lsl #22
    4e68:	f1070000 			; <UNDEFINED> instruction: 0xf1070000
    4e6c:	00000005 	andeq	r0, r0, r5
    4e70:	000af207 	andeq	pc, sl, r7, lsl #4
    4e74:	04000100 	streq	r0, [r0], #-256	; 0x100
    4e78:	00000114 	andeq	r0, r0, r4, lsl r1
    4e7c:	007f3b02 	rsbseq	r3, pc, r2, lsl #22
    4e80:	04020000 	streq	r0, [r2], #-0
    4e84:	000b1007 	andeq	r1, fp, r7
    4e88:	031c0800 	tsteq	ip, #0, 16
    4e8c:	010b014e 	tsteq	fp, lr, asr #2
    4e90:	43090000 	movwmi	r0, #36864	; 0x9000
    4e94:	03004c52 	movweq	r4, #3154	; 0xc52
    4e98:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4e9c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4ea0:	00485243 	subeq	r5, r8, r3, asr #4
    4ea4:	6f015103 	svcvs	0x00015103
    4ea8:	04000000 	streq	r0, [r0], #-0
    4eac:	52444909 	subpl	r4, r4, #147456	; 0x24000
    4eb0:	01520300 	cmpeq	r2, r0, lsl #6
    4eb4:	0000006f 	andeq	r0, r0, pc, rrx
    4eb8:	444f0908 	strbmi	r0, [pc], #-2312	; 4ec0 <__Stack_Size+0x4ac0>
    4ebc:	53030052 	movwpl	r0, #12370	; 0x3052
    4ec0:	00006f01 	andeq	r6, r0, r1, lsl #30
    4ec4:	760a0c00 	strvc	r0, [sl], -r0, lsl #24
    4ec8:	03000000 	movweq	r0, #0
    4ecc:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    4ed0:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    4ed4:	00525242 	subseq	r5, r2, r2, asr #4
    4ed8:	6f015503 	svcvs	0x00015503
    4edc:	14000000 	strne	r0, [r0], #-0
    4ee0:	000e340a 	andeq	r3, lr, sl, lsl #8
    4ee4:	01560300 	cmpeq	r6, r0, lsl #6
    4ee8:	0000006f 	andeq	r0, r0, pc, rrx
    4eec:	960b0018 			; <UNDEFINED> instruction: 0x960b0018
    4ef0:	0300000a 	movweq	r0, #10
    4ef4:	00a60157 	adceq	r0, r6, r7, asr r1
    4ef8:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
    4efc:	48015903 	stmdami	r1, {r0, r1, r8, fp, ip, lr}
    4f00:	0a000001 	beq	4f0c <__Stack_Size+0x4b0c>
    4f04:	00001afc 	strdeq	r1, [r0], -ip
    4f08:	6f015b03 	svcvs	0x00015b03
    4f0c:	00000000 	andeq	r0, r0, r0
    4f10:	001ae10a 	andseq	lr, sl, sl, lsl #2
    4f14:	015c0300 	cmpeq	ip, r0, lsl #6
    4f18:	0000006f 	andeq	r0, r0, pc, rrx
    4f1c:	19a60a04 	stmibne	r6!, {r2, r9, fp}
    4f20:	5d030000 	stcpl	0, cr0, [r3, #-0]
    4f24:	00015801 	andeq	r5, r1, r1, lsl #16
    4f28:	0c000800 	stceq	8, cr0, [r0], {-0}
    4f2c:	0000006f 	andeq	r0, r0, pc, rrx
    4f30:	00000158 	andeq	r0, r0, r8, asr r1
    4f34:	00009f0d 	andeq	r9, r0, sp, lsl #30
    4f38:	05000300 	streq	r0, [r0, #-768]	; 0x300
    4f3c:	00000148 	andeq	r0, r0, r8, asr #2
    4f40:	001aca0b 	andseq	ip, sl, fp, lsl #20
    4f44:	015e0300 	cmpeq	lr, r0, lsl #6
    4f48:	00000117 	andeq	r0, r0, r7, lsl r1
    4f4c:	23040106 	movwcs	r0, #16646	; 0x4106
    4f50:	00000184 	andeq	r0, r0, r4, lsl #3
    4f54:	0003ab07 	andeq	sl, r3, r7, lsl #22
    4f58:	91070100 	mrsls	r0, (UNDEF: 23)
    4f5c:	02000002 	andeq	r0, r0, #2
    4f60:	000b9e07 	andeq	r9, fp, r7, lsl #28
    4f64:	04000300 	streq	r0, [r0], #-768	; 0x300
    4f68:	00000910 	andeq	r0, r0, r0, lsl r9
    4f6c:	01692704 	cmneq	r9, r4, lsl #14
    4f70:	01060000 	mrseq	r0, (UNDEF: 6)
    4f74:	01c92e04 	biceq	r2, r9, r4, lsl #28
    4f78:	2d070000 	stccs	0, cr0, [r7, #-0]
    4f7c:	00000009 	andeq	r0, r0, r9
    4f80:	000dda07 	andeq	sp, sp, r7, lsl #20
    4f84:	6e070400 	cfcpysvs	mvf0, mvf7
    4f88:	28000004 	stmdacs	r0, {r2}
    4f8c:	00049007 	andeq	r9, r4, r7
    4f90:	0700c800 	streq	ip, [r0, -r0, lsl #16]
    4f94:	000004c4 	andeq	r0, r0, r4, asr #9
    4f98:	00000714 	andeq	r0, r0, r4, lsl r7
    4f9c:	07100000 	ldreq	r0, [r0, -r0]
    4fa0:	00000814 	andeq	r0, r0, r4, lsl r8
    4fa4:	09d2071c 	ldmibeq	r2, {r2, r3, r4, r8, r9, sl}^
    4fa8:	00180000 	andseq	r0, r8, r0
    4fac:	000ab204 	andeq	fp, sl, r4, lsl #4
    4fb0:	8f360400 	svchi	0x00360400
    4fb4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    4fb8:	013e0404 	teqeq	lr, r4, lsl #8
    4fbc:	0f000002 	svceq	0x00000002
    4fc0:	000000d6 	ldrdeq	r0, [r0], -r6
    4fc4:	004c4004 	subeq	r4, ip, r4
    4fc8:	0f000000 	svceq	0x00000000
    4fcc:	000009f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4fd0:	01844104 	orreq	r4, r4, r4, lsl #2
    4fd4:	0f020000 	svceq	0x00020000
    4fd8:	000000bd 	strheq	r0, [r0], -sp
    4fdc:	01c94204 	biceq	r4, r9, r4, lsl #4
    4fe0:	00030000 	andeq	r0, r3, r0
    4fe4:	000b6404 	andeq	r6, fp, r4, lsl #8
    4fe8:	d4430400 	strble	r0, [r3], #-1024	; 0x400
    4fec:	06000001 	streq	r0, [r0], -r1
    4ff0:	21470401 	cmpcs	r7, r1, lsl #8
    4ff4:	07000002 	streq	r0, [r0, -r2]
    4ff8:	0000198e 	andeq	r1, r0, lr, lsl #19
    4ffc:	19570700 	ldmdbne	r7, {r8, r9, sl}^
    5000:	00010000 	andeq	r0, r1, r0
    5004:	001ad704 	andseq	sp, sl, r4, lsl #14
    5008:	0c490400 	cfstrdeq	mvd0, [r9], {-0}
    500c:	10000002 	andne	r0, r0, r2
    5010:	000019e8 	andeq	r1, r0, r8, ror #19
    5014:	47803301 	strmi	r3, [r0, r1, lsl #6]
    5018:	00a40800 	adceq	r0, r4, r0, lsl #16
    501c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5020:	0000030d 	andeq	r0, r0, sp, lsl #6
    5024:	001ae611 	andseq	lr, sl, r1, lsl r6
    5028:	0d330100 	ldfeqs	f0, [r3, #-0]
    502c:	a9000003 	stmdbge	r0, {r0, r1}
    5030:	1200001c 	andne	r0, r0, #28
    5034:	080047aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sl, lr}
    5038:	00000733 	andeq	r0, r0, r3, lsr r7
    503c:	00000268 	andeq	r0, r0, r8, ror #4
    5040:	01510113 	cmpeq	r1, r3, lsl r1
    5044:	50011331 	andpl	r1, r1, r1, lsr r3
    5048:	12003401 	andne	r3, r0, #16777216	; 0x1000000
    504c:	080047cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, lr}
    5050:	00000733 	andeq	r0, r0, r3, lsr r7
    5054:	00000281 	andeq	r0, r0, r1, lsl #5
    5058:	01510113 	cmpeq	r1, r3, lsl r1
    505c:	50011331 	andpl	r1, r1, r1, lsr r3
    5060:	00400802 	subeq	r0, r0, r2, lsl #16
    5064:	0047d812 	subeq	sp, r7, r2, lsl r8
    5068:	00073308 	andeq	r3, r7, r8, lsl #6
    506c:	00029900 	andeq	r9, r2, r0, lsl #18
    5070:	51011300 	mrspl	r1, SP_irq
    5074:	01133101 	tsteq	r3, r1, lsl #2
    5078:	00380150 	eorseq	r0, r8, r0, asr r1
    507c:	0047e412 	subeq	lr, r7, r2, lsl r4
    5080:	00073308 	andeq	r3, r7, r8, lsl #6
    5084:	0002b100 	andeq	fp, r2, r0, lsl #2
    5088:	51011300 	mrspl	r1, SP_irq
    508c:	01133101 	tsteq	r3, r1, lsl #2
    5090:	00400150 	subeq	r0, r0, r0, asr r1
    5094:	0047f012 	subeq	pc, r7, r2, lsl r0	; <UNPREDICTABLE>
    5098:	00073308 	andeq	r3, r7, r8, lsl #6
    509c:	0002ca00 	andeq	ip, r2, r0, lsl #20
    50a0:	51011300 	mrspl	r1, SP_irq
    50a4:	01133101 	tsteq	r3, r1, lsl #2
    50a8:	20080250 	andcs	r0, r8, r0, asr r2
    50ac:	47fc1200 	ldrbmi	r1, [ip, r0, lsl #4]!
    50b0:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    50b4:	02e30000 	rsceq	r0, r3, #0
    50b8:	01130000 	tsteq	r3, r0
    50bc:	13310151 	teqne	r1, #1073741844	; 0x40000014
    50c0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    50c4:	0a120080 	beq	4852cc <__Stack_Size+0x484ecc>
    50c8:	33080048 	movwcc	r0, #32840	; 0x8048
    50cc:	fd000007 	stc2	0, cr0, [r0, #-28]	; 0xffffffe4
    50d0:	13000002 	movwne	r0, #2
    50d4:	31015101 	tstcc	r1, r1, lsl #2
    50d8:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    50dc:	0001000a 	andeq	r0, r1, sl
    50e0:	00481814 	subeq	r1, r8, r4, lsl r8
    50e4:	00073308 	andeq	r3, r7, r8, lsl #6
    50e8:	51011300 	mrspl	r1, SP_irq
    50ec:	00003001 	andeq	r3, r0, r1
    50f0:	010b0415 	tsteq	fp, r5, lsl r4
    50f4:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
    50f8:	0100001b 	tsteq	r0, fp, lsl r0
    50fc:	0048246b 	subeq	r2, r8, fp, ror #8
    5100:	00001608 	andeq	r1, r0, r8, lsl #12
    5104:	559c0100 	ldrpl	r0, [ip, #256]	; 0x100
    5108:	12000003 	andne	r0, r0, #3
    510c:	0800482e 	stmdaeq	r0, {r1, r2, r3, r5, fp, lr}
    5110:	00000733 	andeq	r0, r0, r3, lsr r7
    5114:	00000340 	andeq	r0, r0, r0, asr #6
    5118:	01510113 	cmpeq	r1, r3, lsl r1
    511c:	50011331 	andpl	r1, r1, r1, lsr r3
    5120:	14003101 	strne	r3, [r0], #-257	; 0x101
    5124:	0800483a 	stmdaeq	r0, {r1, r3, r4, r5, fp, lr}
    5128:	00000733 	andeq	r0, r0, r3, lsr r7
    512c:	01510113 	cmpeq	r1, r3, lsl r1
    5130:	50011330 	andpl	r1, r1, r0, lsr r3
    5134:	00003101 	andeq	r3, r0, r1, lsl #2
    5138:	00024a10 	andeq	r4, r2, r0, lsl sl
    513c:	3a7c0100 	bcc	1f05544 <__Stack_Size+0x1f05144>
    5140:	9c080048 	stcls	0, cr0, [r8], {72}	; 0x48
    5144:	01000000 	mrseq	r0, (UNDEF: 0)
    5148:	0003e19c 	muleq	r3, ip, r1
    514c:	1ae61600 	bne	ff98a954 <SCS_BASE+0x1f97c954>
    5150:	7c010000 	stcvc	0, cr0, [r1], {-0}
    5154:	0000030d 	andeq	r0, r0, sp, lsl #6
    5158:	ec115001 	ldc	0, cr5, [r1], {1}
    515c:	0100001a 	tsteq	r0, sl, lsl r0
    5160:	0003e17c 	andeq	lr, r3, ip, ror r1
    5164:	001d6b00 	andseq	r6, sp, r0, lsl #22
    5168:	1a3b1700 	bne	ecad70 <__Stack_Size+0xeca970>
    516c:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    5170:	0000003a 	andeq	r0, r0, sl, lsr r0
    5174:	00001d8c 	andeq	r1, r0, ip, lsl #27
    5178:	001a9b17 	andseq	r9, sl, r7, lsl fp
    517c:	3a7e0100 	bcc	1f85584 <__Stack_Size+0x1f85184>
    5180:	bb000000 	bllt	5188 <__Stack_Size+0x4d88>
    5184:	1700001d 	smladne	r0, sp, r0, r0
    5188:	00001950 	andeq	r1, r0, r0, asr r9
    518c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    5190:	1de50000 	stclne	0, cr0, [r5]
    5194:	70180000 	andsvc	r0, r8, r0
    5198:	0100736f 	tsteq	r0, pc, ror #6
    519c:	00003a7e 	andeq	r3, r0, lr, ror sl
    51a0:	001e1b00 	andseq	r1, lr, r0, lsl #22
    51a4:	1a2c1700 	bne	b0adac <__Stack_Size+0xb0a9ac>
    51a8:	7f010000 	svcvc	0x00010000
    51ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    51b0:	00001e79 	andeq	r1, r0, r9, ror lr
    51b4:	0019d017 	andseq	sp, r9, r7, lsl r0
    51b8:	3a7f0100 	bcc	1fc55c0 <__Stack_Size+0x1fc51c0>
    51bc:	a3000000 	movwge	r0, #0
    51c0:	0000001e 	andeq	r0, r0, lr, lsl r0
    51c4:	02010415 	andeq	r0, r1, #352321536	; 0x15000000
    51c8:	47100000 	ldrmi	r0, [r0, -r0]
    51cc:	01000000 	mrseq	r0, (UNDEF: 0)
    51d0:	0048d6e5 	subeq	sp, r8, r5, ror #13
    51d4:	00001008 	andeq	r1, r0, r8
    51d8:	0a9c0100 	beq	fe7055e0 <SCS_BASE+0x1e6f75e0>
    51dc:	16000004 	strne	r0, [r0], -r4
    51e0:	00001aec 	andeq	r1, r0, ip, ror #21
    51e4:	03e1e501 	mvneq	lr, #4194304	; 0x400000
    51e8:	50010000 	andpl	r0, r1, r0
    51ec:	1a161900 	bne	58b5f4 <__Stack_Size+0x58b1f4>
    51f0:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    51f4:	0000005e 	andeq	r0, r0, lr, asr r0
    51f8:	080048e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, lr}
    51fc:	0000000c 	andeq	r0, r0, ip
    5200:	044f9c01 	strbeq	r9, [pc], #-3073	; 5208 <__Stack_Size+0x4e08>
    5204:	e6110000 	ldr	r0, [r1], -r0
    5208:	0100001a 	tsteq	r0, sl, lsl r0
    520c:	00030df6 	strdeq	r0, [r3], -r6
    5210:	001f0900 	andseq	r0, pc, r0, lsl #18
    5214:	00d61600 	sbcseq	r1, r6, r0, lsl #12
    5218:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    521c:	0000004c 	andeq	r0, r0, ip, asr #32
    5220:	25175101 	ldrcs	r5, [r7, #-257]	; 0x101
    5224:	01000017 	tsteq	r0, r7, lsl r0
    5228:	00005ef8 	strdeq	r5, [r0], -r8
    522c:	001f2a00 	andseq	r2, pc, r0, lsl #20
    5230:	6d1a0000 	ldcvs	0, cr0, [sl, #-0]
    5234:	0100001a 	tsteq	r0, sl, lsl r0
    5238:	004c0110 	subeq	r0, ip, r0, lsl r1
    523c:	48f20000 	ldmmi	r2!, {}^	; <UNPREDICTABLE>
    5240:	00060800 	andeq	r0, r6, r0, lsl #16
    5244:	9c010000 	stcls	0, cr0, [r1], {-0}
    5248:	0000047a 	andeq	r0, r0, sl, ror r4
    524c:	001ae61b 	andseq	lr, sl, fp, lsl r6
    5250:	01100100 	tsteq	r0, r0, lsl #2
    5254:	0000030d 	andeq	r0, r0, sp, lsl #6
    5258:	00001f54 	andeq	r1, r0, r4, asr pc
    525c:	1b011a00 	blne	4ba64 <__Stack_Size+0x4b664>
    5260:	21010000 	mrscs	r0, (UNDEF: 1)
    5264:	00005e01 	andeq	r5, r0, r1, lsl #28
    5268:	0048f800 	subeq	pc, r8, r0, lsl #16
    526c:	00000c08 	andeq	r0, r0, r8, lsl #24
    5270:	c39c0100 	orrsgt	r0, ip, #0, 2
    5274:	1b000004 	blne	528c <__Stack_Size+0x4e8c>
    5278:	00001ae6 	andeq	r1, r0, r6, ror #21
    527c:	0d012101 	stfeqs	f2, [r1, #-4]
    5280:	75000003 	strvc	r0, [r0, #-3]
    5284:	1c00001f 	stcne	0, cr0, [r0], {31}
    5288:	000000d6 	ldrdeq	r0, [r0], -r6
    528c:	4c012101 	stfmis	f2, [r1], {1}
    5290:	01000000 	mrseq	r0, (UNDEF: 0)
    5294:	17251d51 			; <UNDEFINED> instruction: 0x17251d51
    5298:	23010000 	movwcs	r0, #4096	; 0x1000
    529c:	00005e01 	andeq	r5, r0, r1, lsl #28
    52a0:	001f9600 	andseq	r9, pc, r0, lsl #12
    52a4:	5f1a0000 	svcpl	0x001a0000
    52a8:	01000019 	tsteq	r0, r9, lsl r0
    52ac:	004c013b 	subeq	r0, ip, fp, lsr r1
    52b0:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    52b4:	00060800 	andeq	r0, r6, r0, lsl #16
    52b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    52bc:	000004ee 	andeq	r0, r0, lr, ror #9
    52c0:	001ae61b 	andseq	lr, sl, fp, lsl r6
    52c4:	013b0100 	teqeq	fp, r0, lsl #2
    52c8:	0000030d 	andeq	r0, r0, sp, lsl #6
    52cc:	00001fc0 	andeq	r1, r0, r0, asr #31
    52d0:	03f71e00 	mvnseq	r1, #0, 28
    52d4:	4d010000 	stcmi	0, cr0, [r1, #-0]
    52d8:	00490a01 	subeq	r0, r9, r1, lsl #20
    52dc:	00000408 	andeq	r0, r0, r8, lsl #8
    52e0:	219c0100 	orrscs	r0, ip, r0, lsl #2
    52e4:	1c000005 	stcne	0, cr0, [r0], {5}
    52e8:	00001ae6 	andeq	r1, r0, r6, ror #21
    52ec:	0d014d01 	stceq	13, cr4, [r1, #-4]
    52f0:	01000003 	tsteq	r0, r3
    52f4:	00d61c50 	sbcseq	r1, r6, r0, asr ip
    52f8:	4d010000 	stcmi	0, cr0, [r1, #-0]
    52fc:	00004c01 	andeq	r4, r0, r1, lsl #24
    5300:	00510100 	subseq	r0, r1, r0, lsl #2
    5304:	0008381e 	andeq	r3, r8, lr, lsl r8
    5308:	01600100 	cmneq	r0, r0, lsl #2
    530c:	0800490e 	stmdaeq	r0, {r1, r2, r3, r8, fp, lr}
    5310:	00000004 	andeq	r0, r0, r4
    5314:	05549c01 	ldrbeq	r9, [r4, #-3073]	; 0xc01
    5318:	e61c0000 	ldr	r0, [ip], -r0
    531c:	0100001a 	tsteq	r0, sl, lsl r0
    5320:	030d0160 	movweq	r0, #53600	; 0xd160
    5324:	50010000 	andpl	r0, r1, r0
    5328:	0000d61c 	andeq	sp, r0, ip, lsl r6
    532c:	01600100 	cmneq	r0, r0, lsl #2
    5330:	0000004c 	andeq	r0, r0, ip, asr #32
    5334:	1e005101 	adfnes	f5, f0, f1
    5338:	00001998 	muleq	r0, r8, r9
    533c:	12017601 	andne	r7, r1, #1048576	; 0x100000
    5340:	0a080049 	beq	20546c <__Stack_Size+0x20506c>
    5344:	01000000 	mrseq	r0, (UNDEF: 0)
    5348:	0005959c 	muleq	r5, ip, r5
    534c:	1ae61c00 	bne	ff98c354 <SCS_BASE+0x1f97e354>
    5350:	76010000 	strvc	r0, [r1], -r0
    5354:	00030d01 	andeq	r0, r3, r1, lsl #26
    5358:	1c500100 	ldfnee	f0, [r0], {-0}
    535c:	000000d6 	ldrdeq	r0, [r0], -r6
    5360:	4c017601 	stcmi	6, cr7, [r1], {1}
    5364:	01000000 	mrseq	r0, (UNDEF: 0)
    5368:	19871c51 	stmibne	r7, {r0, r4, r6, sl, fp, ip}
    536c:	76010000 	strvc	r0, [r1], -r0
    5370:	00022101 	andeq	r2, r2, r1, lsl #2
    5374:	00520100 	subseq	r0, r2, r0, lsl #2
    5378:	001aa61e 	andseq	sl, sl, lr, lsl r6
    537c:	01900100 	orrseq	r0, r0, r0, lsl #2
    5380:	0800491c 	stmdaeq	r0, {r2, r3, r4, r8, fp, lr}
    5384:	00000004 	andeq	r0, r0, r4
    5388:	05c89c01 	strbeq	r9, [r8, #3073]	; 0xc01
    538c:	e61c0000 	ldr	r0, [ip], -r0
    5390:	0100001a 	tsteq	r0, sl, lsl r0
    5394:	030d0190 	movweq	r0, #53648	; 0xd190
    5398:	50010000 	andpl	r0, r1, r0
    539c:	001a331c 	andseq	r3, sl, ip, lsl r3
    53a0:	01900100 	orrseq	r0, r0, r0, lsl #2
    53a4:	0000004c 	andeq	r0, r0, ip, asr #32
    53a8:	1e005101 	adfnes	f5, f0, f1
    53ac:	00001a88 	andeq	r1, r0, r8, lsl #21
    53b0:	2001a201 	andcs	sl, r1, r1, lsl #4
    53b4:	10080049 	andne	r0, r8, r9, asr #32
    53b8:	01000000 	mrseq	r0, (UNDEF: 0)
    53bc:	00060b9c 	muleq	r6, ip, fp
    53c0:	1ae61c00 	bne	ff98c3c8 <SCS_BASE+0x1f97e3c8>
    53c4:	a2010000 	andge	r0, r1, #0
    53c8:	00030d01 	andeq	r0, r3, r1, lsl #26
    53cc:	1c500100 	ldfnee	f0, [r0], {-0}
    53d0:	000000d6 	ldrdeq	r0, [r0], -r6
    53d4:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    53d8:	01000000 	mrseq	r0, (UNDEF: 0)
    53dc:	6d741f51 	ldclvs	15, cr1, [r4, #-324]!	; 0xfffffebc
    53e0:	a4010070 	strge	r0, [r1], #-112	; 0x70
    53e4:	00003a01 	andeq	r3, r0, r1, lsl #20
    53e8:	001fe100 	andseq	lr, pc, r0, lsl #2
    53ec:	f41e0000 			; <UNDEFINED> instruction: 0xf41e0000
    53f0:	01000019 	tsteq	r0, r9, lsl r0
    53f4:	493001c3 	ldmdbmi	r0!, {r0, r1, r6, r7, r8}
    53f8:	001c0800 	andseq	r0, ip, r0, lsl #16
    53fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    5400:	00000652 	andeq	r0, r0, r2, asr r6
    5404:	0019d81b 	andseq	sp, r9, fp, lsl r8
    5408:	01c30100 	biceq	r0, r3, r0, lsl #2
    540c:	0000005e 	andeq	r0, r0, lr, asr r0
    5410:	00002002 	andeq	r2, r0, r2
    5414:	001a471b 	andseq	r4, sl, fp, lsl r7
    5418:	01c30100 	biceq	r0, r3, r0, lsl #2
    541c:	0000005e 	andeq	r0, r0, lr, asr r0
    5420:	00002023 	andeq	r2, r0, r3, lsr #32
    5424:	001a2c1d 	andseq	r2, sl, sp, lsl ip
    5428:	01c50100 	biceq	r0, r5, r0, lsl #2
    542c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5430:	00002044 	andeq	r2, r0, r4, asr #32
    5434:	19731e00 	ldmdbne	r3!, {r9, sl, fp, ip}^
    5438:	dc010000 	stcle	0, cr0, [r1], {-0}
    543c:	00494c01 	subeq	r4, r9, r1, lsl #24
    5440:	00000c08 	andeq	r0, r0, r8, lsl #24
    5444:	779c0100 	ldrvc	r0, [ip, r0, lsl #2]
    5448:	1c000006 	stcne	0, cr0, [r0], {6}
    544c:	00001696 	muleq	r0, r6, r6
    5450:	9401dc01 	strls	sp, [r1], #-3073	; 0xc01
    5454:	01000000 	mrseq	r0, (UNDEF: 0)
    5458:	191e0050 	ldmdbne	lr, {r4, r6}
    545c:	01000004 	tsteq	r0, r4
    5460:	49580207 	ldmdbmi	r8, {r0, r1, r2, r9}^
    5464:	00540800 	subseq	r0, r4, r0, lsl #16
    5468:	9c010000 	stcls	0, cr0, [r1], {-0}
    546c:	000006ec 	andeq	r0, r0, ip, ror #13
    5470:	001a0b1b 	andseq	r0, sl, fp, lsl fp
    5474:	02070100 	andeq	r0, r7, #0, 2
    5478:	0000003a 	andeq	r0, r0, sl, lsr r0
    547c:	0000207c 	andeq	r2, r0, ip, ror r0
    5480:	0016961c 	andseq	r9, r6, ip, lsl r6
    5484:	02070100 	andeq	r0, r7, #0, 2
    5488:	00000094 	muleq	r0, r4, r0
    548c:	741f5101 	ldrvc	r5, [pc], #-257	; 5494 <__Stack_Size+0x5094>
    5490:	0100706d 	tsteq	r0, sp, rrx
    5494:	003a0209 	eorseq	r0, sl, r9, lsl #4
    5498:	209d0000 	addscs	r0, sp, r0
    549c:	b11d0000 	tstlt	sp, r0
    54a0:	0100001a 	tsteq	r0, sl, lsl r0
    54a4:	003a0209 	eorseq	r0, sl, r9, lsl #4
    54a8:	20ce0000 	sbccs	r0, lr, r0
    54ac:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
    54b0:	0100001a 	tsteq	r0, sl, lsl r0
    54b4:	003a0209 	eorseq	r0, sl, r9, lsl #4
    54b8:	20f70000 	rscscs	r0, r7, r0
    54bc:	801d0000 	andshi	r0, sp, r0
    54c0:	0100001a 	tsteq	r0, sl, lsl r0
    54c4:	003a0209 	eorseq	r0, sl, r9, lsl #4
    54c8:	21160000 	tstcs	r6, r0
    54cc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    54d0:	00001ab6 			; <UNDEFINED> instruction: 0x00001ab6
    54d4:	ac023901 	stcge	9, cr3, [r2], {1}
    54d8:	2a080049 	bcs	205604 <__Stack_Size+0x205204>
    54dc:	01000000 	mrseq	r0, (UNDEF: 0)
    54e0:	0007339c 	muleq	r7, ip, r3
    54e4:	19d81b00 	ldmibne	r8, {r8, r9, fp, ip}^
    54e8:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    54ec:	00005e02 	andeq	r5, r0, r2, lsl #28
    54f0:	00215100 	eoreq	r5, r1, r0, lsl #2
    54f4:	1a471b00 	bne	11cc0fc <__Stack_Size+0x11cbcfc>
    54f8:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    54fc:	00005e02 	andeq	r5, r0, r2, lsl #28
    5500:	00217200 	eoreq	r7, r1, r0, lsl #4
    5504:	6d741f00 	ldclvs	15, cr1, [r4, #-0]
    5508:	3b010070 	blcc	456d0 <__Stack_Size+0x452d0>
    550c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5510:	00219300 	eoreq	r9, r1, r0, lsl #6
    5514:	56200000 	strtpl	r0, [r0], -r0
    5518:	0500001a 	streq	r0, [r0, #-26]
    551c:	3a210114 	bcc	845974 <__Stack_Size+0x845574>
    5520:	21000000 	mrscs	r0, (UNDEF: 0)
    5524:	00000094 	muleq	r0, r4, r0
    5528:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    552c:	00040000 	andeq	r0, r4, r0
    5530:	00000c87 	andeq	r0, r0, r7, lsl #25
    5534:	08620104 	stmdaeq	r2!, {r2, r8}^
    5538:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    553c:	fa00001c 	blx	55b4 <__Stack_Size+0x51b4>
    5540:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    5544:	14080049 	strne	r0, [r8], #-73	; 0x49
    5548:	75000003 	strvc	r0, [r0, #-3]
    554c:	0200000b 	andeq	r0, r0, #11
    5550:	09e20504 	stmibeq	r2!, {r2, r8, sl}^
    5554:	02020000 	andeq	r0, r2, #0
    5558:	0009a605 	andeq	sl, r9, r5, lsl #12
    555c:	06010200 	streq	r0, [r1], -r0, lsl #4
    5560:	00000b77 	andeq	r0, r0, r7, ror fp
    5564:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    5568:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    556c:	02000000 	andeq	r0, r0, #0
    5570:	0b190704 	bleq	647188 <__Stack_Size+0x646d88>
    5574:	75030000 	strvc	r0, [r3, #-0]
    5578:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    557c:	00005728 	andeq	r5, r0, r8, lsr #14
    5580:	07020200 	streq	r0, [r2, -r0, lsl #4]
    5584:	00000d3e 	andeq	r0, r0, lr, lsr sp
    5588:	00387503 	eorseq	r7, r8, r3, lsl #10
    558c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    5590:	01020000 	mrseq	r0, (UNDEF: 2)
    5594:	000b7508 	andeq	r7, fp, r8, lsl #10
    5598:	04ec0400 	strbteq	r0, [ip], #1024	; 0x400
    559c:	2f020000 	svccs	0x00020000
    55a0:	0000007a 	andeq	r0, r0, sl, ror r0
    55a4:	00004505 	andeq	r4, r0, r5, lsl #10
    55a8:	1ec00400 	cdpne	4, 12, cr0, cr0, cr0, {0}
    55ac:	33020000 	movwcc	r0, #8192	; 0x2000
    55b0:	0000008a 	andeq	r0, r0, sl, lsl #1
    55b4:	00007a06 	andeq	r7, r0, r6, lsl #20
    55b8:	02010700 	andeq	r0, r1, #0, 14
    55bc:	0000a439 	andeq	sl, r0, r9, lsr r4
    55c0:	19920800 	ldmibne	r2, {fp}
    55c4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    55c8:	00544553 	subseq	r4, r4, r3, asr r5
    55cc:	1a040001 	bne	1055d8 <__Stack_Size+0x1051d8>
    55d0:	02000021 	andeq	r0, r0, #33	; 0x21
    55d4:	00008f39 	andeq	r8, r0, r9, lsr pc
    55d8:	02010700 	andeq	r0, r1, #0, 14
    55dc:	0000c43b 	andeq	ip, r0, fp, lsr r4
    55e0:	05f10800 	ldrbeq	r0, [r1, #2048]!	; 0x800
    55e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    55e8:	00000af2 	strdeq	r0, [r0], -r2
    55ec:	14040001 	strne	r0, [r4], #-1
    55f0:	02000001 	andeq	r0, r0, #1
    55f4:	0000af3b 	andeq	sl, r0, fp, lsr pc
    55f8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    55fc:	00000b10 	andeq	r0, r0, r0, lsl fp
    5600:	03033c0a 	movweq	r3, #15370	; 0x3c0a
    5604:	01770181 	cmneq	r7, r1, lsl #3
    5608:	460b0000 	strmi	r0, [fp], -r0
    560c:	0300001e 	movweq	r0, #30
    5610:	01870183 	orreq	r0, r7, r3, lsl #3
    5614:	0b000000 	bleq	561c <__Stack_Size+0x521c>
    5618:	00000960 	andeq	r0, r0, r0, ror #18
    561c:	8c018403 	cfstrshi	mvf8, [r1], {3}
    5620:	08000001 	stmdaeq	r0, {r0}
    5624:	001e0a0b 	andseq	r0, lr, fp, lsl #20
    5628:	01850300 	orreq	r0, r5, r0, lsl #6
    562c:	0000019c 	muleq	r0, ip, r1
    5630:	1d9f0b80 	vldrne	d0, [pc, #512]	; 5838 <__Stack_Size+0x5438>
    5634:	86030000 	strhi	r0, [r3], -r0
    5638:	00018c01 	andeq	r8, r1, r1, lsl #24
    563c:	200c8800 	andcs	r8, ip, r0, lsl #16
    5640:	0300001e 	movweq	r0, #30
    5644:	01a10187 			; <UNDEFINED> instruction: 0x01a10187
    5648:	01000000 	mrseq	r0, (UNDEF: 0)
    564c:	0009740c 	andeq	r7, r9, ip, lsl #8
    5650:	01880300 	orreq	r0, r8, r0, lsl #6
    5654:	0000018c 	andeq	r0, r0, ip, lsl #3
    5658:	620c0108 	andvs	r0, ip, #8, 2
    565c:	0300001d 	movweq	r0, #29
    5660:	01a60189 			; <UNDEFINED> instruction: 0x01a60189
    5664:	01800000 	orreq	r0, r0, r0
    5668:	00097e0c 	andeq	r7, r9, ip, lsl #28
    566c:	018a0300 	orreq	r0, sl, r0, lsl #6
    5670:	0000018c 	andeq	r0, r0, ip, lsl #3
    5674:	280c0188 	stmdacs	ip, {r3, r7, r8}
    5678:	0300001b 	movweq	r0, #27
    567c:	01ab018b 			; <UNDEFINED> instruction: 0x01ab018b
    5680:	02000000 	andeq	r0, r0, #0
    5684:	0009880c 	andeq	r8, r9, ip, lsl #16
    5688:	018c0300 	orreq	r0, ip, r0, lsl #6
    568c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    5690:	490d0208 	stmdbmi	sp, {r3, r9}
    5694:	03005250 	movweq	r5, #592	; 0x250
    5698:	01d0018d 	bicseq	r0, r0, sp, lsl #3
    569c:	03000000 	movweq	r0, #0
    56a0:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    56a4:	01870000 	orreq	r0, r7, r0
    56a8:	cf0f0000 	svcgt	0x000f0000
    56ac:	01000000 	mrseq	r0, (UNDEF: 0)
    56b0:	01770500 	cmneq	r7, r0, lsl #10
    56b4:	3a0e0000 	bcc	3856bc <__Stack_Size+0x3852bc>
    56b8:	9c000000 	stcls	0, cr0, [r0], {-0}
    56bc:	0f000001 	svceq	0x00000001
    56c0:	000000cf 	andeq	r0, r0, pc, asr #1
    56c4:	7705001d 	smladvc	r5, sp, r0, r0
    56c8:	05000001 	streq	r0, [r0, #-1]
    56cc:	00000177 	andeq	r0, r0, r7, ror r1
    56d0:	00017705 	andeq	r7, r1, r5, lsl #14
    56d4:	01770500 	cmneq	r7, r0, lsl #10
    56d8:	3a0e0000 	bcc	3856e0 <__Stack_Size+0x3852e0>
    56dc:	c0000000 	andgt	r0, r0, r0
    56e0:	0f000001 	svceq	0x00000001
    56e4:	000000cf 	andeq	r0, r0, pc, asr #1
    56e8:	6f0e003d 	svcvs	0x000e003d
    56ec:	d0000000 	andle	r0, r0, r0
    56f0:	0f000001 	svceq	0x00000001
    56f4:	000000cf 	andeq	r0, r0, pc, asr #1
    56f8:	c005000e 	andgt	r0, r5, lr
    56fc:	10000001 	andne	r0, r0, r1
    5700:	00001d82 	andeq	r1, r0, r2, lsl #27
    5704:	d6018e03 	strle	r8, [r1], -r3, lsl #28
    5708:	11000000 	mrsne	r0, (UNDEF: 0)
    570c:	01900340 	orrseq	r0, r0, r0, asr #6
    5710:	000002a1 	andeq	r0, r0, r1, lsr #5
    5714:	001c530b 	andseq	r5, ip, fp, lsl #6
    5718:	01920300 	orrseq	r0, r2, r0, lsl #6
    571c:	0000007f 	andeq	r0, r0, pc, ror r0
    5720:	1cab0b00 	vstmiane	fp!, {d0-d-1}
    5724:	93030000 	movwls	r0, #12288	; 0x3000
    5728:	00006f01 	andeq	r6, r0, r1, lsl #30
    572c:	1b0b0400 	blne	2c6734 <__Stack_Size+0x2c6334>
    5730:	0300001e 	movweq	r0, #30
    5734:	006f0194 	mlseq	pc, r4, r1, r0	; <UNPREDICTABLE>
    5738:	0b080000 	bleq	205740 <__Stack_Size+0x205340>
    573c:	00001d5c 	andeq	r1, r0, ip, asr sp
    5740:	6f019503 	svcvs	0x00019503
    5744:	0c000000 	stceq	0, cr0, [r0], {-0}
    5748:	52435312 	subpl	r5, r3, #1207959552	; 0x48000000
    574c:	01960300 	orrseq	r0, r6, r0, lsl #6
    5750:	0000006f 	andeq	r0, r0, pc, rrx
    5754:	43431210 	movtmi	r1, #12816	; 0x3210
    5758:	97030052 	smlsdls	r3, r2, r0, r0
    575c:	00006f01 	andeq	r6, r0, r1, lsl #30
    5760:	770b1400 	strvc	r1, [fp, -r0, lsl #8]
    5764:	0300001d 	movweq	r0, #29
    5768:	02b10198 	adcseq	r0, r1, #152, 2	; 0x26
    576c:	0b180000 	bleq	605774 <__Stack_Size+0x605374>
    5770:	00001d7c 	andeq	r1, r0, ip, ror sp
    5774:	6f019903 	svcvs	0x00019903
    5778:	24000000 	strcs	r0, [r0], #-0
    577c:	001d370b 	andseq	r3, sp, fp, lsl #14
    5780:	019a0300 	orrseq	r0, sl, r0, lsl #6
    5784:	0000006f 	andeq	r0, r0, pc, rrx
    5788:	1e2a0b28 	vmulne.f64	d0, d10, d24
    578c:	9b030000 	blls	c5794 <__Stack_Size+0xc5394>
    5790:	00006f01 	andeq	r6, r0, r1, lsl #30
    5794:	250b2c00 	strcs	r2, [fp, #-3072]	; 0xc00
    5798:	0300001e 	movweq	r0, #30
    579c:	006f019c 	mlseq	pc, ip, r1, r0	; <UNPREDICTABLE>
    57a0:	0b300000 	bleq	c057a8 <__Stack_Size+0xc053a8>
    57a4:	00001db9 			; <UNDEFINED> instruction: 0x00001db9
    57a8:	6f019d03 	svcvs	0x00019d03
    57ac:	34000000 	strcc	r0, [r0], #-0
    57b0:	001d0e0b 	andseq	r0, sp, fp, lsl #28
    57b4:	019e0300 	orrseq	r0, lr, r0, lsl #6
    57b8:	0000006f 	andeq	r0, r0, pc, rrx
    57bc:	1e410b38 	vmovne.8	d1[1], r0
    57c0:	9f030000 	svcls	0x00030000
    57c4:	00006f01 	andeq	r6, r0, r1, lsl #30
    57c8:	0e003c00 	cdpeq	12, 0, cr3, cr0, cr0, {0}
    57cc:	0000006f 	andeq	r0, r0, pc, rrx
    57d0:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    57d4:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    57d8:	05000200 	streq	r0, [r0, #-512]	; 0x200
    57dc:	000002a1 	andeq	r0, r0, r1, lsr #5
    57e0:	001e6710 	andseq	r6, lr, r0, lsl r7
    57e4:	01a00300 	lsleq	r0, r0, #6
    57e8:	000001e1 	andeq	r0, r0, r1, ror #3
    57ec:	1a040413 	bne	106840 <__Stack_Size+0x106440>
    57f0:	000002fb 	strdeq	r0, [r0], -fp
    57f4:	0007c214 	andeq	ip, r7, r4, lsl r2
    57f8:	5e1c0400 	cfmulspl	mvf0, mvf12, mvf0
    57fc:	00000000 	andeq	r0, r0, r0
    5800:	000da914 	andeq	sl, sp, r4, lsl r9
    5804:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    5808:	01000000 	mrseq	r0, (UNDEF: 0)
    580c:	000c9714 	andeq	r9, ip, r4, lsl r7
    5810:	5e1e0400 	cfmulspl	mvf0, mvf14, mvf0
    5814:	02000000 	andeq	r0, r0, #0
    5818:	00050814 	andeq	r0, r5, r4, lsl r8
    581c:	c41f0400 	ldrgt	r0, [pc], #-1024	; 5824 <__Stack_Size+0x5424>
    5820:	03000000 	movweq	r0, #0
    5824:	035a0400 	cmpeq	sl, #0, 8
    5828:	20040000 	andcs	r0, r4, r0
    582c:	000002c2 	andeq	r0, r0, r2, asr #5
    5830:	001fa515 	andseq	sl, pc, r5, lsl r5	; <UNPREDICTABLE>
    5834:	d8240100 	stmdale	r4!, {r8}
    5838:	34080049 	strcc	r0, [r8], #-73	; 0x49
    583c:	01000000 	mrseq	r0, (UNDEF: 0)
    5840:	00032b9c 	muleq	r3, ip, fp
    5844:	159b1600 	ldrne	r1, [fp, #1536]	; 0x600
    5848:	26010000 	strcs	r0, [r1], -r0
    584c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5850:	000021d0 	ldrdeq	r2, [r0], -r0
    5854:	1f161500 	svcne	0x00161500
    5858:	3b010000 	blcc	45860 <__Stack_Size+0x45460>
    585c:	08004a0c 	stmdaeq	r0, {r2, r3, r9, fp, lr}
    5860:	00000030 	andeq	r0, r0, r0, lsr r0
    5864:	03509c01 	cmpeq	r0, #256	; 0x100
    5868:	9b160000 	blls	585870 <__Stack_Size+0x585470>
    586c:	01000015 	tsteq	r0, r5, lsl r0
    5870:	00003a3d 	andeq	r3, r0, sp, lsr sl
    5874:	0021ef00 	eoreq	lr, r1, r0, lsl #30
    5878:	ff150000 			; <UNDEFINED> instruction: 0xff150000
    587c:	0100000c 	tsteq	r0, ip
    5880:	004a3c61 	subeq	r3, sl, r1, ror #24
    5884:	00001408 	andeq	r1, r0, r8, lsl #8
    5888:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    588c:	17000003 	strne	r0, [r0, -r3]
    5890:	00001c59 	andeq	r1, r0, r9, asr ip
    5894:	003a6101 	eorseq	r6, sl, r1, lsl #2
    5898:	22270000 	eorcs	r0, r7, #0
    589c:	15000000 	strne	r0, [r0, #-0]
    58a0:	0000080a 	andeq	r0, r0, sl, lsl #16
    58a4:	4a507401 	bmi	14228b0 <__Stack_Size+0x14224b0>
    58a8:	00840800 	addeq	r0, r4, r0, lsl #16
    58ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    58b0:	000003e3 	andeq	r0, r0, r3, ror #7
    58b4:	001b4c18 	andseq	r4, fp, r8, lsl ip
    58b8:	e3740100 	cmn	r4, #0, 2
    58bc:	01000003 	tsteq	r0, r3
    58c0:	1e0f1650 	mcrne	6, 0, r1, cr15, cr0, {2}
    58c4:	76010000 	strvc	r0, [r1], -r0
    58c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    58cc:	00002248 	andeq	r2, r0, r8, asr #4
    58d0:	001a2c16 	andseq	r2, sl, r6, lsl ip
    58d4:	3a760100 	bcc	1d85cdc <__Stack_Size+0x1d858dc>
    58d8:	a4000000 	strge	r0, [r0], #-0
    58dc:	16000022 	strne	r0, [r0], -r2, lsr #32
    58e0:	00001a80 	andeq	r1, r0, r0, lsl #21
    58e4:	003a7601 	eorseq	r7, sl, r1, lsl #12
    58e8:	22da0000 	sbcscs	r0, sl, #0
    58ec:	d4160000 	ldrle	r0, [r6], #-0
    58f0:	0100001b 	tsteq	r0, fp, lsl r0
    58f4:	00003a77 	andeq	r3, r0, r7, ror sl
    58f8:	00231500 	eoreq	r1, r3, r0, lsl #10
    58fc:	1dbf1600 	ldcne	6, cr1, [pc]	; 5904 <__Stack_Size+0x5504>
    5900:	77010000 	strvc	r0, [r1, -r0]
    5904:	0000003a 	andeq	r0, r0, sl, lsr r0
    5908:	0000235e 	andeq	r2, r0, lr, asr r3
    590c:	fb041900 	blx	10bd16 <__Stack_Size+0x10b916>
    5910:	15000002 	strne	r0, [r0, #-2]
    5914:	00001dfa 	strdeq	r1, [r0], -sl
    5918:	4ad4a801 	bmi	ff52f924 <SCS_BASE+0x1f521924>
    591c:	000c0800 	andeq	r0, ip, r0, lsl #16
    5920:	9c010000 	stcls	0, cr0, [r1], {-0}
    5924:	0000040c 	andeq	r0, r0, ip, lsl #8
    5928:	001b4c18 	andseq	r4, fp, r8, lsl ip
    592c:	e3a80100 			; <UNDEFINED> instruction: 0xe3a80100
    5930:	01000003 	tsteq	r0, r3
    5934:	ab150050 	blge	545a7c <__Stack_Size+0x54567c>
    5938:	0100001b 	tsteq	r0, fp, lsl r0
    593c:	004ae0b8 	strheq	lr, [sl], #-8
    5940:	00000408 	andeq	r0, r0, r8, lsl #8
    5944:	2b9c0100 	blcs	fe705d4c <SCS_BASE+0x1e6f7d4c>
    5948:	1a000004 	bne	5960 <__Stack_Size+0x5560>
    594c:	08004ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, lr}
    5950:	0000092f 	andeq	r0, r0, pc, lsr #18
    5954:	1bdb1500 	blne	ff6cad5c <SCS_BASE+0x1f6bcd5c>
    5958:	c4010000 	strgt	r0, [r1], #-0
    595c:	08004ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, lr}
    5960:	00000004 	andeq	r0, r0, r4
    5964:	044a9c01 	strbeq	r9, [sl], #-3073	; 0xc01
    5968:	e81a0000 	ldmda	sl, {}	; <UNPREDICTABLE>
    596c:	3608004a 	strcc	r0, [r8], -sl, asr #32
    5970:	00000009 	andeq	r0, r0, r9
    5974:	001e2f15 	andseq	r2, lr, r5, lsl pc
    5978:	e8d00100 	ldm	r0, {r8}^
    597c:	0408004a 	streq	r0, [r8], #-74	; 0x4a
    5980:	01000000 	mrseq	r0, (UNDEF: 0)
    5984:	0004699c 	muleq	r4, ip, r9
    5988:	4aec1a00 	bmi	ffb0c190 <SCS_BASE+0x1fafe190>
    598c:	093d0800 	ldmdbeq	sp!, {fp}
    5990:	15000000 	strne	r0, [r0, #-0]
    5994:	00001c6c 	andeq	r1, r0, ip, ror #24
    5998:	4aecdc01 	bmi	ffb3c9a4 <SCS_BASE+0x1fb2e9a4>
    599c:	00040800 	andeq	r0, r4, r0, lsl #16
    59a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    59a4:	00000488 	andeq	r0, r0, r8, lsl #9
    59a8:	004af01a 	subeq	pc, sl, sl, lsl r0	; <UNPREDICTABLE>
    59ac:	00094408 	andeq	r4, r9, r8, lsl #8
    59b0:	fb150000 	blx	5459ba <__Stack_Size+0x5455ba>
    59b4:	0100001c 	tsteq	r0, ip, lsl r0
    59b8:	004af0ea 	subeq	pc, sl, sl, ror #1
    59bc:	00000608 	andeq	r0, r0, r8, lsl #12
    59c0:	c09c0100 	addsgt	r0, ip, r0, lsl #2
    59c4:	17000004 	strne	r0, [r0, -r4]
    59c8:	00001f25 	andeq	r1, r0, r5, lsr #30
    59cc:	003aea01 	eorseq	lr, sl, r1, lsl #20
    59d0:	23980000 	orrscs	r0, r8, #0
    59d4:	f61b0000 			; <UNDEFINED> instruction: 0xf61b0000
    59d8:	4b08004a 	blmi	205b08 <__Stack_Size+0x205708>
    59dc:	1c000009 	stcne	0, cr0, [r0], {9}
    59e0:	f3055001 	vhadd.u8	d5, d5, d1
    59e4:	24345001 	ldrtcs	r5, [r4], #-1
    59e8:	8f1d0000 	svchi	0x001d0000
    59ec:	0100001d 	tsteq	r0, sp, lsl r0
    59f0:	00003af9 	strdeq	r3, [r0], -r9
    59f4:	004af600 	subeq	pc, sl, r0, lsl #12
    59f8:	00000408 	andeq	r0, r0, r8, lsl #8
    59fc:	e39c0100 	orrs	r0, ip, #0, 2
    5a00:	1a000004 	bne	5a18 <__Stack_Size+0x5618>
    5a04:	08004afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp, lr}
    5a08:	0000095c 	andeq	r0, r0, ip, asr r9
    5a0c:	1b5c1e00 	blne	170d214 <__Stack_Size+0x170ce14>
    5a10:	05010000 	streq	r0, [r1, #-0]
    5a14:	00004c01 	andeq	r4, r0, r1, lsl #24
    5a18:	004afa00 	subeq	pc, sl, r0, lsl #20
    5a1c:	00000e08 	andeq	r0, r0, r8, lsl #28
    5a20:	1f9c0100 	svcne	0x009c0100
    5a24:	00001ef3 	strdeq	r1, [r0], -r3
    5a28:	a4011201 	strge	r1, [r1], #-513	; 0x201
    5a2c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5a30:	2008004b 	andcs	r0, r8, fp, asr #32
    5a34:	01000000 	mrseq	r0, (UNDEF: 0)
    5a38:	0005449c 	muleq	r5, ip, r4
    5a3c:	07c22000 	strbeq	r2, [r2, r0]
    5a40:	12010000 	andne	r0, r1, #0
    5a44:	00005e01 	andeq	r5, r0, r1, lsl #28
    5a48:	0023b900 	eoreq	fp, r3, r0, lsl #18
    5a4c:	1fb12100 	svcne	0x00b12100
    5a50:	14010000 	strne	r0, [r1], #-0
    5a54:	0000a401 	andeq	sl, r0, r1, lsl #8
    5a58:	0023da00 	eoreq	sp, r3, r0, lsl #20
    5a5c:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    5a60:	15010070 	strne	r0, [r1, #-112]	; 0x70
    5a64:	00003a01 	andeq	r3, r0, r1, lsl #20
    5a68:	00240100 	eoreq	r0, r4, r0, lsl #2
    5a6c:	13230000 			; <UNDEFINED> instruction: 0x13230000
    5a70:	0100001d 	tsteq	r0, sp, lsl r0
    5a74:	4b28012e 	blmi	a05f34 <__Stack_Size+0xa05b34>
    5a78:	000c0800 	andeq	r0, ip, r0, lsl #16
    5a7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5a80:	00000569 	andeq	r0, r0, r9, ror #10
    5a84:	0007c224 	andeq	ip, r7, r4, lsr #4
    5a88:	012e0100 			; <UNDEFINED> instruction: 0x012e0100
    5a8c:	0000005e 	andeq	r0, r0, lr, asr r0
    5a90:	23005001 	movwcs	r5, #1
    5a94:	00001b2d 	andeq	r1, r0, sp, lsr #22
    5a98:	34013d01 	strcc	r3, [r1], #-3329	; 0xd01
    5a9c:	1808004b 	stmdane	r8, {r0, r1, r3, r6}
    5aa0:	01000000 	mrseq	r0, (UNDEF: 0)
    5aa4:	0005909c 	muleq	r5, ip, r0
    5aa8:	07c22000 	strbeq	r2, [r2, r0]
    5aac:	3d010000 	stccc	0, cr0, [r1, #-0]
    5ab0:	00005e01 	andeq	r5, r0, r1, lsl #28
    5ab4:	00242000 	eoreq	r2, r4, r0
    5ab8:	801e0000 	andshi	r0, lr, r0
    5abc:	0100001c 	tsteq	r0, ip, lsl r0
    5ac0:	004c014d 	subeq	r0, ip, sp, asr #2
    5ac4:	4b4c0000 	blmi	1305acc <__Stack_Size+0x13056cc>
    5ac8:	00100800 	andseq	r0, r0, r0, lsl #16
    5acc:	9c010000 	stcls	0, cr0, [r1], {-0}
    5ad0:	001f831f 	andseq	r8, pc, pc, lsl r3	; <UNPREDICTABLE>
    5ad4:	015a0100 	cmpeq	sl, r0, lsl #2
    5ad8:	000000a4 	andeq	r0, r0, r4, lsr #1
    5adc:	08004b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, lr}
    5ae0:	00000020 	andeq	r0, r0, r0, lsr #32
    5ae4:	05f19c01 	ldrbeq	r9, [r1, #3073]!	; 0xc01
    5ae8:	c2200000 	eorgt	r0, r0, #0
    5aec:	01000007 	tsteq	r0, r7
    5af0:	005e015a 	subseq	r0, lr, sl, asr r1
    5af4:	24410000 	strbcs	r0, [r1], #-0
    5af8:	3e210000 	cdpcc	0, 2, cr0, cr1, cr0, {0}
    5afc:	0100001f 	tsteq	r0, pc, lsl r0
    5b00:	00a4015c 	adceq	r0, r4, ip, asr r1
    5b04:	24620000 	strbtcs	r0, [r2], #-0
    5b08:	74220000 	strtvc	r0, [r2], #-0
    5b0c:	0100706d 	tsteq	r0, sp, rrx
    5b10:	003a015d 	eorseq	r0, sl, sp, asr r1
    5b14:	24890000 	strcs	r0, [r9], #0
    5b18:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5b1c:	00001c4b 	andeq	r1, r0, fp, asr #24
    5b20:	3a017701 	bcc	6372c <__Stack_Size+0x6332c>
    5b24:	7c000000 	stcvc	0, cr0, [r0], {-0}
    5b28:	0c08004b 	stceq	0, cr0, [r8], {75}	; 0x4b
    5b2c:	01000000 	mrseq	r0, (UNDEF: 0)
    5b30:	0b50239c 	bleq	140e9a8 <__Stack_Size+0x140e5a8>
    5b34:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    5b38:	004b8801 	subeq	r8, fp, r1, lsl #16
    5b3c:	00001408 	andeq	r1, r0, r8, lsl #8
    5b40:	3e9c0100 	fmlcce	f0, f4, f0
    5b44:	20000006 	andcs	r0, r0, r6
    5b48:	00001f31 	andeq	r1, r0, r1, lsr pc
    5b4c:	3a018901 	bcc	67f58 <__Stack_Size+0x67b58>
    5b50:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    5b54:	20000024 	andcs	r0, r0, r4, lsr #32
    5b58:	00001df3 	strdeq	r1, [r0], -r3
    5b5c:	3a018901 	bcc	67f68 <__Stack_Size+0x67b68>
    5b60:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    5b64:	00000024 	andeq	r0, r0, r4, lsr #32
    5b68:	001bbb25 	andseq	fp, fp, r5, lsr #22
    5b6c:	01990100 	orrseq	r0, r9, r0, lsl #2
    5b70:	08004b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, lr}
    5b74:	00000010 	andeq	r0, r0, r0, lsl r0
    5b78:	bf259c01 	svclt	0x00259c01
    5b7c:	0100001c 	tsteq	r0, ip, lsl r0
    5b80:	4bac01a5 	blmi	feb0621c <SCS_BASE+0x1eaf821c>
    5b84:	00100800 	andseq	r0, r0, r0, lsl #16
    5b88:	9c010000 	stcls	0, cr0, [r1], {-0}
    5b8c:	001ddf23 	andseq	sp, sp, r3, lsr #30
    5b90:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
    5b94:	08004bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
    5b98:	00000018 	andeq	r0, r0, r8, lsl r0
    5b9c:	06979c01 	ldreq	r9, [r7], r1, lsl #24
    5ba0:	76200000 	strtvc	r0, [r0], -r0
    5ba4:	0100001f 	tsteq	r0, pc, lsl r0
    5ba8:	005e01b8 	ldrheq	r0, [lr], #-24	; 0xffffffe8
    5bac:	24ea0000 	strbtcs	r0, [sl], #0
    5bb0:	96240000 	strtls	r0, [r4], -r0
    5bb4:	01000016 	tsteq	r0, r6, lsl r0
    5bb8:	00c401b8 	strheq	r0, [r4], #24
    5bbc:	51010000 	mrspl	r0, (UNDEF: 1)
    5bc0:	1dc62300 	stclne	3, cr2, [r6]
    5bc4:	d6010000 	strle	r0, [r1], -r0
    5bc8:	004bd401 	subeq	sp, fp, r1, lsl #8
    5bcc:	00002008 	andeq	r2, r0, r8
    5bd0:	de9c0100 	fmllee	f0, f4, f0
    5bd4:	20000006 	andcs	r0, r0, r6
    5bd8:	00001c9d 	muleq	r0, sp, ip
    5bdc:	3a01d601 	bcc	7b3e8 <__Stack_Size+0x7afe8>
    5be0:	24000000 	strcs	r0, [r0], #-0
    5be4:	20000025 	andcs	r0, r0, r5, lsr #32
    5be8:	00001696 	muleq	r0, r6, r6
    5bec:	c401d601 	strgt	sp, [r1], #-1537	; 0x601
    5bf0:	45000000 	strmi	r0, [r0, #-0]
    5bf4:	21000025 	tstcs	r0, r5, lsr #32
    5bf8:	00001a2c 	andeq	r1, r0, ip, lsr #20
    5bfc:	3a01d801 	bcc	7bc08 <__Stack_Size+0x7b808>
    5c00:	7f000000 	svcvc	0x00000000
    5c04:	00000025 	andeq	r0, r0, r5, lsr #32
    5c08:	001bfa23 	andseq	pc, fp, r3, lsr #20
    5c0c:	01fe0100 	mvnseq	r0, r0, lsl #2
    5c10:	08004bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp, lr}
    5c14:	0000004c 	andeq	r0, r0, ip, asr #32
    5c18:	07659c01 	strbeq	r9, [r5, -r1, lsl #24]!
    5c1c:	9d200000 	stcls	0, cr0, [r0, #-0]
    5c20:	0100001c 	tsteq	r0, ip, lsl r0
    5c24:	003a01fe 	ldrshteq	r0, [sl], -lr
    5c28:	25c70000 	strbcs	r0, [r7]
    5c2c:	d3200000 	nople	{0}	; <UNPREDICTABLE>
    5c30:	0100001e 	tsteq	r0, lr, lsl r0
    5c34:	005e01fe 	ldrsheq	r0, [lr], #-30	; 0xffffffe2
    5c38:	25e80000 	strbcs	r0, [r8, #0]!
    5c3c:	92200000 	eorls	r0, r0, #0
    5c40:	0100001b 	tsteq	r0, fp, lsl r0
    5c44:	005e01ff 	ldrsheq	r0, [lr], #-31	; 0xffffffe1
    5c48:	26090000 	strcs	r0, [r9], -r0
    5c4c:	b1210000 			; <UNDEFINED> instruction: 0xb1210000
    5c50:	0100001a 	tsteq	r0, sl, lsl r0
    5c54:	003a0201 	eorseq	r0, sl, r1, lsl #4
    5c58:	262a0000 	strtcs	r0, [sl], -r0
    5c5c:	73210000 			; <UNDEFINED> instruction: 0x73210000
    5c60:	0100001e 	tsteq	r0, lr, lsl r0
    5c64:	003a0201 	eorseq	r0, sl, r1, lsl #4
    5c68:	26670000 	strbtcs	r0, [r7], -r0
    5c6c:	5b210000 	blpl	845c74 <__Stack_Size+0x845874>
    5c70:	0100001f 	tsteq	r0, pc, lsl r0
    5c74:	003a0201 	eorseq	r0, sl, r1, lsl #4
    5c78:	26970000 	ldrcs	r0, [r7], r0
    5c7c:	0f210000 	svceq	0x00210000
    5c80:	0100001e 	tsteq	r0, lr, lsl r0
    5c84:	003a0202 	eorseq	r0, sl, r2, lsl #4
    5c88:	26bb0000 	ldrtcs	r0, [fp], r0
    5c8c:	1f000000 	svcne	0x00000000
    5c90:	00001e78 	andeq	r1, r0, r8, ror lr
    5c94:	a4022801 	strge	r2, [r2], #-2049	; 0x801
    5c98:	40000000 	andmi	r0, r0, r0
    5c9c:	1c08004c 	stcne	0, cr0, [r8], {76}	; 0x4c
    5ca0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ca4:	0007c09c 	muleq	r7, ip, r0
    5ca8:	1c9d2000 	ldcne	0, cr2, [sp], {0}
    5cac:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    5cb0:	00003a02 	andeq	r3, r0, r2, lsl #20
    5cb4:	00270000 	eoreq	r0, r7, r0
    5cb8:	17252100 	strne	r2, [r5, -r0, lsl #2]!
    5cbc:	2a010000 	bcs	45cc4 <__Stack_Size+0x458c4>
    5cc0:	0000a402 	andeq	sl, r0, r2, lsl #8
    5cc4:	00272100 	eoreq	r2, r7, r0, lsl #2
    5cc8:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    5ccc:	2b010070 	blcs	45e94 <__Stack_Size+0x45a94>
    5cd0:	00003a02 	andeq	r3, r0, r2, lsl #20
    5cd4:	00274800 	eoreq	r4, r7, r0, lsl #16
    5cd8:	1d302100 	ldfnes	f2, [r0, #-0]
    5cdc:	2b010000 	blcs	45ce4 <__Stack_Size+0x458e4>
    5ce0:	00003a02 	andeq	r3, r0, r2, lsl #20
    5ce4:	00277700 	eoreq	r7, r7, r0, lsl #14
    5ce8:	3c230000 	stccc	0, cr0, [r3], #-0
    5cec:	0100001d 	tsteq	r0, sp, lsl r0
    5cf0:	4c5c024e 	lfmmi	f0, 2, [ip], {78}	; 0x4e
    5cf4:	00180800 	andseq	r0, r8, r0, lsl #16
    5cf8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5cfc:	000007f7 	strdeq	r0, [r0], -r7
    5d00:	001c9d20 	andseq	r9, ip, r0, lsr #26
    5d04:	024e0100 	subeq	r0, lr, #0, 2
    5d08:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d0c:	000027c0 	andeq	r2, r0, r0, asr #15
    5d10:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    5d14:	02500100 	subseq	r0, r0, #0, 2
    5d18:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d1c:	000027e1 	andeq	r2, r0, r1, ror #15
    5d20:	1e9e2300 	cdpne	3, 9, cr2, cr14, cr0, {0}
    5d24:	66010000 	strvs	r0, [r1], -r0
    5d28:	004c7402 	subeq	r7, ip, r2, lsl #8
    5d2c:	00001808 	andeq	r1, r0, r8, lsl #16
    5d30:	2e9c0100 	fmlcse	f0, f4, f0
    5d34:	20000008 	andcs	r0, r0, r8
    5d38:	00001c9d 	muleq	r0, sp, ip
    5d3c:	3a026601 	bcc	9f548 <__Stack_Size+0x9f148>
    5d40:	03000000 	movweq	r0, #0
    5d44:	22000028 	andcs	r0, r0, #40	; 0x28
    5d48:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5d4c:	3a026801 	bcc	9fd58 <__Stack_Size+0x9f958>
    5d50:	24000000 	strcs	r0, [r0], #-0
    5d54:	00000028 	andeq	r0, r0, r8, lsr #32
    5d58:	001cd61f 	andseq	sp, ip, pc, lsl r6
    5d5c:	02840100 	addeq	r0, r4, #0, 2
    5d60:	000000a4 	andeq	r0, r0, r4, lsr #1
    5d64:	08004c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, lr}
    5d68:	0000001c 	andeq	r0, r0, ip, lsl r0
    5d6c:	08899c01 	stmeq	r9, {r0, sl, fp, ip, pc}
    5d70:	9d200000 	stcls	0, cr0, [r0, #-0]
    5d74:	0100001c 	tsteq	r0, ip, lsl r0
    5d78:	003a0284 	eorseq	r0, sl, r4, lsl #5
    5d7c:	28530000 	ldmdacs	r3, {}^	; <UNPREDICTABLE>
    5d80:	25210000 	strcs	r0, [r1, #-0]!
    5d84:	01000017 	tsteq	r0, r7, lsl r0
    5d88:	00a40286 	adceq	r0, r4, r6, lsl #5
    5d8c:	28740000 	ldmdacs	r4!, {}^	; <UNPREDICTABLE>
    5d90:	74220000 	strtvc	r0, [r2], #-0
    5d94:	0100706d 	tsteq	r0, sp, rrx
    5d98:	003a0288 	eorseq	r0, sl, r8, lsl #5
    5d9c:	289b0000 	ldmcs	fp, {}	; <UNPREDICTABLE>
    5da0:	30210000 	eorcc	r0, r1, r0
    5da4:	0100001d 	tsteq	r0, sp, lsl r0
    5da8:	003a0288 	eorseq	r0, sl, r8, lsl #5
    5dac:	28ca0000 	stmiacs	sl, {}^	; <UNPREDICTABLE>
    5db0:	1f000000 	svcne	0x00000000
    5db4:	00001e4b 	andeq	r1, r0, fp, asr #28
    5db8:	3a02ac01 	bcc	b0dc4 <__Stack_Size+0xb09c4>
    5dbc:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    5dc0:	3008004c 	andcc	r0, r8, ip, asr #32
    5dc4:	01000000 	mrseq	r0, (UNDEF: 0)
    5dc8:	0008e49c 	muleq	r8, ip, r4
    5dcc:	1c9d2000 	ldcne	0, cr2, [sp], {0}
    5dd0:	ac010000 	stcge	0, cr0, [r1], {-0}
    5dd4:	00003a02 	andeq	r3, r0, r2, lsl #20
    5dd8:	00291300 	eoreq	r1, r9, r0, lsl #6
    5ddc:	1ec62100 	polnes	f2, f6, f0
    5de0:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    5de4:	00003a02 	andeq	r3, r0, r2, lsl #20
    5de8:	00296600 	eoreq	r6, r9, r0, lsl #12
    5dec:	1a2c2100 	bne	b0e1f4 <__Stack_Size+0xb0ddf4>
    5df0:	af010000 	svcge	0x00010000
    5df4:	00003a02 	andeq	r3, r0, r2, lsl #20
    5df8:	0029b300 	eoreq	fp, r9, r0, lsl #6
    5dfc:	1d302100 	ldfnes	f2, [r0, #-0]
    5e00:	af010000 	svcge	0x00010000
    5e04:	00003a02 	andeq	r3, r0, r2, lsl #20
    5e08:	002a0200 	eoreq	r0, sl, r0, lsl #4
    5e0c:	7d1f0000 	ldcvc	0, cr0, [pc, #-0]	; 5e14 <__Stack_Size+0x5a14>
    5e10:	0100001b 	tsteq	r0, fp, lsl r0
    5e14:	003a02da 	ldrsbteq	r0, [sl], -sl
    5e18:	4cd80000 	ldclmi	0, cr0, [r8], {0}
    5e1c:	00140800 	andseq	r0, r4, r0, lsl #16
    5e20:	9c010000 	stcls	0, cr0, [r1], {-0}
    5e24:	0000092f 	andeq	r0, r0, pc, lsr #18
    5e28:	001c9d20 	andseq	r9, ip, r0, lsr #26
    5e2c:	02da0100 	sbcseq	r0, sl, #0, 2
    5e30:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e34:	00002a7f 	andeq	r2, r0, pc, ror sl
    5e38:	001bed21 	andseq	lr, fp, r1, lsr #26
    5e3c:	02dc0100 	sbcseq	r0, ip, #0, 2
    5e40:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e44:	00002aa0 	andeq	r2, r0, r0, lsr #21
    5e48:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    5e4c:	02dd0100 	sbcseq	r0, sp, #0, 2
    5e50:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e54:	00002abf 			; <UNDEFINED> instruction: 0x00002abf
    5e58:	1f4e2600 	svcne	0x004e2600
    5e5c:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
    5e60:	001f6726 	andseq	r6, pc, r6, lsr #14
    5e64:	26280500 	strtcs	r0, [r8], -r0, lsl #10
    5e68:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    5e6c:	a8262c05 	stmdage	r6!, {r0, r2, sl, fp, sp}
    5e70:	0500001d 	streq	r0, [r0, #-29]
    5e74:	1d67272b 	stclne	7, cr2, [r7, #-172]!	; 0xffffff54
    5e78:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    5e7c:	0000095c 	andeq	r0, r0, ip, asr r9
    5e80:	00003a28 	andeq	r3, r0, r8, lsr #20
    5e84:	1b290000 	blne	a45e8c <__Stack_Size+0xa45a8c>
    5e88:	0500001c 	streq	r0, [r0, #-28]
    5e8c:	00003a2f 	andeq	r3, r0, pc, lsr #20
    5e90:	02c20000 	sbceq	r0, r2, #0
    5e94:	00040000 	andeq	r0, r4, r0
    5e98:	00000ef4 	strdeq	r0, [r0], -r4
    5e9c:	08620104 	stmdaeq	r2!, {r2, r8}^
    5ea0:	2b010000 	blcs	45ea8 <__Stack_Size+0x45aa8>
    5ea4:	fa000020 	blx	5f2c <__Stack_Size+0x5b2c>
    5ea8:	ec000000 	stc	0, cr0, [r0], {-0}
    5eac:	c808004c 	stmdagt	r8, {r2, r3, r6}
    5eb0:	47000000 	strmi	r0, [r0, -r0]
    5eb4:	0200000d 	andeq	r0, r0, #13
    5eb8:	09e20504 	stmibeq	r2!, {r2, r8, sl}^
    5ebc:	02020000 	andeq	r0, r2, #0
    5ec0:	0009a605 	andeq	sl, r9, r5, lsl #12
    5ec4:	06010200 	streq	r0, [r1], -r0, lsl #4
    5ec8:	00000b77 	andeq	r0, r0, r7, ror fp
    5ecc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    5ed0:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    5ed4:	02000000 	andeq	r0, r0, #0
    5ed8:	0b190704 	bleq	647af0 <__Stack_Size+0x6476f0>
    5edc:	02020000 	andeq	r0, r2, #0
    5ee0:	000d3e07 	andeq	r3, sp, r7, lsl #28
    5ee4:	38750300 	ldmdacc	r5!, {r8, r9}^
    5ee8:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    5eec:	02000000 	andeq	r0, r0, #0
    5ef0:	0b750801 	bleq	1d47efc <__Stack_Size+0x1d47afc>
    5ef4:	ec040000 	stc	0, cr0, [r4], {-0}
    5ef8:	02000004 	andeq	r0, r0, #4
    5efc:	00006f2f 	andeq	r6, r0, pc, lsr #30
    5f00:	00450500 	subeq	r0, r5, r0, lsl #10
    5f04:	01060000 	mrseq	r0, (UNDEF: 6)
    5f08:	00893902 	addeq	r3, r9, r2, lsl #18
    5f0c:	92070000 	andls	r0, r7, #0
    5f10:	00000019 	andeq	r0, r0, r9, lsl r0
    5f14:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    5f18:	04000100 	streq	r0, [r0], #-256	; 0x100
    5f1c:	00000905 	andeq	r0, r0, r5, lsl #18
    5f20:	00743902 	rsbseq	r3, r4, r2, lsl #18
    5f24:	01060000 	mrseq	r0, (UNDEF: 6)
    5f28:	00a93b02 	adceq	r3, r9, r2, lsl #22
    5f2c:	f1070000 			; <UNDEFINED> instruction: 0xf1070000
    5f30:	00000005 	andeq	r0, r0, r5
    5f34:	000af207 	andeq	pc, sl, r7, lsl #4
    5f38:	04000100 	streq	r0, [r0], #-256	; 0x100
    5f3c:	00000114 	andeq	r0, r0, r4, lsl r1
    5f40:	00943b02 	addseq	r3, r4, r2, lsl #22
    5f44:	04020000 	streq	r0, [r2], #-0
    5f48:	000b1007 	andeq	r1, fp, r7
    5f4c:	03080900 	movweq	r0, #35072	; 0x8900
    5f50:	00de01a3 	sbcseq	r0, lr, r3, lsr #3
    5f54:	430a0000 	movwmi	r0, #40960	; 0xa000
    5f58:	a5030052 	strge	r0, [r3, #-82]	; 0x52
    5f5c:	00006401 	andeq	r6, r0, r1, lsl #8
    5f60:	430a0000 	movwmi	r0, #40960	; 0xa000
    5f64:	03005253 	movweq	r5, #595	; 0x253
    5f68:	006401a6 	rsbeq	r0, r4, r6, lsr #3
    5f6c:	00040000 	andeq	r0, r4, r0
    5f70:	0020140b 	eoreq	r1, r0, fp, lsl #8
    5f74:	01a70300 			; <UNDEFINED> instruction: 0x01a70300
    5f78:	000000bb 	strheq	r0, [r0], -fp
    5f7c:	001fe50c 	andseq	lr, pc, ip, lsl #10
    5f80:	ec430100 	stfe	f0, [r3], {-0}
    5f84:	1a08004c 	bne	2060bc <__Stack_Size+0x205cbc>
    5f88:	01000000 	mrseq	r0, (UNDEF: 0)
    5f8c:	0001309c 	muleq	r1, ip, r0
    5f90:	4cf80d00 	ldclmi	13, cr0, [r8]
    5f94:	02a00800 	adceq	r0, r0, #0, 16
    5f98:	01190000 	tsteq	r9, r0
    5f9c:	010e0000 	mrseq	r0, (UNDEF: 14)
    5fa0:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    5fa4:	40035001 	andmi	r5, r3, r1
    5fa8:	0f002448 	svceq	0x00002448
    5fac:	08004d06 	stmdaeq	r0, {r1, r2, r8, sl, fp, lr}
    5fb0:	000002a0 	andeq	r0, r0, r0, lsr #5
    5fb4:	0151010e 	cmpeq	r1, lr, lsl #2
    5fb8:	50010e30 	andpl	r0, r1, r0, lsr lr
    5fbc:	24484003 	strbcs	r4, [r8], #-3
    5fc0:	4a0c0000 	bmi	305fc8 <__Stack_Size+0x305bc8>
    5fc4:	01000004 	tsteq	r0, r4
    5fc8:	004d0651 	subeq	r0, sp, r1, asr r6
    5fcc:	00000a08 	andeq	r0, r0, r8, lsl #20
    5fd0:	539c0100 	orrspl	r0, ip, #0, 2
    5fd4:	10000001 	andne	r0, r0, r1
    5fd8:	00001696 	muleq	r0, r6, r6
    5fdc:	00a95101 	adceq	r5, r9, r1, lsl #2
    5fe0:	50010000 	andpl	r0, r1, r0
    5fe4:	20200c00 	eorcs	r0, r0, r0, lsl #24
    5fe8:	61010000 	mrsvs	r0, (UNDEF: 1)
    5fec:	08004d10 	stmdaeq	r0, {r4, r8, sl, fp, lr}
    5ff0:	0000000c 	andeq	r0, r0, ip
    5ff4:	01769c01 	cmneq	r6, r1, lsl #24
    5ff8:	96100000 	ldrls	r0, [r0], -r0
    5ffc:	01000016 	tsteq	r0, r6, lsl r0
    6000:	0000a961 	andeq	sl, r0, r1, ror #18
    6004:	00500100 	subseq	r0, r0, r0, lsl #2
    6008:	00204d0c 	eoreq	r4, r0, ip, lsl #26
    600c:	1c7a0100 	ldfnee	f0, [sl], #-0
    6010:	1408004d 	strne	r0, [r8], #-77	; 0x4d
    6014:	01000000 	mrseq	r0, (UNDEF: 0)
    6018:	0001aa9c 	muleq	r1, ip, sl
    601c:	1ffe1100 	svcne	0x00fe1100
    6020:	7a010000 	bvc	46028 <__Stack_Size+0x45c28>
    6024:	0000003a 	andeq	r0, r0, sl, lsr r0
    6028:	00002aea 	andeq	r2, r0, sl, ror #21
    602c:	001a2c12 	andseq	r2, sl, r2, lsl ip
    6030:	3a7c0100 	bcc	1f06438 <__Stack_Size+0x1f06038>
    6034:	0b000000 	bleq	603c <__Stack_Size+0x5c3c>
    6038:	0000002b 	andeq	r0, r0, fp, lsr #32
    603c:	0020b50c 	eoreq	fp, r0, ip, lsl #10
    6040:	30950100 	addscc	r0, r5, r0, lsl #2
    6044:	0c08004d 	stceq	0, cr0, [r8], {77}	; 0x4d
    6048:	01000000 	mrseq	r0, (UNDEF: 0)
    604c:	0001cd9c 	muleq	r1, ip, sp
    6050:	16961000 	ldrne	r1, [r6], r0
    6054:	95010000 	strls	r0, [r1, #-0]
    6058:	000000a9 	andeq	r0, r0, r9, lsr #1
    605c:	0c005001 	stceq	0, cr5, [r0], {1}
    6060:	0000207e 	andeq	r2, r0, lr, ror r0
    6064:	4d3cad01 	ldcmi	13, cr10, [ip, #-4]!
    6068:	002c0800 	eoreq	r0, ip, r0, lsl #16
    606c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6070:	00000222 	andeq	r0, r0, r2, lsr #4
    6074:	001ff011 	andseq	pc, pc, r1, lsl r0	; <UNPREDICTABLE>
    6078:	3aad0100 	bcc	feb46480 <SCS_BASE+0x1eb38480>
    607c:	35000000 	strcc	r0, [r0, #-0]
    6080:	1100002b 	tstne	r0, fp, lsr #32
    6084:	000020a7 	andeq	r2, r0, r7, lsr #1
    6088:	0053ad01 	subseq	sl, r3, r1, lsl #26
    608c:	2b560000 	blcs	1586094 <__Stack_Size+0x1585c94>
    6090:	2c120000 	ldccs	0, cr0, [r2], {-0}
    6094:	0100001a 	tsteq	r0, sl, lsl r0
    6098:	00003aaf 	andeq	r3, r0, pc, lsr #21
    609c:	002b9000 	eoreq	r9, fp, r0
    60a0:	4d5c1300 	ldclmi	3, cr1, [ip, #-0]
    60a4:	02b70800 	adcseq	r0, r7, #0, 16
    60a8:	60130000 	andsvs	r0, r3, r0
    60ac:	be08004d 	cdplt	0, 0, cr0, cr8, cr13, {2}
    60b0:	00000002 	andeq	r0, r0, r2
    60b4:	001fc20c 	andseq	ip, pc, ip, lsl #4
    60b8:	68d80100 	ldmvs	r8, {r8}^
    60bc:	2808004d 	stmdacs	r8, {r0, r2, r3, r6}
    60c0:	01000000 	mrseq	r0, (UNDEF: 0)
    60c4:	0002419c 	muleq	r2, ip, r1
    60c8:	4d881300 	stcmi	3, cr1, [r8]
    60cc:	02b70800 	adcseq	r0, r7, #0, 16
    60d0:	14000000 	strne	r0, [r0], #-0
    60d4:	00002060 	andeq	r2, r0, r0, rrx
    60d8:	0089f201 	addeq	pc, r9, r1, lsl #4
    60dc:	4d900000 	ldcmi	0, cr0, [r0]
    60e0:	00140800 	andseq	r0, r4, r0, lsl #16
    60e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    60e8:	00000279 	andeq	r0, r0, r9, ror r2
    60ec:	00200b11 	eoreq	r0, r0, r1, lsl fp
    60f0:	3af20100 	bcc	ffc864f8 <SCS_BASE+0x1fc784f8>
    60f4:	c5000000 	strgt	r0, [r0, #-0]
    60f8:	1200002b 	andne	r0, r0, #43	; 0x2b
    60fc:	00001725 	andeq	r1, r0, r5, lsr #14
    6100:	0089f401 	addeq	pc, r9, r1, lsl #8
    6104:	2be60000 	blcs	ff98610c <SCS_BASE+0x1f97810c>
    6108:	15000000 	strne	r0, [r0, #-0]
    610c:	00001fd7 	ldrdeq	r1, [r0], -r7
    6110:	a4011001 	strge	r1, [r1], #-1
    6114:	1008004d 	andne	r0, r8, sp, asr #32
    6118:	01000000 	mrseq	r0, (UNDEF: 0)
    611c:	0002a09c 	muleq	r2, ip, r0
    6120:	200b1600 	andcs	r1, fp, r0, lsl #12
    6124:	10010000 	andne	r0, r1, r0
    6128:	00003a01 	andeq	r3, r0, r1, lsl #20
    612c:	002c1f00 	eoreq	r1, ip, r0, lsl #30
    6130:	90170000 	andsls	r0, r7, r0
    6134:	05000020 	streq	r0, [r0, #-32]
    6138:	02b70115 	adcseq	r0, r7, #1073741829	; 0x40000005
    613c:	3a180000 	bcc	606144 <__Stack_Size+0x605d44>
    6140:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6144:	000000a9 	andeq	r0, r0, r9, lsr #1
    6148:	20781900 	rsbscs	r1, r8, r0, lsl #18
    614c:	1b040000 	blne	106154 <__Stack_Size+0x105d54>
    6150:	00207219 	eoreq	r7, r0, r9, lsl r2
    6154:	001c0400 	andseq	r0, ip, r0, lsl #8
    6158:	0000086d 	andeq	r0, r0, sp, ror #16
    615c:	10680004 	rsbne	r0, r8, r4
    6160:	01040000 	mrseq	r0, (UNDEF: 4)
    6164:	00000862 	andeq	r0, r0, r2, ror #16
    6168:	00234601 	eoreq	r4, r3, r1, lsl #12
    616c:	0000fa00 	andeq	pc, r0, r0, lsl #20
    6170:	004db400 	subeq	fp, sp, r0, lsl #8
    6174:	00033c08 	andeq	r3, r3, r8, lsl #24
    6178:	000e3200 	andeq	r3, lr, r0, lsl #4
    617c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    6180:	000009e2 	andeq	r0, r0, r2, ror #19
    6184:	a6050202 	strge	r0, [r5], -r2, lsl #4
    6188:	02000009 	andeq	r0, r0, #9
    618c:	0b770601 	bleq	1dc7998 <__Stack_Size+0x1dc7598>
    6190:	75030000 	strvc	r0, [r3, #-0]
    6194:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    6198:	00004527 	andeq	r4, r0, r7, lsr #10
    619c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    61a0:	00000b19 	andeq	r0, r0, r9, lsl fp
    61a4:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    61a8:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    61ac:	02000000 	andeq	r0, r0, #0
    61b0:	0d3e0702 	ldceq	7, cr0, [lr, #-8]!
    61b4:	75030000 	strvc	r0, [r3, #-0]
    61b8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    61bc:	00000068 	andeq	r0, r0, r8, rrx
    61c0:	75080102 	strvc	r0, [r8, #-258]	; 0x102
    61c4:	0300000b 	movweq	r0, #11
    61c8:	00386375 	eorseq	r6, r8, r5, ror r3
    61cc:	007a2d02 	rsbseq	r2, sl, r2, lsl #26
    61d0:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    61d4:	05000000 	streq	r0, [r0, #-0]
    61d8:	000004ec 	andeq	r0, r0, ip, ror #9
    61dc:	008a2f02 	addeq	r2, sl, r2, lsl #30
    61e0:	45060000 	strmi	r0, [r6, #-0]
    61e4:	03000000 	movweq	r0, #0
    61e8:	00387576 	eorseq	r7, r8, r6, ror r5
    61ec:	009a3102 	addseq	r3, sl, r2, lsl #2
    61f0:	68060000 	stmdavs	r6, {}	; <UNPREDICTABLE>
    61f4:	07000000 	streq	r0, [r0, -r0]
    61f8:	b4390201 	ldrtlt	r0, [r9], #-513	; 0x201
    61fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6200:	00001992 	muleq	r0, r2, r9
    6204:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    6208:	00010054 	andeq	r0, r1, r4, asr r0
    620c:	00090505 	andeq	r0, r9, r5, lsl #10
    6210:	9f390200 	svcls	0x00390200
    6214:	05000000 	streq	r0, [r0, #-0]
    6218:	0000211a 	andeq	r2, r0, sl, lsl r1
    621c:	009f3902 	addseq	r3, pc, r2, lsl #18
    6220:	01070000 	mrseq	r0, (UNDEF: 7)
    6224:	00df3b02 	sbcseq	r3, pc, r2, lsl #22
    6228:	f1080000 	cpsie	
    622c:	00000005 	andeq	r0, r0, r5
    6230:	000af208 	andeq	pc, sl, r8, lsl #4
    6234:	05000100 	streq	r0, [r0, #-256]	; 0x100
    6238:	00000114 	andeq	r0, r0, r4, lsl r1
    623c:	00ca3b02 	sbceq	r3, sl, r2, lsl #22
    6240:	01070000 	mrseq	r0, (UNDEF: 7)
    6244:	00ff3e02 	rscseq	r3, pc, r2, lsl #28
    6248:	11080000 	mrsne	r0, (UNDEF: 8)
    624c:	00000000 	andeq	r0, r0, r0
    6250:	0005d608 	andeq	sp, r5, r8, lsl #12
    6254:	05000100 	streq	r0, [r0, #-256]	; 0x100
    6258:	0000014c 	andeq	r0, r0, ip, asr #2
    625c:	00ea3e02 	rsceq	r3, sl, r2, lsl #28
    6260:	04020000 	streq	r0, [r2], #-0
    6264:	000b1007 	andeq	r1, fp, r7
    6268:	03280a00 			; <UNDEFINED> instruction: 0x03280a00
    626c:	019c01aa 	orrseq	r0, ip, sl, lsr #3
    6270:	430b0000 	movwmi	r0, #45056	; 0xb000
    6274:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    6278:	00007f01 	andeq	r7, r0, r1, lsl #30
    627c:	740c0000 	strvc	r0, [ip], #-0
    6280:	03000021 	movweq	r0, #33	; 0x21
    6284:	007f01ad 	rsbseq	r0, pc, sp, lsr #3
    6288:	0b040000 	bleq	106290 <__Stack_Size+0x105e90>
    628c:	00524943 	subseq	r4, r2, r3, asr #18
    6290:	7f01ae03 	svcvc	0x0001ae03
    6294:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6298:	0021d30c 	eoreq	sp, r1, ip, lsl #6
    629c:	01af0300 			; <UNDEFINED> instruction: 0x01af0300
    62a0:	0000007f 	andeq	r0, r0, pc, ror r0
    62a4:	20d20c0c 	sbcscs	r0, r2, ip, lsl #24
    62a8:	b0030000 	andlt	r0, r3, r0
    62ac:	00007f01 	andeq	r7, r0, r1, lsl #30
    62b0:	f50c1000 			; <UNDEFINED> instruction: 0xf50c1000
    62b4:	03000021 	movweq	r0, #33	; 0x21
    62b8:	007f01b1 	ldrhteq	r0, [pc], #-17
    62bc:	0c140000 	ldceq	0, cr0, [r4], {-0}
    62c0:	00002206 	andeq	r2, r0, r6, lsl #4
    62c4:	7f01b203 	svcvc	0x0001b203
    62c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    62cc:	0021880c 	eoreq	r8, r1, ip, lsl #16
    62d0:	01b30300 			; <UNDEFINED> instruction: 0x01b30300
    62d4:	0000007f 	andeq	r0, r0, pc, ror r0
    62d8:	21230c1c 			; <UNDEFINED> instruction: 0x21230c1c
    62dc:	b4030000 	strlt	r0, [r3], #-0
    62e0:	00007f01 	andeq	r7, r0, r1, lsl #30
    62e4:	430b2000 	movwmi	r2, #45056	; 0xb000
    62e8:	03005253 	movweq	r5, #595	; 0x253
    62ec:	007f01b5 	ldrhteq	r0, [pc], #-21
    62f0:	00240000 	eoreq	r0, r4, r0
    62f4:	0020c60d 	eoreq	ip, r0, sp, lsl #12
    62f8:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    62fc:	00000111 	andeq	r0, r0, r1, lsl r1
    6300:	1904140e 	stmdbne	r4, {r1, r2, r3, sl, ip}
    6304:	000001ed 	andeq	r0, r0, sp, ror #3
    6308:	0022bb0f 	eoreq	fp, r2, pc, lsl #22
    630c:	3a1b0400 	bcc	6c7314 <__Stack_Size+0x6c6f14>
    6310:	00000000 	andeq	r0, r0, r0
    6314:	0021790f 	eoreq	r7, r1, pc, lsl #18
    6318:	3a1c0400 	bcc	707320 <__Stack_Size+0x706f20>
    631c:	04000000 	streq	r0, [r0], #-0
    6320:	0023130f 	eoreq	r1, r3, pc, lsl #6
    6324:	3a1d0400 	bcc	74732c <__Stack_Size+0x746f2c>
    6328:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    632c:	0022d70f 	eoreq	sp, r2, pc, lsl #14
    6330:	3a1e0400 	bcc	787338 <__Stack_Size+0x786f38>
    6334:	0c000000 	stceq	0, cr0, [r0], {-0}
    6338:	00224e0f 	eoreq	r4, r2, pc, lsl #28
    633c:	3a1f0400 	bcc	7c7344 <__Stack_Size+0x7c6f44>
    6340:	10000000 	andne	r0, r0, r0
    6344:	21410500 	cmpcs	r1, r0, lsl #10
    6348:	20040000 	andcs	r0, r4, r0
    634c:	000001a8 	andeq	r0, r0, r8, lsr #3
    6350:	00003c10 	andeq	r3, r0, r0, lsl ip
    6354:	b47c0100 	ldrbtlt	r0, [ip], #-256	; 0x100
    6358:	3c08004d 	stccc	0, cr0, [r8], {77}	; 0x4d
    635c:	01000000 	mrseq	r0, (UNDEF: 0)
    6360:	06a0119c 	ssateq	r1, #1, ip, lsl #3
    6364:	9f010000 	svcls	0x00010000
    6368:	08004df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp, lr}
    636c:	00000038 	andeq	r0, r0, r8, lsr r0
    6370:	022c9c01 	eoreq	r9, ip, #256	; 0x100
    6374:	fa120000 	blx	48637c <__Stack_Size+0x485f7c>
    6378:	01000022 	tsteq	r0, r2, lsr #32
    637c:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    6380:	00500100 	subseq	r0, r0, r0, lsl #2
    6384:	00223011 	eoreq	r3, r2, r1, lsl r0
    6388:	28e90100 	stmiacs	r9!, {r8}^
    638c:	1408004e 	strne	r0, [r8], #-78	; 0x4e
    6390:	01000000 	mrseq	r0, (UNDEF: 0)
    6394:	0002609c 	muleq	r2, ip, r0
    6398:	223a1300 	eorscs	r1, sl, #0, 6
    639c:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    63a0:	0000005e 	andeq	r0, r0, lr, asr r0
    63a4:	00002c40 	andeq	r2, r0, r0, asr #24
    63a8:	001a2c14 	andseq	r2, sl, r4, lsl ip
    63ac:	3aeb0100 	bcc	ffac67b4 <SCS_BASE+0x1fab87b4>
    63b0:	61000000 	mrsvs	r0, (UNDEF: 0)
    63b4:	0000002c 	andeq	r0, r0, ip, lsr #32
    63b8:	00239f15 	eoreq	r9, r3, r5, lsl pc
    63bc:	01060100 	mrseq	r0, (UNDEF: 22)
    63c0:	08004e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, lr}
    63c4:	0000000c 	andeq	r0, r0, ip
    63c8:	02859c01 	addeq	r9, r5, #256	; 0x100
    63cc:	96160000 	ldrls	r0, [r6], -r0
    63d0:	01000016 	tsteq	r0, r6, lsl r0
    63d4:	00df0106 	sbcseq	r0, pc, r6, lsl #2
    63d8:	50010000 	andpl	r0, r1, r0
    63dc:	018b1500 	orreq	r1, fp, r0, lsl #10
    63e0:	1f010000 	svcne	0x00010000
    63e4:	004e4801 	subeq	r4, lr, r1, lsl #16
    63e8:	00001408 	andeq	r1, r0, r8, lsl #8
    63ec:	cc9c0100 	ldfgts	f0, [ip], {0}
    63f0:	17000002 	strne	r0, [r0, -r2]
    63f4:	00002268 	andeq	r2, r0, r8, ror #4
    63f8:	3a011f01 	bcc	4e004 <__Stack_Size+0x4dc04>
    63fc:	8b000000 	blhi	6404 <__Stack_Size+0x6004>
    6400:	1700002c 	strne	r0, [r0, -ip, lsr #32]
    6404:	00002153 	andeq	r2, r0, r3, asr r1
    6408:	3a011f01 	bcc	4e014 <__Stack_Size+0x4dc14>
    640c:	ac000000 	stcge	0, cr0, [r0], {-0}
    6410:	1800002c 	stmdane	r0, {r2, r3, r5}
    6414:	00001a2c 	andeq	r1, r0, ip, lsr #20
    6418:	3a012101 	bcc	4e824 <__Stack_Size+0x4e424>
    641c:	cd000000 	stcgt	0, cr0, [r0, #-0]
    6420:	0000002c 	andeq	r0, r0, ip, lsr #32
    6424:	000ccb15 	andeq	ip, ip, r5, lsl fp
    6428:	013c0100 	teqeq	ip, r0, lsl #2
    642c:	08004e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp, lr}
    6430:	0000000c 	andeq	r0, r0, ip
    6434:	02f19c01 	rscseq	r9, r1, #256	; 0x100
    6438:	96160000 	ldrls	r0, [r6], -r0
    643c:	01000016 	tsteq	r0, r6, lsl r0
    6440:	00df013c 	sbcseq	r0, pc, ip, lsr r1	; <UNPREDICTABLE>
    6444:	50010000 	andpl	r0, r1, r0
    6448:	00171500 	andseq	r1, r7, r0, lsl #10
    644c:	4f010000 	svcmi	0x00010000
    6450:	004e6801 	subeq	r6, lr, r1, lsl #16
    6454:	00001408 	andeq	r1, r0, r8, lsl #8
    6458:	289c0100 	ldmcs	ip, {r8}
    645c:	17000003 	strne	r0, [r0, -r3]
    6460:	00002302 	andeq	r2, r0, r2, lsl #6
    6464:	3a014f01 	bcc	5a070 <__Stack_Size+0x59c70>
    6468:	0a000000 	beq	6470 <__Stack_Size+0x6070>
    646c:	1800002d 	stmdane	r0, {r0, r2, r3, r5}
    6470:	00001a2c 	andeq	r1, r0, ip, lsr #20
    6474:	3a015101 	bcc	5a880 <__Stack_Size+0x5a480>
    6478:	2b000000 	blcs	6480 <__Stack_Size+0x6080>
    647c:	0000002d 	andeq	r0, r0, sp, lsr #32
    6480:	000ad919 	andeq	sp, sl, r9, lsl r9
    6484:	016d0100 	cmneq	sp, r0, lsl #2
    6488:	0000005e 	andeq	r0, r0, lr, asr r0
    648c:	08004e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp, lr}
    6490:	00000010 	andeq	r0, r0, r0, lsl r0
    6494:	9e159c01 	cdpls	12, 1, cr9, cr5, cr1, {0}
    6498:	01000007 	tsteq	r0, r7
    649c:	4e8c0184 	rmfmi<illegal precision>	f0, f4, f4
    64a0:	00140800 	andseq	r0, r4, r0, lsl #16
    64a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    64a8:	00000375 	andeq	r0, r0, r5, ror r3
    64ac:	0022a617 	eoreq	sl, r2, r7, lsl r6
    64b0:	01840100 	orreq	r0, r4, r0, lsl #2
    64b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    64b8:	00002d55 	andeq	r2, r0, r5, asr sp
    64bc:	001a2c18 	andseq	r2, sl, r8, lsl ip
    64c0:	01860100 	orreq	r0, r6, r0, lsl #2
    64c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    64c8:	00002d76 	andeq	r2, r0, r6, ror sp
    64cc:	07dd1500 	ldrbeq	r1, [sp, r0, lsl #10]
    64d0:	a5010000 	strge	r0, [r1, #-0]
    64d4:	004ea001 	subeq	sl, lr, r1
    64d8:	00001408 	andeq	r1, r0, r8, lsl #8
    64dc:	ac9c0100 	ldfges	f0, [ip], {0}
    64e0:	17000003 	strne	r0, [r0, -r3]
    64e4:	000020db 	ldrdeq	r2, [r0], -fp
    64e8:	3a01a501 	bcc	6f8f4 <__Stack_Size+0x6f4f4>
    64ec:	a0000000 	andge	r0, r0, r0
    64f0:	1800002d 	stmdane	r0, {r0, r2, r3, r5}
    64f4:	00001a2c 	andeq	r1, r0, ip, lsr #20
    64f8:	3a01a701 	bcc	70104 <__Stack_Size+0x6fd04>
    64fc:	c1000000 	mrsgt	r0, (UNDEF: 0)
    6500:	0000002d 	andeq	r0, r0, sp, lsr #32
    6504:	00025415 	andeq	r5, r2, r5, lsl r4
    6508:	01c60100 	biceq	r0, r6, r0, lsl #2
    650c:	08004eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, lr}
    6510:	00000014 	andeq	r0, r0, r4, lsl r0
    6514:	03e39c01 	mvneq	r9, #256	; 0x100
    6518:	db170000 	blle	5c6520 <__Stack_Size+0x5c6120>
    651c:	01000020 	tsteq	r0, r0, lsr #32
    6520:	003a01c6 	eorseq	r0, sl, r6, asr #3
    6524:	2deb0000 	stclcs	0, cr0, [fp]
    6528:	2c180000 	ldccs	0, cr0, [r8], {-0}
    652c:	0100001a 	tsteq	r0, sl, lsl r0
    6530:	003a01c8 	eorseq	r0, sl, r8, asr #3
    6534:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    6538:	15000000 	strne	r0, [r0, #-0]
    653c:	000022e7 	andeq	r2, r0, r7, ror #5
    6540:	c801e901 	stmdagt	r1, {r0, r8, fp, sp, lr, pc}
    6544:	1808004e 	stmdane	r8, {r1, r2, r3, r6}
    6548:	01000000 	mrseq	r0, (UNDEF: 0)
    654c:	0004189c 	muleq	r4, ip, r8
    6550:	23b21700 			; <UNDEFINED> instruction: 0x23b21700
    6554:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    6558:	00005e01 	andeq	r5, r0, r1, lsl #28
    655c:	002e3600 	eoreq	r3, lr, r0, lsl #12
    6560:	16961600 	ldrne	r1, [r6], r0, lsl #12
    6564:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    6568:	0000df01 	andeq	sp, r0, r1, lsl #30
    656c:	00510100 	subseq	r0, r1, r0, lsl #2
    6570:	0021b715 	eoreq	fp, r1, r5, lsl r7
    6574:	02080100 	andeq	r0, r8, #0, 2
    6578:	08004ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, lr}
    657c:	0000000c 	andeq	r0, r0, ip
    6580:	043d9c01 	ldrteq	r9, [sp], #-3073	; 0xc01
    6584:	87160000 	ldrhi	r0, [r6, -r0]
    6588:	01000022 	tsteq	r0, r2, lsr #32
    658c:	003a0208 	eorseq	r0, sl, r8, lsl #4
    6590:	50010000 	andpl	r0, r1, r0
    6594:	20e41500 	rsccs	r1, r4, r0, lsl #10
    6598:	1d010000 	stcne	0, cr0, [r1, #-0]
    659c:	004eec02 	subeq	lr, lr, r2, lsl #24
    65a0:	00001408 	andeq	r1, r0, r8, lsl #8
    65a4:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    65a8:	17000004 	strne	r0, [r0, -r4]
    65ac:	00002137 	andeq	r2, r0, r7, lsr r1
    65b0:	3a021d01 	bcc	8d9bc <__Stack_Size+0x8d5bc>
    65b4:	70000000 	andvc	r0, r0, r0
    65b8:	1800002e 	stmdane	r0, {r1, r2, r3, r5}
    65bc:	00001a2c 	andeq	r1, r0, ip, lsr #20
    65c0:	3a021f01 	bcc	8e1cc <__Stack_Size+0x8ddcc>
    65c4:	91000000 	mrsls	r0, (UNDEF: 0)
    65c8:	0000002e 	andeq	r0, r0, lr, lsr #32
    65cc:	00236815 	eoreq	r6, r3, r5, lsl r8
    65d0:	023c0100 	eorseq	r0, ip, #0, 2
    65d4:	08004f00 	stmdaeq	r0, {r8, r9, sl, fp, lr}
    65d8:	00000020 	andeq	r0, r0, r0, lsr #32
    65dc:	04999c01 	ldreq	r9, [r9], #3073	; 0xc01
    65e0:	0b160000 	bleq	5865e8 <__Stack_Size+0x5861e8>
    65e4:	01000021 	tsteq	r0, r1, lsr #32
    65e8:	005e023c 	subseq	r0, lr, ip, lsr r2
    65ec:	50010000 	andpl	r0, r1, r0
    65f0:	21c81500 	biccs	r1, r8, r0, lsl #10
    65f4:	63010000 	movwvs	r0, #4096	; 0x1000
    65f8:	004f2002 	subeq	r2, pc, r2
    65fc:	00000c08 	andeq	r0, r0, r8, lsl #24
    6600:	be9c0100 	fmllte	f0, f4, f0
    6604:	16000004 	strne	r0, [r0], -r4
    6608:	00001696 	muleq	r0, r6, r6
    660c:	df026301 	svcle	0x00026301
    6610:	01000000 	mrseq	r0, (UNDEF: 0)
    6614:	76150050 			; <UNDEFINED> instruction: 0x76150050
    6618:	01000022 	tsteq	r0, r2, lsr #32
    661c:	4f2c0279 	svcmi	0x002c0279
    6620:	00100800 	andseq	r0, r0, r0, lsl #16
    6624:	9c010000 	stcls	0, cr0, [r1], {-0}
    6628:	000004e5 	andeq	r0, r0, r5, ror #9
    662c:	00219e17 	eoreq	r9, r1, r7, lsl lr
    6630:	02790100 	rsbseq	r0, r9, #0, 2
    6634:	0000003a 	andeq	r0, r0, sl, lsr r0
    6638:	00002ebb 			; <UNDEFINED> instruction: 0x00002ebb
    663c:	23761500 	cmncs	r6, #0, 10
    6640:	8c010000 	stchi	0, cr0, [r1], {-0}
    6644:	004f3c02 	subeq	r3, pc, r2, lsl #24
    6648:	00000c08 	andeq	r0, r0, r8, lsl #24
    664c:	0a9c0100 	beq	fe706a54 <SCS_BASE+0x1e6f8a54>
    6650:	16000005 	strne	r0, [r0], -r5
    6654:	00001696 	muleq	r0, r6, r6
    6658:	df028c01 	svcle	0x00028c01
    665c:	01000000 	mrseq	r0, (UNDEF: 0)
    6660:	34150050 	ldrcc	r0, [r5], #-80	; 0x50
    6664:	01000023 	tsteq	r0, r3, lsr #32
    6668:	4f48029c 	svcmi	0x0048029c
    666c:	00840800 	addeq	r0, r4, r0, lsl #16
    6670:	9c010000 	stcls	0, cr0, [r1], {-0}
    6674:	0000056f 	andeq	r0, r0, pc, ror #10
    6678:	0022cc16 	eoreq	ip, r2, r6, lsl ip
    667c:	029c0100 	addseq	r0, ip, #0, 2
    6680:	0000056f 	andeq	r0, r0, pc, ror #10
    6684:	741a5001 	ldrvc	r5, [sl], #-1
    6688:	0100706d 	tsteq	r0, sp, rrx
    668c:	003a029e 	mlaseq	sl, lr, r2, r0
    6690:	2edc0000 	cdpcs	0, 13, cr0, cr12, cr0, {0}
    6694:	af180000 	svcge	0x00180000
    6698:	01000021 	tsteq	r0, r1, lsr #32
    669c:	003a029e 	mlaseq	sl, lr, r2, r0
    66a0:	2f600000 	svccs	0x00600000
    66a4:	eb180000 	bl	6066ac <__Stack_Size+0x6062ac>
    66a8:	01000021 	tsteq	r0, r1, lsr #32
    66ac:	003a029e 	mlaseq	sl, lr, r2, r0
    66b0:	2f900000 	svccs	0x00900000
    66b4:	f4180000 			; <UNDEFINED> instruction: 0xf4180000
    66b8:	01000022 	tsteq	r0, r2, lsr #32
    66bc:	003a029e 	mlaseq	sl, lr, r2, r0
    66c0:	2fb50000 	svccs	0x00b50000
    66c4:	1b000000 	blne	66cc <__Stack_Size+0x62cc>
    66c8:	0001ed04 	andeq	lr, r1, r4, lsl #26
    66cc:	215e1500 	cmpcs	lr, r0, lsl #10
    66d0:	00010000 	andeq	r0, r1, r0
    66d4:	004fcc03 	subeq	ip, pc, r3, lsl #24
    66d8:	00001808 	andeq	r1, r0, r8, lsl #16
    66dc:	aa9c0100 	bge	fe706ae4 <SCS_BASE+0x1e6f8ae4>
    66e0:	17000005 	strne	r0, [r0, -r5]
    66e4:	000023b9 			; <UNDEFINED> instruction: 0x000023b9
    66e8:	3a030001 	bcc	c66f4 <__Stack_Size+0xc62f4>
    66ec:	40000000 	andmi	r0, r0, r0
    66f0:	16000030 			; <UNDEFINED> instruction: 0x16000030
    66f4:	00001696 	muleq	r0, r6, r6
    66f8:	df030001 	svcle	0x00030001
    66fc:	01000000 	mrseq	r0, (UNDEF: 0)
    6700:	f1150051 			; <UNDEFINED> instruction: 0xf1150051
    6704:	01000004 	tsteq	r0, r4
    6708:	4fe40321 	svcmi	0x00e40321
    670c:	00180800 	andseq	r0, r8, r0, lsl #16
    6710:	9c010000 	stcls	0, cr0, [r1], {-0}
    6714:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6718:	00212817 	eoreq	r2, r1, r7, lsl r8
    671c:	03210100 			; <UNDEFINED> instruction: 0x03210100
    6720:	0000003a 	andeq	r0, r0, sl, lsr r0
    6724:	0000307a 	andeq	r3, r0, sl, ror r0
    6728:	00169616 	andseq	r9, r6, r6, lsl r6
    672c:	03210100 			; <UNDEFINED> instruction: 0x03210100
    6730:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6734:	15005101 	strne	r5, [r0, #-257]	; 0x101
    6738:	000005f9 	strdeq	r0, [r0], -r9
    673c:	fc034301 	stc2	3, cr4, [r3], {1}
    6740:	1808004f 	stmdane	r8, {r0, r1, r2, r3, r6}
    6744:	01000000 	mrseq	r0, (UNDEF: 0)
    6748:	0006149c 	muleq	r6, ip, r4
    674c:	21dc1700 	bicscs	r1, ip, r0, lsl #14
    6750:	43010000 	movwmi	r0, #4096	; 0x1000
    6754:	00003a03 	andeq	r3, r0, r3, lsl #20
    6758:	0030b400 	eorseq	fp, r0, r0, lsl #8
    675c:	16961600 	ldrne	r1, [r6], r0, lsl #12
    6760:	43010000 	movwmi	r0, #4096	; 0x1000
    6764:	0000df03 	andeq	sp, r0, r3, lsl #30
    6768:	00510100 	subseq	r0, r1, r0, lsl #2
    676c:	001a5615 	andseq	r5, sl, r5, lsl r6
    6770:	03630100 	cmneq	r3, #0, 2
    6774:	08005014 	stmdaeq	r0, {r2, r4, ip, lr}
    6778:	00000018 	andeq	r0, r0, r8, lsl r0
    677c:	06499c01 	strbeq	r9, [r9], -r1, lsl #24
    6780:	28170000 	ldmdacs	r7, {}	; <UNPREDICTABLE>
    6784:	01000021 	tsteq	r0, r1, lsr #32
    6788:	003a0363 	eorseq	r0, sl, r3, ror #6
    678c:	30ee0000 	rsccc	r0, lr, r0
    6790:	96160000 	ldrls	r0, [r6], -r0
    6794:	01000016 	tsteq	r0, r6, lsl r0
    6798:	00df0363 	sbcseq	r0, pc, r3, ror #6
    679c:	51010000 	mrspl	r0, (UNDEF: 1)
    67a0:	20901500 	addscs	r1, r0, r0, lsl #10
    67a4:	84010000 	strhi	r0, [r1], #-0
    67a8:	00502c03 	subseq	r2, r0, r3, lsl #24
    67ac:	00001808 	andeq	r1, r0, r8, lsl #16
    67b0:	7e9c0100 	fmlvce	f0, f4, f0
    67b4:	17000006 	strne	r0, [r0, -r6]
    67b8:	000021dc 	ldrdeq	r2, [r0], -ip
    67bc:	3a038401 	bcc	e77c8 <__Stack_Size+0xe73c8>
    67c0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    67c4:	16000031 			; <UNDEFINED> instruction: 0x16000031
    67c8:	00001696 	muleq	r0, r6, r6
    67cc:	df038401 	svcle	0x00038401
    67d0:	01000000 	mrseq	r0, (UNDEF: 0)
    67d4:	1d150051 	ldcne	0, cr0, [r5, #-324]	; 0xfffffebc
    67d8:	01000022 	tsteq	r0, r2, lsr #32
    67dc:	5044039c 	umaalpl	r0, r4, ip, r3
    67e0:	000c0800 	andeq	r0, ip, r0, lsl #16
    67e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    67e8:	000006a3 	andeq	r0, r0, r3, lsr #13
    67ec:	00169616 	andseq	r9, r6, r6, lsl r6
    67f0:	039c0100 	orrseq	r0, ip, #0, 2
    67f4:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    67f8:	15005001 	strne	r5, [r0, #-1]
    67fc:	00002384 	andeq	r2, r0, r4, lsl #7
    6800:	5003ac01 	andpl	sl, r3, r1, lsl #24
    6804:	0c080050 	stceq	0, cr0, [r8], {80}	; 0x50
    6808:	01000000 	mrseq	r0, (UNDEF: 0)
    680c:	0006c89c 	muleq	r6, ip, r8
    6810:	16961600 	ldrne	r1, [r6], r0, lsl #12
    6814:	ac010000 	stcge	0, cr0, [r1], {-0}
    6818:	0000df03 	andeq	sp, r0, r3, lsl #30
    681c:	00500100 	subseq	r0, r0, r0, lsl #2
    6820:	00219015 	eoreq	r9, r1, r5, lsl r0
    6824:	03c10100 	biceq	r0, r1, #0, 2
    6828:	0800505c 	stmdaeq	r0, {r2, r3, r4, r6, ip, lr}
    682c:	0000000c 	andeq	r0, r0, ip
    6830:	06ed9c01 	strbteq	r9, [sp], r1, lsl #24
    6834:	aa160000 	bge	58683c <__Stack_Size+0x58643c>
    6838:	01000023 	tsteq	r0, r3, lsr #32
    683c:	005e03c1 	subseq	r0, lr, r1, asr #7
    6840:	50010000 	andpl	r0, r1, r0
    6844:	08fe1c00 	ldmeq	lr!, {sl, fp, ip}^
    6848:	dd010000 	stcle	0, cr0, [r1, #-0]
    684c:	0000b403 	andeq	fp, r0, r3, lsl #8
    6850:	00506800 	subseq	r6, r0, r0, lsl #16
    6854:	00002808 	andeq	r2, r0, r8, lsl #16
    6858:	489c0100 	ldmmi	ip, {r8}
    685c:	17000007 	strne	r0, [r0, -r7]
    6860:	0000225f 	andeq	r2, r0, pc, asr r2
    6864:	5e03dd01 	cdppl	13, 0, cr13, cr3, cr1, {0}
    6868:	62000000 	andvs	r0, r0, #0
    686c:	1a000031 	bne	6938 <__Stack_Size+0x6538>
    6870:	00706d74 	rsbseq	r6, r0, r4, ror sp
    6874:	3a03df01 	bcc	fe480 <__Stack_Size+0xfe080>
    6878:	83000000 	movwhi	r0, #0
    687c:	18000031 	stmdane	r0, {r0, r4, r5}
    6880:	000021fc 	strdeq	r2, [r0], -ip
    6884:	3a03e001 	bcc	fe890 <__Stack_Size+0xfe490>
    6888:	cc000000 	stcgt	0, cr0, [r0], {-0}
    688c:	18000031 	stmdane	r0, {r0, r4, r5}
    6890:	00001725 	andeq	r1, r0, r5, lsr #14
    6894:	b403e101 	strlt	lr, [r3], #-257	; 0x101
    6898:	02000000 	andeq	r0, r0, #0
    689c:	00000032 	andeq	r0, r0, r2, lsr r0
    68a0:	0002bd1d 	andeq	fp, r2, sp, lsl sp
    68a4:	ffc60100 			; <UNDEFINED> instruction: 0xffc60100
    68a8:	90000000 	andls	r0, r0, r0
    68ac:	2e080050 	mcrcs	0, 0, r0, cr8, cr0, {2}
    68b0:	01000000 	mrseq	r0, (UNDEF: 0)
    68b4:	0007b29c 	muleq	r7, ip, r2
    68b8:	220e1e00 	andcs	r1, lr, #0, 28
    68bc:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    68c0:	0000007f 	andeq	r0, r0, pc, ror r0
    68c4:	14749102 	ldrbtne	r9, [r4], #-258	; 0x102
    68c8:	0000171e 	andeq	r1, r0, lr, lsl r7
    68cc:	00ffc901 	rscseq	ip, pc, r1, lsl #18
    68d0:	32450000 	subcc	r0, r5, #0
    68d4:	b1140000 	tstlt	r4, r0
    68d8:	01000022 	tsteq	r0, r2, lsr #32
    68dc:	0000b4ca 	andeq	fp, r0, sl, asr #9
    68e0:	00326a00 	eorseq	r6, r2, r0, lsl #20
    68e4:	509c1f00 	addspl	r1, ip, r0, lsl #30
    68e8:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    68ec:	07a10000 	streq	r0, [r1, r0]!
    68f0:	01200000 			; <UNDEFINED> instruction: 0x01200000
    68f4:	31080250 	tstcc	r8, r0, asr r2
    68f8:	50b22100 	adcspl	r2, r2, r0, lsl #2
    68fc:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    6900:	01200000 			; <UNDEFINED> instruction: 0x01200000
    6904:	31080250 	tstcc	r8, r0, asr r2
    6908:	98220000 	stmdals	r2!, {}	; <UNPREDICTABLE>
    690c:	01000022 	tsteq	r0, r2, lsr #32
    6910:	50be0410 	adcspl	r0, lr, r0, lsl r4
    6914:	00120800 	andseq	r0, r2, r0, lsl #16
    6918:	9c010000 	stcls	0, cr0, [r1], {-0}
    691c:	0021131c 	eoreq	r1, r1, ip, lsl r3
    6920:	04240100 	strteq	r0, [r4], #-256	; 0x100
    6924:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    6928:	080050d0 	stmdaeq	r0, {r4, r6, r7, ip, lr}
    692c:	00000014 	andeq	r0, r0, r4, lsl r0
    6930:	07ff9c01 	ldrbeq	r9, [pc, r1, lsl #24]!
    6934:	b2170000 	andslt	r0, r7, #0
    6938:	01000023 	tsteq	r0, r3, lsr #32
    693c:	005e0424 	subseq	r0, lr, r4, lsr #8
    6940:	327d0000 	rsbscc	r0, sp, #0
    6944:	25180000 	ldrcs	r0, [r8, #-0]
    6948:	01000017 	tsteq	r0, r7, lsl r0
    694c:	00bf0426 	adcseq	r0, pc, r6, lsr #8
    6950:	329e0000 	addscc	r0, lr, #0
    6954:	15000000 	strne	r0, [r0, #-0]
    6958:	000020f5 	strdeq	r2, [r0], -r5
    695c:	e4044701 	str	r4, [r4], #-1793	; 0x701
    6960:	0c080050 	stceq	0, cr0, [r8], {80}	; 0x50
    6964:	01000000 	mrseq	r0, (UNDEF: 0)
    6968:	0008249c 	muleq	r8, ip, r4
    696c:	23b21600 			; <UNDEFINED> instruction: 0x23b21600
    6970:	47010000 	strmi	r0, [r1, -r0]
    6974:	00005e04 	andeq	r5, r0, r4, lsl #28
    6978:	00500100 	subseq	r0, r0, r0, lsl #2
    697c:	00006f23 	andeq	r6, r0, r3, lsr #30
    6980:	00083400 	andeq	r3, r8, r0, lsl #8
    6984:	010a2400 	tsteq	sl, r0, lsl #8
    6988:	000f0000 	andeq	r0, pc, r0
    698c:	0023231e 	eoreq	r2, r3, lr, lsl r3
    6990:	456f0100 	strbmi	r0, [pc, #-256]!	; 6898 <__Stack_Size+0x6498>
    6994:	05000008 	streq	r0, [r0, #-8]
    6998:	00615803 	rsbeq	r5, r1, r3, lsl #16
    699c:	08240408 	stmdaeq	r4!, {r3, sl}
    69a0:	6f230000 	svcvs	0x00230000
    69a4:	5a000000 	bpl	69ac <__Stack_Size+0x65ac>
    69a8:	24000008 	strcs	r0, [r0], #-8
    69ac:	0000010a 	andeq	r0, r0, sl, lsl #2
    69b0:	c71e0003 	ldrgt	r0, [lr, -r3]
    69b4:	01000023 	tsteq	r0, r3, lsr #32
    69b8:	00086b70 	andeq	r6, r8, r0, ror fp
    69bc:	68030500 	stmdavs	r3, {r8, sl}
    69c0:	04080061 	streq	r0, [r8], #-97	; 0x61
    69c4:	0000084a 	andeq	r0, r0, sl, asr #16
    69c8:	00020700 	andeq	r0, r2, r0, lsl #14
    69cc:	8f000400 	svchi	0x00000400
    69d0:	04000012 	streq	r0, [r0], #-18
    69d4:	00086201 	andeq	r6, r8, r1, lsl #4
    69d8:	24110100 	ldrcs	r0, [r1], #-256	; 0x100
    69dc:	00fa0000 	rscseq	r0, sl, r0
    69e0:	50f00000 	rscspl	r0, r0, r0
    69e4:	008c0800 	addeq	r0, ip, r0, lsl #16
    69e8:	0fd20000 	svceq	0x00d20000
    69ec:	04020000 	streq	r0, [r2], #-0
    69f0:	0009e205 	andeq	lr, r9, r5, lsl #4
    69f4:	05020200 	streq	r0, [r2, #-512]	; 0x200
    69f8:	000009a6 	andeq	r0, r0, r6, lsr #19
    69fc:	77060102 	strvc	r0, [r6, -r2, lsl #2]
    6a00:	0300000b 	movweq	r0, #11
    6a04:	00323375 	eorseq	r3, r2, r5, ror r3
    6a08:	00452702 	subeq	r2, r5, r2, lsl #14
    6a0c:	04020000 	streq	r0, [r2], #-0
    6a10:	000b1907 	andeq	r1, fp, r7, lsl #18
    6a14:	07020200 	streq	r0, [r2, -r0, lsl #4]
    6a18:	00000d3e 	andeq	r0, r0, lr, lsr sp
    6a1c:	00387503 	eorseq	r7, r8, r3, lsl #10
    6a20:	005d2902 	subseq	r2, sp, r2, lsl #18
    6a24:	01020000 	mrseq	r0, (UNDEF: 2)
    6a28:	000b7508 	andeq	r7, fp, r8, lsl #10
    6a2c:	04ec0400 	strbteq	r0, [ip], #1024	; 0x400
    6a30:	2f020000 	svccs	0x00020000
    6a34:	0000006f 	andeq	r0, r0, pc, rrx
    6a38:	00004505 	andeq	r4, r0, r5, lsl #10
    6a3c:	1ec00400 	cdpne	4, 12, cr0, cr0, cr0, {0}
    6a40:	33020000 	movwcc	r0, #8192	; 0x2000
    6a44:	0000007f 	andeq	r0, r0, pc, ror r0
    6a48:	00006f06 	andeq	r6, r0, r6, lsl #30
    6a4c:	02010700 	andeq	r0, r1, #0, 14
    6a50:	00009939 	andeq	r9, r0, r9, lsr r9
    6a54:	19920800 	ldmibne	r2, {fp}
    6a58:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    6a5c:	00544553 	subseq	r4, r4, r3, asr r5
    6a60:	05040001 	streq	r0, [r4, #-1]
    6a64:	02000009 	andeq	r0, r0, #9
    6a68:	00008439 	andeq	r8, r0, r9, lsr r4
    6a6c:	02010700 	andeq	r0, r1, #0, 14
    6a70:	0000b93b 	andeq	fp, r0, fp, lsr r9
    6a74:	05f10800 	ldrbeq	r0, [r1, #2048]!	; 0x800
    6a78:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6a7c:	00000af2 	strdeq	r0, [r0], -r2
    6a80:	14040001 	strne	r0, [r4], #-1
    6a84:	02000001 	andeq	r0, r0, #1
    6a88:	0000a43b 	andeq	sl, r0, fp, lsr r4
    6a8c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6a90:	00000b10 	andeq	r0, r0, r0, lsl fp
    6a94:	0203100a 	andeq	r1, r3, #10
    6a98:	00010902 	andeq	r0, r1, r2, lsl #18
    6a9c:	24370b00 	ldrtcs	r0, [r7], #-2816	; 0xb00
    6aa0:	04030000 	streq	r0, [r3], #-0
    6aa4:	00006402 	andeq	r6, r0, r2, lsl #8
    6aa8:	640b0000 	strvs	r0, [fp], #-0
    6aac:	03000024 	movweq	r0, #36	; 0x24
    6ab0:	00640205 	rsbeq	r0, r4, r5, lsl #4
    6ab4:	0c040000 	stceq	0, cr0, [r4], {-0}
    6ab8:	004c4156 	subeq	r4, ip, r6, asr r1
    6abc:	64020603 	strvs	r0, [r2], #-1539	; 0x603
    6ac0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6ac4:	00240b0b 	eoreq	r0, r4, fp, lsl #22
    6ac8:	02070300 	andeq	r0, r7, #0, 6
    6acc:	00000074 	andeq	r0, r0, r4, ror r0
    6ad0:	690d000c 	stmdbvs	sp, {r2, r3}
    6ad4:	03000024 	movweq	r0, #36	; 0x24
    6ad8:	00cb0208 	sbceq	r0, fp, r8, lsl #4
    6adc:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
    6ae0:	01000024 	tsteq	r0, r4, lsr #32
    6ae4:	0050f02b 	subseq	pc, r0, fp, lsr #32
    6ae8:	00001808 	andeq	r1, r0, r8, lsl #16
    6aec:	389c0100 	ldmcc	ip, {r8}
    6af0:	0f000001 	svceq	0x00000001
    6af4:	00002479 	andeq	r2, r0, r9, ror r4
    6af8:	003a2b01 	eorseq	r2, sl, r1, lsl #22
    6afc:	50010000 	andpl	r0, r1, r0
    6b00:	02220e00 	eoreq	r0, r2, #0, 28
    6b04:	42010000 	andmi	r0, r1, #0
    6b08:	08005108 	stmdaeq	r0, {r3, r8, ip, lr}
    6b0c:	0000000c 	andeq	r0, r0, ip
    6b10:	015b9c01 	cmpeq	fp, r1, lsl #24
    6b14:	2d0f0000 	stccs	0, cr0, [pc, #-0]	; 6b1c <__Stack_Size+0x671c>
    6b18:	01000002 	tsteq	r0, r2
    6b1c:	00003a42 	andeq	r3, r0, r2, asr #20
    6b20:	00500100 	subseq	r0, r0, r0, lsl #2
    6b24:	000a6c0e 	andeq	r6, sl, lr, lsl #24
    6b28:	14550100 	ldrbne	r0, [r5], #-256	; 0x100
    6b2c:	28080051 	stmdacs	r8, {r0, r4, r6}
    6b30:	01000000 	mrseq	r0, (UNDEF: 0)
    6b34:	0001809c 	muleq	r1, ip, r0
    6b38:	243c1000 	ldrtcs	r1, [ip], #-0
    6b3c:	55010000 	strpl	r0, [r1, #-0]
    6b40:	0000003a 	andeq	r0, r0, sl, lsr r0
    6b44:	000032dd 	ldrdeq	r3, [r0], -sp
    6b48:	08d60e00 	ldmeq	r6, {r9, sl, fp}^
    6b4c:	70010000 	andvc	r0, r1, r0
    6b50:	0800513c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, lr}
    6b54:	00000018 	andeq	r0, r0, r8, lsl r0
    6b58:	01a39c01 			; <UNDEFINED> instruction: 0x01a39c01
    6b5c:	960f0000 	strls	r0, [pc], -r0
    6b60:	01000016 	tsteq	r0, r6, lsl r0
    6b64:	0000b970 	andeq	fp, r0, r0, ror r9
    6b68:	00500100 	subseq	r0, r0, r0, lsl #2
    6b6c:	0023d511 	eoreq	sp, r3, r1, lsl r5
    6b70:	3a860100 	bcc	fe186f78 <SCS_BASE+0x1e178f78>
    6b74:	54000000 	strpl	r0, [r0], #-0
    6b78:	0c080051 	stceq	0, cr0, [r8], {81}	; 0x51
    6b7c:	01000000 	mrseq	r0, (UNDEF: 0)
    6b80:	23e8129c 	mvncs	r1, #156, 4	; 0xc0000009
    6b84:	96010000 	strls	r0, [r1], -r0
    6b88:	00000099 	muleq	r0, r9, r0
    6b8c:	08005160 	stmdaeq	r0, {r5, r6, r8, ip, lr}
    6b90:	0000001c 	andeq	r0, r0, ip, lsl r0
    6b94:	fe109c01 	cdp2	12, 1, cr9, cr0, cr1, {0}
    6b98:	01000023 	tsteq	r0, r3, lsr #32
    6b9c:	00005396 	muleq	r0, r6, r3
    6ba0:	00331800 	eorseq	r1, r3, r0, lsl #16
    6ba4:	21fc1300 	mvnscs	r1, r0, lsl #6
    6ba8:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    6bac:	0000003a 	andeq	r0, r0, sl, lsr r0
    6bb0:	00003339 	andeq	r3, r0, r9, lsr r3
    6bb4:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    6bb8:	3a980100 	bcc	fe606fc0 <SCS_BASE+0x1e5f8fc0>
    6bbc:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    6bc0:	13000033 	movwne	r0, #51	; 0x33
    6bc4:	00001725 	andeq	r1, r0, r5, lsr #14
    6bc8:	00999901 	addseq	r9, r9, r1, lsl #18
    6bcc:	33850000 	orrcc	r0, r5, #0
    6bd0:	00000000 	andeq	r0, r0, r0
    6bd4:	00001f3e 	andeq	r1, r0, lr, lsr pc
    6bd8:	13b70004 			; <UNDEFINED> instruction: 0x13b70004
    6bdc:	01040000 	mrseq	r0, (UNDEF: 4)
    6be0:	00000862 	andeq	r0, r0, r2, ror #16
    6be4:	00277301 	eoreq	r7, r7, r1, lsl #6
    6be8:	0000fa00 	andeq	pc, r0, r0, lsl #20
    6bec:	00517c00 	subseq	r7, r1, r0, lsl #24
    6bf0:	000a4408 	andeq	r4, sl, r8, lsl #8
    6bf4:	00108700 	andseq	r8, r0, r0, lsl #14
    6bf8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    6bfc:	000009e2 	andeq	r0, r0, r2, ror #19
    6c00:	a6050202 	strge	r0, [r5], -r2, lsl #4
    6c04:	02000009 	andeq	r0, r0, #9
    6c08:	0b770601 	bleq	1dc8414 <__Stack_Size+0x1dc8014>
    6c0c:	75030000 	strvc	r0, [r3, #-0]
    6c10:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    6c14:	00004527 	andeq	r4, r0, r7, lsr #10
    6c18:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6c1c:	00000b19 	andeq	r0, r0, r9, lsl fp
    6c20:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    6c24:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    6c28:	02000000 	andeq	r0, r0, #0
    6c2c:	0d3e0702 	ldceq	7, cr0, [lr, #-8]!
    6c30:	75030000 	strvc	r0, [r3, #-0]
    6c34:	29020038 	stmdbcs	r2, {r3, r4, r5}
    6c38:	00000068 	andeq	r0, r0, r8, rrx
    6c3c:	75080102 	strvc	r0, [r8, #-258]	; 0x102
    6c40:	0400000b 	streq	r0, [r0], #-11
    6c44:	000004ec 	andeq	r0, r0, ip, ror #9
    6c48:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    6c4c:	45050000 	strmi	r0, [r5, #-0]
    6c50:	04000000 	streq	r0, [r0], #-0
    6c54:	00000347 	andeq	r0, r0, r7, asr #6
    6c58:	008a3002 	addeq	r3, sl, r2
    6c5c:	57050000 	strpl	r0, [r5, -r0]
    6c60:	06000000 	streq	r0, [r0], -r0
    6c64:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
    6c68:	07000000 	streq	r0, [r0, -r0]
    6c6c:	00001992 	muleq	r0, r2, r9
    6c70:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    6c74:	00010054 	andeq	r0, r1, r4, asr r0
    6c78:	00090504 	andeq	r0, r9, r4, lsl #10
    6c7c:	8f390200 	svchi	0x00390200
    6c80:	04000000 	streq	r0, [r0], #-0
    6c84:	0000211a 	andeq	r2, r0, sl, lsl r1
    6c88:	008f3902 	addeq	r3, pc, r2, lsl #18
    6c8c:	01060000 	mrseq	r0, (UNDEF: 6)
    6c90:	00cf3b02 	sbceq	r3, pc, r2, lsl #22
    6c94:	f1070000 			; <UNDEFINED> instruction: 0xf1070000
    6c98:	00000005 	andeq	r0, r0, r5
    6c9c:	000af207 	andeq	pc, sl, r7, lsl #4
    6ca0:	04000100 	streq	r0, [r0], #-256	; 0x100
    6ca4:	00000114 	andeq	r0, r0, r4, lsl r1
    6ca8:	00ba3b02 	adcseq	r3, sl, r2, lsl #22
    6cac:	04020000 	streq	r0, [r2], #-0
    6cb0:	000b1007 	andeq	r1, fp, r7
    6cb4:	03500900 	cmpeq	r0, #0, 18
    6cb8:	02f2020b 	rscseq	r0, r2, #-1342177280	; 0xb0000000
    6cbc:	430a0000 	movwmi	r0, #40960	; 0xa000
    6cc0:	03003152 	movweq	r3, #338	; 0x152
    6cc4:	007f020d 	rsbseq	r0, pc, sp, lsl #4
    6cc8:	0b000000 	bleq	6cd0 <__Stack_Size+0x68d0>
    6ccc:	00000960 	andeq	r0, r0, r0, ror #18
    6cd0:	4c020e03 	stcmi	14, cr0, [r2], {3}
    6cd4:	02000000 	andeq	r0, r0, #0
    6cd8:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    6cdc:	020f0300 	andeq	r0, pc, #0, 6
    6ce0:	0000007f 	andeq	r0, r0, pc, ror r0
    6ce4:	096a0b04 	stmdbeq	sl!, {r2, r8, r9, fp}^
    6ce8:	10030000 	andne	r0, r3, r0
    6cec:	00004c02 	andeq	r4, r0, r2, lsl #24
    6cf0:	9b0b0600 	blls	2c84f8 <__Stack_Size+0x2c80f8>
    6cf4:	03000006 	movweq	r0, #6
    6cf8:	007f0211 	rsbseq	r0, pc, r1, lsl r2	; <UNPREDICTABLE>
    6cfc:	0b080000 	bleq	206d04 <__Stack_Size+0x206904>
    6d00:	00000974 	andeq	r0, r0, r4, ror r9
    6d04:	4c021203 	sfmmi	f1, 4, [r2], {3}
    6d08:	0a000000 	beq	6d10 <__Stack_Size+0x6910>
    6d0c:	00051b0b 	andeq	r1, r5, fp, lsl #22
    6d10:	02130300 	andseq	r0, r3, #0, 6
    6d14:	0000007f 	andeq	r0, r0, pc, ror r0
    6d18:	097e0b0c 	ldmdbeq	lr!, {r2, r3, r8, r9, fp}^
    6d1c:	14030000 	strne	r0, [r3], #-0
    6d20:	00004c02 	andeq	r4, r0, r2, lsl #24
    6d24:	530a0e00 	movwpl	r0, #44544	; 0xae00
    6d28:	15030052 	strne	r0, [r3, #-82]	; 0x52
    6d2c:	00007f02 	andeq	r7, r0, r2, lsl #30
    6d30:	880b1000 	stmdahi	fp, {ip}
    6d34:	03000009 	movweq	r0, #9
    6d38:	004c0216 	subeq	r0, ip, r6, lsl r2
    6d3c:	0a120000 	beq	486d44 <__Stack_Size+0x486944>
    6d40:	00524745 	subseq	r4, r2, r5, asr #14
    6d44:	7f021703 	svcvc	0x00021703
    6d48:	14000000 	strne	r0, [r0], #-0
    6d4c:	0009920b 	andeq	r9, r9, fp, lsl #4
    6d50:	02180300 	andseq	r0, r8, #0, 6
    6d54:	0000004c 	andeq	r0, r0, ip, asr #32
    6d58:	039f0b16 	orrseq	r0, pc, #22528	; 0x5800
    6d5c:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    6d60:	00007f02 	andeq	r7, r0, r2, lsl #30
    6d64:	9c0b1800 	stcls	8, cr1, [fp], {-0}
    6d68:	03000009 	movweq	r0, #9
    6d6c:	004c021a 	subeq	r0, ip, sl, lsl r2
    6d70:	0b1a0000 	bleq	686d78 <__Stack_Size+0x686978>
    6d74:	000003a5 	andeq	r0, r0, r5, lsr #7
    6d78:	7f021b03 	svcvc	0x00021b03
    6d7c:	1c000000 	stcne	0, cr0, [r0], {-0}
    6d80:	000df00b 	andeq	pc, sp, fp
    6d84:	021c0300 	andseq	r0, ip, #0, 6
    6d88:	0000004c 	andeq	r0, r0, ip, asr #32
    6d8c:	05bc0b1e 	ldreq	r0, [ip, #2846]!	; 0xb1e
    6d90:	1d030000 	stcne	0, cr0, [r3, #-0]
    6d94:	00007f02 	andeq	r7, r0, r2, lsl #30
    6d98:	b00b2000 	andlt	r2, fp, r0
    6d9c:	03000009 	movweq	r0, #9
    6da0:	004c021e 	subeq	r0, ip, lr, lsl r2
    6da4:	0a220000 	beq	886dac <__Stack_Size+0x8869ac>
    6da8:	00544e43 	subseq	r4, r4, r3, asr #28
    6dac:	7f021f03 	svcvc	0x00021f03
    6db0:	24000000 	strcs	r0, [r0], #-0
    6db4:	0009ba0b 	andeq	fp, r9, fp, lsl #20
    6db8:	02200300 	eoreq	r0, r0, #0, 6
    6dbc:	0000004c 	andeq	r0, r0, ip, asr #32
    6dc0:	53500a26 	cmppl	r0, #155648	; 0x26000
    6dc4:	21030043 	tstcs	r3, r3, asr #32
    6dc8:	00007f02 	andeq	r7, r0, r2, lsl #30
    6dcc:	f60b2800 			; <UNDEFINED> instruction: 0xf60b2800
    6dd0:	0300000b 	movweq	r0, #11
    6dd4:	004c0222 	subeq	r0, ip, r2, lsr #4
    6dd8:	0a2a0000 	beq	a86de0 <__Stack_Size+0xa869e0>
    6ddc:	00525241 	subseq	r5, r2, r1, asr #4
    6de0:	7f022303 	svcvc	0x00022303
    6de4:	2c000000 	stccs	0, cr0, [r0], {-0}
    6de8:	000c010b 	andeq	r0, ip, fp, lsl #2
    6dec:	02240300 	eoreq	r0, r4, #0, 6
    6df0:	0000004c 	andeq	r0, r0, ip, asr #32
    6df4:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
    6df8:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    6dfc:	00007f02 	andeq	r7, r0, r2, lsl #30
    6e00:	0c0b3000 	stceq	0, cr3, [fp], {-0}
    6e04:	0300000c 	movweq	r0, #12
    6e08:	004c0226 	subeq	r0, ip, r6, lsr #4
    6e0c:	0b320000 	bleq	c86e14 <__Stack_Size+0xc86a14>
    6e10:	0000038b 	andeq	r0, r0, fp, lsl #7
    6e14:	7f022703 	svcvc	0x00022703
    6e18:	34000000 	strcc	r0, [r0], #-0
    6e1c:	000c170b 	andeq	r1, ip, fp, lsl #14
    6e20:	02280300 	eoreq	r0, r8, #0, 6
    6e24:	0000004c 	andeq	r0, r0, ip, asr #32
    6e28:	03900b36 	orrseq	r0, r0, #55296	; 0xd800
    6e2c:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    6e30:	00007f02 	andeq	r7, r0, r2, lsl #30
    6e34:	220b3800 	andcs	r3, fp, #0, 16
    6e38:	0300000c 	movweq	r0, #12
    6e3c:	004c022a 	subeq	r0, ip, sl, lsr #4
    6e40:	0b3a0000 	bleq	e86e48 <__Stack_Size+0xe86a48>
    6e44:	00000395 	muleq	r0, r5, r3
    6e48:	7f022b03 	svcvc	0x00022b03
    6e4c:	3c000000 	stccc	0, cr0, [r0], {-0}
    6e50:	000c2d0b 	andeq	r2, ip, fp, lsl #26
    6e54:	022c0300 	eoreq	r0, ip, #0, 6
    6e58:	0000004c 	andeq	r0, r0, ip, asr #32
    6e5c:	039a0b3e 	orrseq	r0, sl, #63488	; 0xf800
    6e60:	2d030000 	stccs	0, cr0, [r3, #-0]
    6e64:	00007f02 	andeq	r7, r0, r2, lsl #30
    6e68:	380b4000 	stmdacc	fp, {lr}
    6e6c:	0300000c 	movweq	r0, #12
    6e70:	004c022e 	subeq	r0, ip, lr, lsr #4
    6e74:	0b420000 	bleq	1086e7c <__Stack_Size+0x1086a7c>
    6e78:	0000033c 	andeq	r0, r0, ip, lsr r3
    6e7c:	7f022f03 	svcvc	0x00022f03
    6e80:	44000000 	strmi	r0, [r0], #-0
    6e84:	000c430b 	andeq	r4, ip, fp, lsl #6
    6e88:	02300300 	eorseq	r0, r0, #0, 6
    6e8c:	0000004c 	andeq	r0, r0, ip, asr #32
    6e90:	43440a46 	movtmi	r0, #19014	; 0x4a46
    6e94:	31030052 	qaddcc	r0, r2, r3
    6e98:	00007f02 	andeq	r7, r0, r2, lsl #30
    6e9c:	4e0b4800 	cdpmi	8, 0, cr4, cr11, cr0, {0}
    6ea0:	0300000c 	movweq	r0, #12
    6ea4:	004c0232 	subeq	r0, ip, r2, lsr r2
    6ea8:	0b4a0000 	bleq	1286eb0 <__Stack_Size+0x1286ab0>
    6eac:	000009eb 	andeq	r0, r0, fp, ror #19
    6eb0:	7f023303 	svcvc	0x00023303
    6eb4:	4c000000 	stcmi	0, cr0, [r0], {-0}
    6eb8:	000c590b 	andeq	r5, ip, fp, lsl #18
    6ebc:	02340300 	eorseq	r0, r4, #0, 6
    6ec0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ec4:	d30c004e 	movwle	r0, #49230	; 0xc04e
    6ec8:	03000002 	movweq	r0, #2
    6ecc:	00e10235 	rsceq	r0, r1, r5, lsr r2
    6ed0:	0a0d0000 	beq	346ed8 <__Stack_Size+0x346ad8>
    6ed4:	03431b04 	movteq	r1, #15108	; 0x3b04
    6ed8:	680e0000 	stmdavs	lr, {}	; <UNPREDICTABLE>
    6edc:	04000000 	streq	r0, [r0], #-0
    6ee0:	00004c1d 	andeq	r4, r0, sp, lsl ip
    6ee4:	450e0000 	strmi	r0, [lr, #-0]
    6ee8:	04000006 	streq	r0, [r0], #-6
    6eec:	00004c1e 	andeq	r4, r0, lr, lsl ip
    6ef0:	d20e0200 	andle	r0, lr, #0, 4
    6ef4:	04000007 	streq	r0, [r0], #-7
    6ef8:	00004c1f 	andeq	r4, r0, pc, lsl ip
    6efc:	080e0400 	stmdaeq	lr, {sl}
    6f00:	04000003 	streq	r0, [r0], #-3
    6f04:	00004c20 	andeq	r4, r0, r0, lsr #24
    6f08:	6b0e0600 	blvs	388710 <__Stack_Size+0x388310>
    6f0c:	04000005 	streq	r0, [r0], #-5
    6f10:	00005e21 	andeq	r5, r0, r1, lsr #28
    6f14:	04000800 	streq	r0, [r0], #-2048	; 0x800
    6f18:	00000ce7 	andeq	r0, r0, r7, ror #25
    6f1c:	02fe2204 	rscseq	r2, lr, #4, 4	; 0x40000000
    6f20:	100d0000 	andne	r0, sp, r0
    6f24:	03b72504 			; <UNDEFINED> instruction: 0x03b72504
    6f28:	220e0000 	andcs	r0, lr, #0
    6f2c:	04000009 	streq	r0, [r0], #-9
    6f30:	00004c27 	andeq	r4, r0, r7, lsr #24
    6f34:	1a0e0000 	bne	386f3c <__Stack_Size+0x386b3c>
    6f38:	04000003 	streq	r0, [r0], #-3
    6f3c:	00004c28 	andeq	r4, r0, r8, lsr #24
    6f40:	c80e0200 	stmdagt	lr, {r9}
    6f44:	0400000a 	streq	r0, [r0], #-10
    6f48:	00004c29 	andeq	r4, r0, r9, lsr #24
    6f4c:	ef0e0400 	svc	0x000e0400
    6f50:	04000002 	streq	r0, [r0], #-2
    6f54:	00004c2a 	andeq	r4, r0, sl, lsr #24
    6f58:	c70e0600 	strgt	r0, [lr, -r0, lsl #12]
    6f5c:	04000000 	streq	r0, [r0], #-0
    6f60:	00004c2b 	andeq	r4, r0, fp, lsr #24
    6f64:	880e0800 	stmdahi	lr, {fp}
    6f68:	04000005 	streq	r0, [r0], #-5
    6f6c:	00004c2c 	andeq	r4, r0, ip, lsr #24
    6f70:	120e0a00 	andne	r0, lr, #0, 20
    6f74:	04000002 	streq	r0, [r0], #-2
    6f78:	00004c2d 	andeq	r4, r0, sp, lsr #24
    6f7c:	400e0c00 	andmi	r0, lr, r0, lsl #24
    6f80:	04000007 	streq	r0, [r0], #-7
    6f84:	00004c2e 	andeq	r4, r0, lr, lsr #24
    6f88:	04000e00 	streq	r0, [r0], #-3584	; 0xe00
    6f8c:	00000094 	muleq	r0, r4, r0
    6f90:	034e2f04 	movteq	r2, #61188	; 0xef04
    6f94:	0a0d0000 	beq	346f9c <__Stack_Size+0x346b9c>
    6f98:	04073204 	streq	r3, [r7], #-516	; 0x204
    6f9c:	910e0000 	mrsls	r0, (UNDEF: 14)
    6fa0:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    6fa4:	00004c34 	andeq	r4, r0, r4, lsr ip
    6fa8:	780e0000 	stmdavc	lr, {}	; <UNPREDICTABLE>
    6fac:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    6fb0:	00004c35 	andeq	r4, r0, r5, lsr ip
    6fb4:	1c0e0200 	sfmne	f0, 4, [lr], {-0}
    6fb8:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    6fbc:	00004c36 	andeq	r4, r0, r6, lsr ip
    6fc0:	660e0400 	strvs	r0, [lr], -r0, lsl #8
    6fc4:	04000028 	streq	r0, [r0], #-40	; 0x28
    6fc8:	00004c37 	andeq	r4, r0, r7, lsr ip
    6fcc:	0d0e0600 	stceq	6, cr0, [lr, #-0]
    6fd0:	0400002d 	streq	r0, [r0], #-45	; 0x2d
    6fd4:	00004c38 	andeq	r4, r0, r8, lsr ip
    6fd8:	04000800 	streq	r0, [r0], #-2048	; 0x800
    6fdc:	00002563 	andeq	r2, r0, r3, ror #10
    6fe0:	03c23904 	biceq	r3, r2, #4, 18	; 0x10000
    6fe4:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
    6fe8:	046f3c04 	strbteq	r3, [pc], #-3076	; 6ff0 <__Stack_Size+0x6bf0>
    6fec:	6a0e0000 	bvs	386ff4 <__Stack_Size+0x386bf4>
    6ff0:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    6ff4:	00004c3e 	andeq	r4, r0, lr, lsr ip
    6ff8:	830e0000 	movwhi	r0, #57344	; 0xe000
    6ffc:	04000026 	streq	r0, [r0], #-38	; 0x26
    7000:	00004c3f 	andeq	r4, r0, pc, lsr ip
    7004:	390e0200 	stmdbcc	lr, {r9}
    7008:	04000028 	streq	r0, [r0], #-40	; 0x28
    700c:	00004c40 	andeq	r4, r0, r0, asr #24
    7010:	4b0e0400 	blmi	388018 <__Stack_Size+0x387c18>
    7014:	0400002c 	streq	r0, [r0], #-44	; 0x2c
    7018:	00004c41 	andeq	r4, r0, r1, asr #24
    701c:	2f0e0600 	svccs	0x000e0600
    7020:	04000029 	streq	r0, [r0], #-41	; 0x29
    7024:	00004c42 	andeq	r4, r0, r2, asr #24
    7028:	d70e0800 	strle	r0, [lr, -r0, lsl #16]
    702c:	04000027 	streq	r0, [r0], #-39	; 0x27
    7030:	00004c43 	andeq	r4, r0, r3, asr #24
    7034:	fb0e0a00 	blx	38983e <__Stack_Size+0x38943e>
    7038:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    703c:	00004c44 	andeq	r4, r0, r4, asr #24
    7040:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    7044:	000028bc 			; <UNDEFINED> instruction: 0x000028bc
    7048:	04124504 	ldreq	r4, [r2], #-1284	; 0x504
    704c:	420f0000 	andmi	r0, pc, #0
    7050:	0100002d 	tsteq	r0, sp, lsr #32
    7054:	ac010518 	cfstr32ge	mvfx0, [r1], {24}
    7058:	10000004 	andne	r0, r0, r4
    705c:	0000263b 	andeq	r2, r0, fp, lsr r6
    7060:	ac051801 	stcge	8, cr1, [r5], {1}
    7064:	10000004 	andne	r0, r0, r4
    7068:	00002575 	andeq	r2, r0, r5, ror r5
    706c:	4c051801 	stcmi	8, cr1, [r5], {1}
    7070:	11000000 	mrsne	r0, (UNDEF: 0)
    7074:	00002621 	andeq	r2, r0, r1, lsr #12
    7078:	4c051a01 	stcmi	10, cr1, [r5], {1}
    707c:	00000000 	andeq	r0, r0, r0
    7080:	02f20412 	rscseq	r0, r2, #301989888	; 0x12000000
    7084:	bc130000 	ldclt	0, cr0, [r3], {-0}
    7088:	01000026 	tsteq	r0, r6, lsr #32
    708c:	517c0bed 	cmnpl	ip, sp, ror #23
    7090:	00320800 	eorseq	r0, r2, r0, lsl #16
    7094:	9c010000 	stcls	0, cr0, [r1], {-0}
    7098:	00000527 	andeq	r0, r0, r7, lsr #10
    709c:	00263b14 	eoreq	r3, r6, r4, lsl fp
    70a0:	0bed0100 	bleq	ffb474a8 <SCS_BASE+0x1fb394a8>
    70a4:	000004ac 	andeq	r0, r0, ip, lsr #9
    70a8:	78155001 	ldmdavc	r5, {r0, ip, lr}
    70ac:	0100002b 	tsteq	r0, fp, lsr #32
    70b0:	004c0bed 	subeq	r0, ip, sp, ror #23
    70b4:	33c40000 	biccc	r0, r4, #0
    70b8:	1c150000 	ldcne	0, cr0, [r5], {-0}
    70bc:	0100002b 	tsteq	r0, fp, lsr #32
    70c0:	004c0bed 	subeq	r0, ip, sp, ror #23
    70c4:	33e50000 	mvncc	r0, #0
    70c8:	0d150000 	ldceq	0, cr0, [r5, #-0]
    70cc:	0100002d 	tsteq	r0, sp, lsr #32
    70d0:	004c0bee 	subeq	r0, ip, lr, ror #23
    70d4:	34060000 	strcc	r0, [r6], #-0
    70d8:	7f160000 	svcvc	0x00160000
    70dc:	0100002a 	tsteq	r0, sl, lsr #32
    70e0:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    70e4:	34270000 	strtcc	r0, [r7], #-0
    70e8:	a8160000 	ldmdage	r6, {}	; <UNPREDICTABLE>
    70ec:	01000027 	tsteq	r0, r7, lsr #32
    70f0:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    70f4:	34620000 	strbtcc	r0, [r2], #-0
    70f8:	13000000 	movwne	r0, #0
    70fc:	00002545 	andeq	r2, r0, r5, asr #10
    7100:	ae0c1b01 	vmlage.f64	d1, d12, d1
    7104:	3a080051 	bcc	207250 <__Stack_Size+0x206e50>
    7108:	01000000 	mrseq	r0, (UNDEF: 0)
    710c:	0005ac9c 	muleq	r5, ip, ip
    7110:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7114:	1b010000 	blne	4711c <__Stack_Size+0x46d1c>
    7118:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    711c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7120:	00002b78 	andeq	r2, r0, r8, ror fp
    7124:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    7128:	8c000000 	stchi	0, cr0, [r0], {-0}
    712c:	15000034 	strne	r0, [r0, #-52]	; 0x34
    7130:	00002b1c 	andeq	r2, r0, ip, lsl fp
    7134:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    7138:	ad000000 	stcge	0, cr0, [r0, #-0]
    713c:	15000034 	strne	r0, [r0, #-52]	; 0x34
    7140:	00002d0d 	andeq	r2, r0, sp, lsl #26
    7144:	4c0c1c01 	stcmi	12, cr1, [ip], {1}
    7148:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    714c:	16000034 			; <UNDEFINED> instruction: 0x16000034
    7150:	00002a7f 	andeq	r2, r0, pc, ror sl
    7154:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    7158:	ef000000 	svc	0x00000000
    715c:	16000034 			; <UNDEFINED> instruction: 0x16000034
    7160:	000027a8 	andeq	r2, r0, r8, lsr #15
    7164:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    7168:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    716c:	17000035 	smladxne	r0, r5, r0, r0
    7170:	00706d74 	rsbseq	r6, r0, r4, ror sp
    7174:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    7178:	43000000 	movwmi	r0, #0
    717c:	00000035 	andeq	r0, r0, r5, lsr r0
    7180:	000b8818 	andeq	r8, fp, r8, lsl r8
    7184:	e8860100 	stm	r6, {r8}
    7188:	c8080051 	stmdagt	r8, {r0, r4, r6}
    718c:	01000000 	mrseq	r0, (UNDEF: 0)
    7190:	0006b89c 	muleq	r6, ip, r8
    7194:	263b1900 	ldrtcs	r1, [fp], -r0, lsl #18
    7198:	86010000 	strhi	r0, [r1], -r0
    719c:	000004ac 	andeq	r0, r0, ip, lsr #9
    71a0:	00003576 	andeq	r3, r0, r6, ror r5
    71a4:	0052101a 	subseq	r1, r2, sl, lsl r0
    71a8:	001f1708 	andseq	r1, pc, r8, lsl #14
    71ac:	0005e800 	andeq	lr, r5, r0, lsl #16
    71b0:	51011b00 	tstpl	r1, r0, lsl #22
    71b4:	011b3101 	tsteq	fp, r1, lsl #2
    71b8:	00310150 	eorseq	r0, r1, r0, asr r1
    71bc:	0052401a 	subseq	r4, r2, sl, lsl r0
    71c0:	001f2e08 	andseq	r2, pc, r8, lsl #28
    71c4:	00060200 	andeq	r0, r6, r0, lsl #4
    71c8:	51011b00 	tstpl	r1, r0, lsl #22
    71cc:	011b3101 	tsteq	fp, r1, lsl #2
    71d0:	000a0350 	andeq	r0, sl, r0, asr r3
    71d4:	4e1a0008 	cdpmi	0, 1, cr0, cr10, cr8, {0}
    71d8:	17080052 	smlsdne	r8, r2, r0, r0
    71dc:	1a00001f 	bne	7260 <__Stack_Size+0x6e60>
    71e0:	1b000006 	blne	7200 <__Stack_Size+0x6e00>
    71e4:	31015101 	tstcc	r1, r1, lsl #2
    71e8:	0150011b 	cmpeq	r0, fp, lsl r1
    71ec:	5a1c0032 	bpl	7072bc <__Stack_Size+0x706ebc>
    71f0:	17080052 	smlsdne	r8, r2, r0, r0
    71f4:	2d00001f 	stccs	0, cr0, [r0, #-124]	; 0xffffff84
    71f8:	1b000006 	blne	7218 <__Stack_Size+0x6e18>
    71fc:	30015101 	andcc	r5, r1, r1, lsl #2
    7200:	52621a00 	rsbpl	r1, r2, #0, 20
    7204:	1f170800 	svcne	0x00170800
    7208:	06450000 	strbeq	r0, [r5], -r0
    720c:	011b0000 	tsteq	fp, r0
    7210:	1b310151 	blne	c4775c <__Stack_Size+0xc4735c>
    7214:	34015001 	strcc	r5, [r1], #-1
    7218:	526e1a00 	rsbpl	r1, lr, #0, 20
    721c:	1f170800 	svcne	0x00170800
    7220:	065d0000 	ldrbeq	r0, [sp], -r0
    7224:	011b0000 	tsteq	fp, r0
    7228:	1b310151 	blne	c47774 <__Stack_Size+0xc47374>
    722c:	38015001 	stmdacc	r1, {r0, ip, lr}
    7230:	527a1a00 	rsbspl	r1, sl, #0, 20
    7234:	1f170800 	svcne	0x00170800
    7238:	06750000 	ldrbteq	r0, [r5], -r0
    723c:	011b0000 	tsteq	fp, r0
    7240:	1b310151 	blne	c4778c <__Stack_Size+0xc4738c>
    7244:	40015001 	andmi	r5, r1, r1
    7248:	52861a00 	addpl	r1, r6, #0, 20
    724c:	1f170800 	svcne	0x00170800
    7250:	068e0000 	streq	r0, [lr], r0
    7254:	011b0000 	tsteq	fp, r0
    7258:	1b310151 	blne	c477a4 <__Stack_Size+0xc473a4>
    725c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    7260:	941a0020 	ldrls	r0, [sl], #-32
    7264:	2e080052 	mcrcs	0, 0, r0, cr8, cr2, {2}
    7268:	a800001f 	stmdage	r0, {r0, r1, r2, r3, r4}
    726c:	1b000006 	blne	728c <__Stack_Size+0x6e8c>
    7270:	31015101 	tstcc	r1, r1, lsl #2
    7274:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7278:	0020000a 	eoreq	r0, r0, sl
    727c:	0052a21d 	subseq	sl, r2, sp, lsl r2
    7280:	001f2e08 	andseq	r2, pc, r8, lsl #28
    7284:	51011b00 	tstpl	r1, r0, lsl #22
    7288:	00003001 	andeq	r3, r0, r1
    728c:	00076118 	andeq	r6, r7, r8, lsl r1
    7290:	b0c60100 	sbclt	r0, r6, r0, lsl #2
    7294:	3c080052 	stccc	0, cr0, [r8], {82}	; 0x52
    7298:	01000000 	mrseq	r0, (UNDEF: 0)
    729c:	0006e89c 	muleq	r6, ip, r8
    72a0:	263b1e00 	ldrtcs	r1, [fp], -r0, lsl #28
    72a4:	c6010000 	strgt	r0, [r1], -r0
    72a8:	000004ac 	andeq	r0, r0, ip, lsr #9
    72ac:	011e5001 	tsteq	lr, r1
    72b0:	01000028 	tsteq	r0, r8, lsr #32
    72b4:	0006e8c6 	andeq	lr, r6, r6, asr #17
    72b8:	00510100 	subseq	r0, r1, r0, lsl #2
    72bc:	03430412 	movteq	r0, #13330	; 0x3412
    72c0:	c8180000 	ldmdagt	r8, {}	; <UNPREDICTABLE>
    72c4:	01000001 	tsteq	r0, r1
    72c8:	0052eced 	subseq	lr, r2, sp, ror #25
    72cc:	00007408 	andeq	r7, r0, r8, lsl #8
    72d0:	4b9c0100 	blmi	fe7076d8 <SCS_BASE+0x1e6f96d8>
    72d4:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    72d8:	0000263b 	andeq	r2, r0, fp, lsr r6
    72dc:	04aced01 	strteq	lr, [ip], #3329	; 0xd01
    72e0:	50010000 	andpl	r0, r1, r0
    72e4:	0029fc1e 	eoreq	pc, r9, lr, lsl ip	; <UNPREDICTABLE>
    72e8:	4bed0100 	blmi	ffb476f0 <SCS_BASE+0x1fb396f0>
    72ec:	01000007 	tsteq	r0, r7
    72f0:	28271f51 	stmdacs	r7!, {r0, r4, r6, r8, r9, sl, fp, ip}
    72f4:	ef010000 	svc	0x00010000
    72f8:	0000004c 	andeq	r0, r0, ip, asr #32
    72fc:	00003651 	andeq	r3, r0, r1, asr r6
    7300:	0027a81f 	eoreq	sl, r7, pc, lsl r8
    7304:	4cef0100 	stfmie	f0, [pc]	; 730c <__Stack_Size+0x6f0c>
    7308:	70000000 	andvc	r0, r0, r0
    730c:	1f000036 	svcne	0x00000036
    7310:	00002ce0 	andeq	r2, r0, r0, ror #25
    7314:	004cef01 	subeq	lr, ip, r1, lsl #30
    7318:	369a0000 	ldrcc	r0, [sl], r0
    731c:	12000000 	andne	r0, r0, #0
    7320:	0003b704 	andeq	fp, r3, r4, lsl #14
    7324:	26982000 	ldrcs	r2, [r8], r0
    7328:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    732c:	00536001 	subseq	r6, r3, r1
    7330:	00008808 	andeq	r8, r0, r8, lsl #16
    7334:	b49c0100 	ldrlt	r0, [ip], #256	; 0x100
    7338:	14000007 	strne	r0, [r0], #-7
    733c:	0000263b 	andeq	r2, r0, fp, lsr r6
    7340:	ac014801 	stcge	8, cr4, [r1], {1}
    7344:	01000004 	tsteq	r0, r4
    7348:	29fc1450 	ldmibcs	ip!, {r4, r6, sl, ip}^
    734c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    7350:	00074b01 	andeq	r4, r7, r1, lsl #22
    7354:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    7358:	00002827 	andeq	r2, r0, r7, lsr #16
    735c:	4c014a01 	stcmi	10, cr4, [r1], {1}
    7360:	d6000000 	strle	r0, [r0], -r0
    7364:	16000036 			; <UNDEFINED> instruction: 0x16000036
    7368:	000027a8 	andeq	r2, r0, r8, lsr #15
    736c:	4c014a01 	stcmi	10, cr4, [r1], {1}
    7370:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    7374:	16000036 			; <UNDEFINED> instruction: 0x16000036
    7378:	00002ce0 	andeq	r2, r0, r0, ror #25
    737c:	4c014a01 	stcmi	10, cr4, [r1], {1}
    7380:	56000000 	strpl	r0, [r0], -r0
    7384:	00000037 	andeq	r0, r0, r7, lsr r0
    7388:	00271820 	eoreq	r1, r7, r0, lsr #16
    738c:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    7390:	080053e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, lr}
    7394:	00000084 	andeq	r0, r0, r4, lsl #1
    7398:	08179c01 	ldmdaeq	r7, {r0, sl, fp, ip, pc}
    739c:	3b140000 	blcc	5073a4 <__Stack_Size+0x506fa4>
    73a0:	01000026 	tsteq	r0, r6, lsr #32
    73a4:	04ac01a4 	strteq	r0, [ip], #420	; 0x1a4
    73a8:	50010000 	andpl	r0, r1, r0
    73ac:	0029fc14 	eoreq	pc, r9, r4, lsl ip	; <UNPREDICTABLE>
    73b0:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    73b4:	0000074b 	andeq	r0, r0, fp, asr #14
    73b8:	27165101 	ldrcs	r5, [r6, -r1, lsl #2]
    73bc:	01000028 	tsteq	r0, r8, lsr #32
    73c0:	004c01a6 	subeq	r0, ip, r6, lsr #3
    73c4:	378b0000 	strcc	r0, [fp, r0]
    73c8:	a8160000 	ldmdage	r6, {}	; <UNPREDICTABLE>
    73cc:	01000027 	tsteq	r0, r7, lsr #32
    73d0:	004c01a6 	subeq	r0, ip, r6, lsr #3
    73d4:	37aa0000 	strcc	r0, [sl, r0]!
    73d8:	e0160000 	ands	r0, r6, r0
    73dc:	0100002c 	tsteq	r0, ip, lsr #32
    73e0:	004c01a6 	subeq	r0, ip, r6, lsr #3
    73e4:	380b0000 	stmdacc	fp, {}	; <UNPREDICTABLE>
    73e8:	20000000 	andcs	r0, r0, r0
    73ec:	000029cd 	andeq	r2, r0, sp, asr #19
    73f0:	6c020001 	stcvs	0, cr0, [r2], {1}
    73f4:	68080054 	stmdavs	r8, {r2, r4, r6}
    73f8:	01000000 	mrseq	r0, (UNDEF: 0)
    73fc:	00087c9c 	muleq	r8, ip, ip
    7400:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7404:	00010000 	andeq	r0, r1, r0
    7408:	0004ac02 	andeq	sl, r4, r2, lsl #24
    740c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7410:	000029fc 	strdeq	r2, [r0], -ip
    7414:	4b020001 	blmi	87420 <__Stack_Size+0x87020>
    7418:	40000007 	andmi	r0, r0, r7
    741c:	16000038 			; <UNDEFINED> instruction: 0x16000038
    7420:	00002827 	andeq	r2, r0, r7, lsr #16
    7424:	4c020201 	sfmmi	f0, 4, [r2], {1}
    7428:	61000000 	mrsvs	r0, (UNDEF: 0)
    742c:	16000038 			; <UNDEFINED> instruction: 0x16000038
    7430:	000027a8 	andeq	r2, r0, r8, lsr #15
    7434:	4c020201 	sfmmi	f0, 4, [r2], {1}
    7438:	80000000 	andhi	r0, r0, r0
    743c:	16000038 			; <UNDEFINED> instruction: 0x16000038
    7440:	00002ce0 	andeq	r2, r0, r0, ror #25
    7444:	4c020201 	sfmmi	f0, 4, [r2], {1}
    7448:	aa000000 	bge	7450 <__Stack_Size+0x7050>
    744c:	00000038 	andeq	r0, r0, r8, lsr r0
    7450:	002bad20 	eoreq	sl, fp, r0, lsr #26
    7454:	02d10100 	sbcseq	r0, r1, #0, 2
    7458:	080054d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip, lr}
    745c:	00000022 	andeq	r0, r0, r2, lsr #32
    7460:	08af9c01 	stmiaeq	pc!, {r0, sl, fp, ip, pc}	; <UNPREDICTABLE>
    7464:	3b140000 	blcc	50746c <__Stack_Size+0x50706c>
    7468:	01000026 	tsteq	r0, r6, lsr #32
    746c:	04ac02d1 	strteq	r0, [ip], #721	; 0x2d1
    7470:	50010000 	andpl	r0, r1, r0
    7474:	00279514 	eoreq	r9, r7, r4, lsl r5
    7478:	02d10100 	sbcseq	r0, r1, #0, 2
    747c:	000008af 	andeq	r0, r0, pc, lsr #17
    7480:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    7484:	00046f04 	andeq	r6, r4, r4, lsl #30
    7488:	0af92000 	beq	ffe4f490 <SCS_BASE+0x1fe41490>
    748c:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    7490:	0054f602 	subseq	pc, r4, r2, lsl #12
    7494:	00001208 	andeq	r1, r0, r8, lsl #4
    7498:	da9c0100 	ble	fe7078a0 <SCS_BASE+0x1e6f98a0>
    749c:	14000008 	strne	r0, [r0], #-8
    74a0:	00002801 	andeq	r2, r0, r1, lsl #16
    74a4:	e802ee01 	stmda	r2, {r0, r9, sl, fp, sp, lr, pc}
    74a8:	01000006 	tsteq	r0, r6
    74ac:	d6200050 			; <UNDEFINED> instruction: 0xd6200050
    74b0:	0100000c 	tsteq	r0, ip
    74b4:	55080300 	strpl	r0, [r8, #-768]	; 0x300
    74b8:	00140800 	andseq	r0, r4, r0, lsl #16
    74bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    74c0:	000008ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    74c4:	0029fc14 	eoreq	pc, r9, r4, lsl ip	; <UNPREDICTABLE>
    74c8:	03000100 	movweq	r0, #256	; 0x100
    74cc:	0000074b 	andeq	r0, r0, fp, asr #14
    74d0:	20005001 	andcs	r5, r0, r1
    74d4:	000024b3 			; <UNDEFINED> instruction: 0x000024b3
    74d8:	1c031501 	cfstr32ne	mvfx1, [r3], {1}
    74dc:	10080055 	andne	r0, r8, r5, asr r0
    74e0:	01000000 	mrseq	r0, (UNDEF: 0)
    74e4:	0009249c 	muleq	r9, ip, r4
    74e8:	297b1400 	ldmdbcs	fp!, {sl, ip}^
    74ec:	15010000 	strne	r0, [r1, #-0]
    74f0:	00092403 	andeq	r2, r9, r3, lsl #8
    74f4:	00500100 	subseq	r0, r0, r0, lsl #2
    74f8:	04070412 	streq	r0, [r7], #-1042	; 0x412
    74fc:	85200000 	strhi	r0, [r0, #-0]!
    7500:	0100002c 	tsteq	r0, ip, lsr #32
    7504:	552c0327 	strpl	r0, [ip, #-807]!	; 0x327
    7508:	00120800 	andseq	r0, r2, r0, lsl #16
    750c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7510:	0000094f 	andeq	r0, r0, pc, asr #18
    7514:	00279514 	eoreq	r9, r7, r4, lsl r5
    7518:	03270100 			; <UNDEFINED> instruction: 0x03270100
    751c:	000008af 	andeq	r0, r0, pc, lsr #17
    7520:	20005001 	andcs	r5, r0, r1
    7524:	00000d98 	muleq	r0, r8, sp
    7528:	3e033c01 	cdpcc	12, 0, cr3, cr3, cr1, {0}
    752c:	18080055 	stmdane	r8, {r0, r2, r4, r6}
    7530:	01000000 	mrseq	r0, (UNDEF: 0)
    7534:	0009829c 	muleq	r9, ip, r2
    7538:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    753c:	3c010000 	stccc	0, cr0, [r1], {-0}
    7540:	0004ac03 	andeq	sl, r4, r3, lsl #24
    7544:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7548:	00001696 	muleq	r0, r6, r6
    754c:	cf033c01 	svcgt	0x00033c01
    7550:	01000000 	mrseq	r0, (UNDEF: 0)
    7554:	87200051 			; <UNDEFINED> instruction: 0x87200051
    7558:	0100002b 	tsteq	r0, fp, lsr #32
    755c:	55560357 	ldrbpl	r0, [r6, #-855]	; 0x357
    7560:	001c0800 	andseq	r0, ip, r0, lsl #16
    7564:	9c010000 	stcls	0, cr0, [r1], {-0}
    7568:	000009b5 			; <UNDEFINED> instruction: 0x000009b5
    756c:	00263b14 	eoreq	r3, r6, r4, lsl fp
    7570:	03570100 	cmpeq	r7, #0, 2
    7574:	000004ac 	andeq	r0, r0, ip, lsr #9
    7578:	96145001 	ldrls	r5, [r4], -r1
    757c:	01000016 	tsteq	r0, r6, lsl r0
    7580:	00cf0357 	sbceq	r0, pc, r7, asr r3	; <UNPREDICTABLE>
    7584:	51010000 	mrspl	r0, (UNDEF: 1)
    7588:	0a5f2000 	beq	17cf590 <__Stack_Size+0x17cf190>
    758c:	7d010000 	stcvc	0, cr0, [r1, #-0]
    7590:	00557203 	subseq	r7, r5, r3, lsl #4
    7594:	00001208 	andeq	r1, r0, r8, lsl #4
    7598:	f89c0100 			; <UNDEFINED> instruction: 0xf89c0100
    759c:	14000009 	strne	r0, [r0], #-9
    75a0:	0000263b 	andeq	r2, r0, fp, lsr r6
    75a4:	ac037d01 	stcge	13, cr7, [r3], {1}
    75a8:	01000004 	tsteq	r0, r4
    75ac:	2ce71550 	cfstr64cs	mvdx1, [r7], #320	; 0x140
    75b0:	7d010000 	stcvc	0, cr0, [r1, #-0]
    75b4:	00004c03 	andeq	r4, r0, r3, lsl #24
    75b8:	0038d400 	eorseq	sp, r8, r0, lsl #8
    75bc:	16961400 	ldrne	r1, [r6], r0, lsl #8
    75c0:	7d010000 	stcvc	0, cr0, [r1, #-0]
    75c4:	0000cf03 	andeq	ip, r0, r3, lsl #30
    75c8:	00520100 	subseq	r0, r2, r0, lsl #2
    75cc:	0028e520 	eoreq	lr, r8, r0, lsr #10
    75d0:	03a00100 	moveq	r0, #0, 2
    75d4:	08005584 	stmdaeq	r0, {r2, r7, r8, sl, ip, lr}
    75d8:	00000004 	andeq	r0, r0, r4
    75dc:	0a2b9c01 	beq	aee5e8 <__Stack_Size+0xaee1e8>
    75e0:	3b140000 	blcc	5075e8 <__Stack_Size+0x5071e8>
    75e4:	01000026 	tsteq	r0, r6, lsr #32
    75e8:	04ac03a0 	strteq	r0, [ip], #928	; 0x3a0
    75ec:	50010000 	andpl	r0, r1, r0
    75f0:	002a6f14 	eoreq	r6, sl, r4, lsl pc
    75f4:	03a00100 	moveq	r0, #0, 2
    75f8:	0000004c 	andeq	r0, r0, ip, asr #32
    75fc:	20005101 	andcs	r5, r0, r1, lsl #2
    7600:	00002750 	andeq	r2, r0, r0, asr r7
    7604:	8803bf01 	stmdahi	r3, {r0, r8, r9, sl, fp, ip, sp, pc}
    7608:	08080055 	stmdaeq	r8, {r0, r2, r4, r6}
    760c:	01000000 	mrseq	r0, (UNDEF: 0)
    7610:	000a6e9c 	muleq	sl, ip, lr
    7614:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7618:	bf010000 	svclt	0x00010000
    761c:	0004ac03 	andeq	sl, r4, r3, lsl #24
    7620:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7624:	000028b0 			; <UNDEFINED> instruction: 0x000028b0
    7628:	4c03bf01 	stcmi	15, cr11, [r3], {1}
    762c:	01000000 	mrseq	r0, (UNDEF: 0)
    7630:	26f71551 	usatcs	r1, #23, r1, asr #10
    7634:	bf010000 	svclt	0x00010000
    7638:	00004c03 	andeq	r4, r0, r3, lsl #24
    763c:	00390e00 	eorseq	r0, r9, r0, lsl #28
    7640:	21200000 			; <UNDEFINED> instruction: 0x21200000
    7644:	0100002c 	tsteq	r0, ip, lsr #32
    7648:	559003dc 	ldrpl	r0, [r0, #988]	; 0x3dc
    764c:	00120800 	andseq	r0, r2, r0, lsl #16
    7650:	9c010000 	stcls	0, cr0, [r1], {-0}
    7654:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    7658:	00263b14 	eoreq	r3, r6, r4, lsl fp
    765c:	03dc0100 	bicseq	r0, ip, #0, 2
    7660:	000004ac 	andeq	r0, r0, ip, lsr #9
    7664:	1a155001 	bne	55b670 <__Stack_Size+0x55b270>
    7668:	0100002d 	tsteq	r0, sp, lsr #32
    766c:	004c03dc 	ldrdeq	r0, [ip], #-60	; 0xffffffc4
    7670:	392f0000 	stmdbcc	pc!, {}	; <UNPREDICTABLE>
    7674:	96140000 	ldrls	r0, [r4], -r0
    7678:	01000016 	tsteq	r0, r6, lsl r0
    767c:	00cf03dc 	ldrdeq	r0, [pc], #60	; <UNPREDICTABLE>
    7680:	52010000 	andpl	r0, r1, #0
    7684:	2ad42000 	bcs	ff50f68c <SCS_BASE+0x1f50168c>
    7688:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    768c:	0055a203 	subseq	sl, r5, r3, lsl #4
    7690:	00000e08 	andeq	r0, r0, r8, lsl #28
    7694:	d69c0100 	ldrle	r0, [ip], r0, lsl #2
    7698:	1400000a 	strne	r0, [r0], #-10
    769c:	0000263b 	andeq	r2, r0, fp, lsr r6
    76a0:	ac03f801 	stcge	8, cr15, [r3], {1}
    76a4:	01000004 	tsteq	r0, r4
    76a8:	34200050 	strtcc	r0, [r0], #-80	; 0x50
    76ac:	01000027 	tsteq	r0, r7, lsr #32
    76b0:	55b0040e 	ldrpl	r0, [r0, #1038]!	; 0x40e
    76b4:	001a0800 	andseq	r0, sl, r0, lsl #16
    76b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    76bc:	00000b3f 	andeq	r0, r0, pc, lsr fp
    76c0:	00263b14 	eoreq	r3, r6, r4, lsl fp
    76c4:	040e0100 	streq	r0, [lr], #-256	; 0x100
    76c8:	000004ac 	andeq	r0, r0, ip, lsr #9
    76cc:	75155001 	ldrvc	r5, [r5, #-1]
    76d0:	01000025 	tsteq	r0, r5, lsr #32
    76d4:	004c040e 	subeq	r0, ip, lr, lsl #8
    76d8:	39690000 	stmdbcc	r9!, {}^	; <UNPREDICTABLE>
    76dc:	7a210000 	bvc	8476e4 <__Stack_Size+0x8472e4>
    76e0:	b0000004 	andlt	r0, r0, r4
    76e4:	0e080055 	mcreq	0, 0, r0, cr8, cr5, {2}
    76e8:	01000000 	mrseq	r0, (UNDEF: 0)
    76ec:	93220415 			; <UNDEFINED> instruction: 0x93220415
    76f0:	69000004 	stmdbvs	r0, {r2}
    76f4:	23000039 	movwcs	r0, #57	; 0x39
    76f8:	00000487 	andeq	r0, r0, r7, lsl #9
    76fc:	b0245001 	eorlt	r5, r4, r1
    7700:	0e080055 	mcreq	0, 0, r0, cr8, cr5, {2}
    7704:	25000000 	strcs	r0, [r0, #-0]
    7708:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    770c:	0000398a 	andeq	r3, r0, sl, lsl #19
    7710:	20000000 	andcs	r0, r0, r0
    7714:	00002bcc 	andeq	r2, r0, ip, asr #23
    7718:	ca042d01 	bgt	112b24 <__Stack_Size+0x112724>
    771c:	34080055 	strcc	r0, [r8], #-85	; 0x55
    7720:	01000000 	mrseq	r0, (UNDEF: 0)
    7724:	000bee9c 	muleq	fp, ip, lr
    7728:	263b1500 	ldrtcs	r1, [fp], -r0, lsl #10
    772c:	2d010000 	stccs	0, cr0, [r1, #-0]
    7730:	0004ac04 	andeq	sl, r4, r4, lsl #24
    7734:	0039bf00 	eorseq	fp, r9, r0, lsl #30
    7738:	29391500 	ldmdbcs	r9!, {r8, sl, ip}
    773c:	2d010000 	stccs	0, cr0, [r1, #-0]
    7740:	00004c04 	andeq	r4, r0, r4, lsl #24
    7744:	0039f300 	eorseq	pc, r9, r0, lsl #6
    7748:	2b781500 	blcs	1e0cb50 <__Stack_Size+0x1e0c750>
    774c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    7750:	00004c04 	andeq	r4, r0, r4, lsl #24
    7754:	003a1400 	eorseq	r1, sl, r0, lsl #8
    7758:	2d111500 	cfldr32cs	mvfx1, [r1, #-0]
    775c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    7760:	00004c04 	andeq	r4, r0, r4, lsl #24
    7764:	003a3500 	eorseq	r3, sl, r0, lsl #10
    7768:	047a2600 	ldrbteq	r2, [sl], #-1536	; 0x600
    776c:	55e40000 	strbpl	r0, [r4, #0]!
    7770:	000e0800 	andeq	r0, lr, r0, lsl #16
    7774:	41010000 	mrsmi	r0, (UNDEF: 1)
    7778:	000bcb04 	andeq	ip, fp, r4, lsl #22
    777c:	04932300 	ldreq	r2, [r3], #768	; 0x300
    7780:	55010000 	strpl	r0, [r1, #-0]
    7784:	00048723 	andeq	r8, r4, r3, lsr #14
    7788:	24540100 	ldrbcs	r0, [r4], #-256	; 0x100
    778c:	080055e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip, lr}
    7790:	0000000e 	andeq	r0, r0, lr
    7794:	00049f25 	andeq	r9, r4, r5, lsr #30
    7798:	003a6f00 	eorseq	r6, sl, r0, lsl #30
    779c:	1a000000 	bne	77a4 <__Stack_Size+0x73a4>
    77a0:	080055de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, sl, ip, lr}
    77a4:	00000527 	andeq	r0, r0, r7, lsr #10
    77a8:	00000be4 	andeq	r0, r0, r4, ror #23
    77ac:	0152011b 	cmpeq	r2, fp, lsl r1
    77b0:	50011b31 	andpl	r1, r1, r1, lsr fp
    77b4:	00007402 	andeq	r7, r0, r2, lsl #8
    77b8:	0055e427 	subseq	lr, r5, r7, lsr #8
    77bc:	0004b208 	andeq	fp, r4, r8, lsl #4
    77c0:	40200000 	eormi	r0, r0, r0
    77c4:	0100002a 	tsteq	r0, sl, lsr #32
    77c8:	55fe04b1 	ldrbpl	r0, [lr, #1201]!	; 0x4b1
    77cc:	00140800 	andseq	r0, r4, r0, lsl #16
    77d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    77d4:	00000c51 	andeq	r0, r0, r1, asr ip
    77d8:	00263b14 	eoreq	r3, r6, r4, lsl fp
    77dc:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    77e0:	000004ac 	andeq	r0, r0, ip, lsr #9
    77e4:	8c155001 	ldchi	0, cr5, [r5], {1}
    77e8:	01000025 	tsteq	r0, r5, lsr #32
    77ec:	004c04b1 	strheq	r0, [ip], #-65	; 0xffffffbf
    77f0:	3a990000 	bcc	fe6477f8 <SCS_BASE+0x1e6397f8>
    77f4:	be140000 	cdplt	0, 1, cr0, cr4, cr0, {0}
    77f8:	0100002c 	tsteq	r0, ip, lsr #32
    77fc:	004c04b1 	strheq	r0, [ip], #-65	; 0xffffffbf
    7800:	52010000 	andpl	r0, r1, #0
    7804:	002a0d15 	eoreq	r0, sl, r5, lsl sp
    7808:	04b20100 	ldrteq	r0, [r2], #256	; 0x100
    780c:	0000004c 	andeq	r0, r0, ip, asr #32
    7810:	00003aba 			; <UNDEFINED> instruction: 0x00003aba
    7814:	00262116 	eoreq	r2, r6, r6, lsl r1
    7818:	04b40100 	ldrteq	r0, [r4], #256	; 0x100
    781c:	0000004c 	andeq	r0, r0, ip, asr #32
    7820:	00003adb 	ldrdeq	r3, [r0], -fp
    7824:	2b2c2000 	blcs	b0f82c <__Stack_Size+0xb0f42c>
    7828:	5b010000 	blpl	47830 <__Stack_Size+0x47430>
    782c:	00561204 	subseq	r1, r6, r4, lsl #4
    7830:	00001a08 	andeq	r1, r0, r8, lsl #20
    7834:	c89c0100 	ldmgt	ip, {r8}
    7838:	1500000c 	strne	r0, [r0, #-12]
    783c:	0000263b 	andeq	r2, r0, fp, lsr r6
    7840:	ac045b01 	stcge	11, cr5, [r4], {1}
    7844:	0a000004 	beq	785c <__Stack_Size+0x745c>
    7848:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    784c:	0000258c 	andeq	r2, r0, ip, lsl #11
    7850:	4c045b01 	stcmi	11, cr5, [r4], {1}
    7854:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    7858:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    785c:	00002cbe 			; <UNDEFINED> instruction: 0x00002cbe
    7860:	4c045b01 	stcmi	11, cr5, [r4], {1}
    7864:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    7868:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    786c:	00002a0d 	andeq	r2, r0, sp, lsl #20
    7870:	4c045c01 	stcmi	12, cr5, [r4], {1}
    7874:	6a000000 	bvs	787c <__Stack_Size+0x747c>
    7878:	1600003b 			; <UNDEFINED> instruction: 0x1600003b
    787c:	00002621 	andeq	r2, r0, r1, lsr #12
    7880:	4c045e01 	stcmi	14, cr5, [r4], {1}
    7884:	8b000000 	blhi	788c <__Stack_Size+0x748c>
    7888:	2800003b 	stmdacs	r0, {r0, r1, r3, r4, r5}
    788c:	0800561a 	stmdaeq	r0, {r1, r3, r4, r9, sl, ip, lr}
    7890:	00000bee 	andeq	r0, r0, lr, ror #23
    7894:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7898:	00000074 	andeq	r0, r0, r4, ror r0
    789c:	0026a420 	eoreq	sl, r6, r0, lsr #8
    78a0:	048d0100 	streq	r0, [sp], #256	; 0x100
    78a4:	0800562c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, lr}
    78a8:	00000014 	andeq	r0, r0, r4, lsl r0
    78ac:	0d2f9c01 	stceq	12, cr9, [pc, #-4]!	; 78b0 <__Stack_Size+0x74b0>
    78b0:	3b150000 	blcc	5478b8 <__Stack_Size+0x5474b8>
    78b4:	01000026 	tsteq	r0, r6, lsr #32
    78b8:	04ac048d 	strteq	r0, [ip], #1165	; 0x48d
    78bc:	3bc80000 	blcc	ff2078c4 <SCS_BASE+0x1f1f98c4>
    78c0:	8c150000 	ldchi	0, cr0, [r5], {-0}
    78c4:	01000025 	tsteq	r0, r5, lsr #32
    78c8:	004c048d 	subeq	r0, ip, sp, lsl #9
    78cc:	3be60000 	blcc	ff9878d4 <SCS_BASE+0x1f9798d4>
    78d0:	be150000 	cdplt	0, 1, cr0, cr5, cr0, {0}
    78d4:	0100002c 	tsteq	r0, ip, lsr #32
    78d8:	004c048e 	subeq	r0, ip, lr, lsl #9
    78dc:	3c070000 	stccc	0, cr0, [r7], {-0}
    78e0:	0d150000 	ldceq	0, cr0, [r5, #-0]
    78e4:	0100002a 	tsteq	r0, sl, lsr #32
    78e8:	004c048e 	subeq	r0, ip, lr, lsl #9
    78ec:	3c280000 	stccc	0, cr0, [r8], #-0
    78f0:	34280000 	strtcc	r0, [r8], #-0
    78f4:	ee080056 	mcr	0, 0, r0, cr8, cr6, {2}
    78f8:	1b00000b 	blne	792c <__Stack_Size+0x752c>
    78fc:	74025001 	strvc	r5, [r2], #-1
    7900:	20000000 	andcs	r0, r0, r0
    7904:	00000dfa 	strdeq	r0, [r0], -sl
    7908:	4004d601 	andmi	sp, r4, r1, lsl #12
    790c:	06080056 			; <UNDEFINED> instruction: 0x06080056
    7910:	01000000 	mrseq	r0, (UNDEF: 0)
    7914:	000d709c 	muleq	sp, ip, r0
    7918:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    791c:	d6010000 	strle	r0, [r1], -r0
    7920:	0004ac04 	andeq	sl, r4, r4, lsl #24
    7924:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7928:	00002af6 	strdeq	r2, [r0], -r6
    792c:	4c04d601 	stcmi	6, cr13, [r4], {1}
    7930:	01000000 	mrseq	r0, (UNDEF: 0)
    7934:	28821451 	stmcs	r2, {r0, r4, r6, sl, ip}
    7938:	d6010000 	strle	r0, [r1], -r0
    793c:	00004c04 	andeq	r4, r0, r4, lsl #24
    7940:	00520100 	subseq	r0, r2, r0, lsl #2
    7944:	00299720 	eoreq	r9, r9, r0, lsr #14
    7948:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    794c:	08005646 	stmdaeq	r0, {r1, r2, r6, r9, sl, ip, lr}
    7950:	00000010 	andeq	r0, r0, r0, lsl r0
    7954:	0db59c01 	ldceq	12, cr9, [r5, #4]!
    7958:	3b140000 	blcc	507960 <__Stack_Size+0x507560>
    795c:	01000026 	tsteq	r0, r6, lsr #32
    7960:	04ac04f2 	strteq	r0, [ip], #1266	; 0x4f2
    7964:	50010000 	andpl	r0, r1, r0
    7968:	00064515 	andeq	r4, r6, r5, lsl r5
    796c:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    7970:	0000004c 	andeq	r0, r0, ip, asr #32
    7974:	00003c49 	andeq	r3, r0, r9, asr #24
    7978:	00269116 	eoreq	r9, r6, r6, lsl r1
    797c:	04f40100 	ldrbteq	r0, [r4], #256	; 0x100
    7980:	0000004c 	andeq	r0, r0, ip, asr #32
    7984:	00003c6a 	andeq	r3, r0, sl, ror #24
    7988:	047a2900 	ldrbteq	r2, [sl], #-2304	; 0x900
    798c:	56560000 	ldrbpl	r0, [r6], -r0
    7990:	00100800 	andseq	r0, r0, r0, lsl #16
    7994:	9c010000 	stcls	0, cr0, [r1], {-0}
    7998:	00000de2 	andeq	r0, r0, r2, ror #27
    799c:	00048723 	andeq	r8, r4, r3, lsr #14
    79a0:	22500100 	subscs	r0, r0, #0, 2
    79a4:	00000493 	muleq	r0, r3, r4
    79a8:	00003c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    79ac:	00049f25 	andeq	r9, r4, r5, lsr #30
    79b0:	003cc000 	eorseq	ip, ip, r0
    79b4:	0b200000 	bleq	8079bc <__Stack_Size+0x8075bc>
    79b8:	01000029 	tsteq	r0, r9, lsr #32
    79bc:	56660545 	strbtpl	r0, [r6], -r5, asr #10
    79c0:	003c0800 	eorseq	r0, ip, r0, lsl #16
    79c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    79c8:	00000e67 	andeq	r0, r0, r7, ror #28
    79cc:	00263b14 	eoreq	r3, r6, r4, lsl fp
    79d0:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    79d4:	000004ac 	andeq	r0, r0, ip, lsr #9
    79d8:	56155001 	ldrpl	r5, [r5], -r1
    79dc:	01000028 	tsteq	r0, r8, lsr #32
    79e0:	004c0545 	subeq	r0, ip, r5, asr #10
    79e4:	3cf50000 	ldclcc	0, cr0, [r5]
    79e8:	11150000 	tstne	r5, r0
    79ec:	01000026 	tsteq	r0, r6, lsr #32
    79f0:	004c0546 	subeq	r0, ip, r6, asr #10
    79f4:	3d160000 	ldccc	0, cr0, [r6, #-0]
    79f8:	51150000 	tstpl	r5, r0
    79fc:	01000026 	tsteq	r0, r6, lsr #32
    7a00:	004c0546 	subeq	r0, ip, r6, asr #10
    7a04:	3d370000 	ldccc	0, cr0, [r7, #-0]
    7a08:	21160000 	tstcs	r6, r0
    7a0c:	01000026 	tsteq	r0, r6, lsr #32
    7a10:	004c0548 	subeq	r0, ip, r8, asr #10
    7a14:	3d580000 	ldclcc	0, cr0, [r8, #-0]
    7a18:	7f160000 	svcvc	0x00160000
    7a1c:	0100002a 	tsteq	r0, sl, lsr #32
    7a20:	004c0549 	subeq	r0, ip, r9, asr #10
    7a24:	3d8d0000 	stccc	0, cr0, [sp]
    7a28:	a8160000 	ldmdage	r6, {}	; <UNPREDICTABLE>
    7a2c:	01000027 	tsteq	r0, r7, lsr #32
    7a30:	004c054a 	subeq	r0, ip, sl, asr #10
    7a34:	3db70000 	ldccc	0, cr0, [r7]
    7a38:	20000000 	andcs	r0, r0, r0
    7a3c:	00002c2c 	andeq	r2, r0, ip, lsr #24
    7a40:	a2057f01 	andge	r7, r5, #1, 30
    7a44:	10080056 	andne	r0, r8, r6, asr r0
    7a48:	01000000 	mrseq	r0, (UNDEF: 0)
    7a4c:	000eac9c 	muleq	lr, ip, ip
    7a50:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7a54:	7f010000 	svcvc	0x00010000
    7a58:	0004ac05 	andeq	sl, r4, r5, lsl #24
    7a5c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7a60:	00002640 	andeq	r2, r0, r0, asr #12
    7a64:	4c057f01 	stcmi	15, cr7, [r5], {1}
    7a68:	e1000000 	mrs	r0, (UNDEF: 0)
    7a6c:	1600003d 			; <UNDEFINED> instruction: 0x1600003d
    7a70:	00002a7f 	andeq	r2, r0, pc, ror sl
    7a74:	4c058101 	stfmid	f0, [r5], {1}
    7a78:	02000000 	andeq	r0, r0, #0
    7a7c:	0000003e 	andeq	r0, r0, lr, lsr r0
    7a80:	0025ca20 	eoreq	ip, r5, r0, lsr #20
    7a84:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    7a88:	080056b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, ip, lr}
    7a8c:	00000014 	andeq	r0, r0, r4, lsl r0
    7a90:	0ef19c01 	cdpeq	12, 15, cr9, cr1, cr1, {0}
    7a94:	3b140000 	blcc	507a9c <__Stack_Size+0x50769c>
    7a98:	01000026 	tsteq	r0, r6, lsr #32
    7a9c:	04ac05a1 	strteq	r0, [ip], #1441	; 0x5a1
    7aa0:	50010000 	andpl	r0, r1, r0
    7aa4:	00264015 	eoreq	r4, r6, r5, lsl r0
    7aa8:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    7aac:	0000004c 	andeq	r0, r0, ip, asr #32
    7ab0:	00003e37 	andeq	r3, r0, r7, lsr lr
    7ab4:	002a7f16 	eoreq	r7, sl, r6, lsl pc
    7ab8:	05a30100 	streq	r0, [r3, #256]!	; 0x100
    7abc:	0000004c 	andeq	r0, r0, ip, asr #32
    7ac0:	00003e58 	andeq	r3, r0, r8, asr lr
    7ac4:	2cee2000 	stclcs	0, cr2, [lr]
    7ac8:	c3010000 	movwgt	r0, #4096	; 0x1000
    7acc:	0056c605 	subseq	ip, r6, r5, lsl #12
    7ad0:	00001008 	andeq	r1, r0, r8
    7ad4:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
    7ad8:	1400000f 	strne	r0, [r0], #-15
    7adc:	0000263b 	andeq	r2, r0, fp, lsr r6
    7ae0:	ac05c301 	stcge	3, cr12, [r5], {1}
    7ae4:	01000004 	tsteq	r0, r4
    7ae8:	26401550 			; <UNDEFINED> instruction: 0x26401550
    7aec:	c3010000 	movwgt	r0, #4096	; 0x1000
    7af0:	00004c05 	andeq	r4, r0, r5, lsl #24
    7af4:	003e8d00 	eorseq	r8, lr, r0, lsl #26
    7af8:	2a881600 	bcs	fe20d300 <SCS_BASE+0x1e1ff300>
    7afc:	c5010000 	strgt	r0, [r1, #-0]
    7b00:	00004c05 	andeq	r4, r0, r5, lsl #24
    7b04:	003eae00 	eorseq	sl, lr, r0, lsl #28
    7b08:	d9200000 	stmdble	r0!, {}	; <UNPREDICTABLE>
    7b0c:	01000029 	tsteq	r0, r9, lsr #32
    7b10:	56d605e5 	ldrbpl	r0, [r6], r5, ror #11
    7b14:	00140800 	andseq	r0, r4, r0, lsl #16
    7b18:	9c010000 	stcls	0, cr0, [r1], {-0}
    7b1c:	00000f7b 	andeq	r0, r0, fp, ror pc
    7b20:	00263b14 	eoreq	r3, r6, r4, lsl fp
    7b24:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    7b28:	000004ac 	andeq	r0, r0, ip, lsr #9
    7b2c:	40155001 	andsmi	r5, r5, r1
    7b30:	01000026 	tsteq	r0, r6, lsr #32
    7b34:	004c05e5 	subeq	r0, ip, r5, ror #11
    7b38:	3ee30000 	cdpcc	0, 14, cr0, cr3, cr0, {0}
    7b3c:	88160000 	ldmdahi	r6, {}	; <UNPREDICTABLE>
    7b40:	0100002a 	tsteq	r0, sl, lsr #32
    7b44:	004c05e7 	subeq	r0, ip, r7, ror #11
    7b48:	3f040000 	svccc	0x00040000
    7b4c:	20000000 	andcs	r0, r0, r0
    7b50:	0000275e 	andeq	r2, r0, lr, asr r7
    7b54:	ea060201 	b	188360 <__Stack_Size+0x187f60>
    7b58:	18080056 	stmdane	r8, {r1, r2, r4, r6}
    7b5c:	01000000 	mrseq	r0, (UNDEF: 0)
    7b60:	000fae9c 	muleq	pc, ip, lr	; <UNPREDICTABLE>
    7b64:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7b68:	02010000 	andeq	r0, r1, #0
    7b6c:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7b70:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7b74:	00001696 	muleq	r0, r6, r6
    7b78:	cf060201 	svcgt	0x00060201
    7b7c:	01000000 	mrseq	r0, (UNDEF: 0)
    7b80:	9d200051 	stcls	0, cr0, [r0, #-324]!	; 0xfffffebc
    7b84:	0100002a 	tsteq	r0, sl, lsr #32
    7b88:	5702061d 	smladpl	r2, sp, r6, r0
    7b8c:	00180800 	andseq	r0, r8, r0, lsl #16
    7b90:	9c010000 	stcls	0, cr0, [r1], {-0}
    7b94:	00000fe1 	andeq	r0, r0, r1, ror #31
    7b98:	00263b14 	eoreq	r3, r6, r4, lsl fp
    7b9c:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    7ba0:	000004ac 	andeq	r0, r0, ip, lsr #9
    7ba4:	96145001 	ldrls	r5, [r4], -r1
    7ba8:	01000016 	tsteq	r0, r6, lsl r0
    7bac:	00cf061d 	sbceq	r0, pc, sp, lsl r6	; <UNPREDICTABLE>
    7bb0:	51010000 	mrspl	r0, (UNDEF: 1)
    7bb4:	25f62000 	ldrbcs	r2, [r6, #0]!
    7bb8:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7bbc:	00571a06 	subseq	r1, r7, r6, lsl #20
    7bc0:	00001808 	andeq	r1, r0, r8, lsl #16
    7bc4:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    7bc8:	14000010 	strne	r0, [r0], #-16
    7bcc:	0000263b 	andeq	r2, r0, fp, lsr r6
    7bd0:	ac063901 	stcge	9, cr3, [r6], {1}
    7bd4:	01000004 	tsteq	r0, r4
    7bd8:	16961450 			; <UNDEFINED> instruction: 0x16961450
    7bdc:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7be0:	0000cf06 	andeq	ip, r0, r6, lsl #30
    7be4:	00510100 	subseq	r0, r1, r0, lsl #2
    7be8:	002aab20 	eoreq	sl, sl, r0, lsr #22
    7bec:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    7bf0:	08005732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip, lr}
    7bf4:	00000018 	andeq	r0, r0, r8, lsl r0
    7bf8:	10479c01 	subne	r9, r7, r1, lsl #24
    7bfc:	3b140000 	blcc	507c04 <__Stack_Size+0x507804>
    7c00:	01000026 	tsteq	r0, r6, lsr #32
    7c04:	04ac0655 	strteq	r0, [ip], #1621	; 0x655
    7c08:	50010000 	andpl	r0, r1, r0
    7c0c:	00169614 	andseq	r9, r6, r4, lsl r6
    7c10:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    7c14:	000000cf 	andeq	r0, r0, pc, asr #1
    7c18:	20005101 	andcs	r5, r0, r1, lsl #2
    7c1c:	000001d4 	ldrdeq	r0, [r0], -r4
    7c20:	4a067401 	bmi	1a4c2c <__Stack_Size+0x1a482c>
    7c24:	10080057 	andne	r0, r8, r7, asr r0
    7c28:	01000000 	mrseq	r0, (UNDEF: 0)
    7c2c:	00108c9c 	mulseq	r0, ip, ip
    7c30:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7c34:	74010000 	strvc	r0, [r1], #-0
    7c38:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7c3c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7c40:	00002510 	andeq	r2, r0, r0, lsl r5
    7c44:	4c067401 	cfstrsmi	mvf7, [r6], {1}
    7c48:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    7c4c:	1600003f 			; <UNDEFINED> instruction: 0x1600003f
    7c50:	00002a7f 	andeq	r2, r0, pc, ror sl
    7c54:	4c067601 	stcmi	6, cr7, [r6], {1}
    7c58:	5a000000 	bpl	7c60 <__Stack_Size+0x7860>
    7c5c:	0000003f 	andeq	r0, r0, pc, lsr r0
    7c60:	0025b520 	eoreq	fp, r5, r0, lsr #10
    7c64:	06950100 	ldreq	r0, [r5], r0, lsl #2
    7c68:	0800575a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, ip, lr}
    7c6c:	00000014 	andeq	r0, r0, r4, lsl r0
    7c70:	10d19c01 	sbcsne	r9, r1, r1, lsl #24
    7c74:	3b140000 	blcc	507c7c <__Stack_Size+0x50787c>
    7c78:	01000026 	tsteq	r0, r6, lsr #32
    7c7c:	04ac0695 	strteq	r0, [ip], #1685	; 0x695
    7c80:	50010000 	andpl	r0, r1, r0
    7c84:	00251015 	eoreq	r1, r5, r5, lsl r0
    7c88:	06950100 	ldreq	r0, [r5], r0, lsl #2
    7c8c:	0000004c 	andeq	r0, r0, ip, asr #32
    7c90:	00003f8f 	andeq	r3, r0, pc, lsl #31
    7c94:	002a7f16 	eoreq	r7, sl, r6, lsl pc
    7c98:	06970100 	ldreq	r0, [r7], r0, lsl #2
    7c9c:	0000004c 	andeq	r0, r0, ip, asr #32
    7ca0:	00003fb0 			; <UNDEFINED> instruction: 0x00003fb0
    7ca4:	251e2000 	ldrcs	r2, [lr, #-0]
    7ca8:	b6010000 	strlt	r0, [r1], -r0
    7cac:	00576e06 	subseq	r6, r7, r6, lsl #28
    7cb0:	00001008 	andeq	r1, r0, r8
    7cb4:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    7cb8:	14000011 	strne	r0, [r0], #-17
    7cbc:	0000263b 	andeq	r2, r0, fp, lsr r6
    7cc0:	ac06b601 	stcge	6, cr11, [r6], {1}
    7cc4:	01000004 	tsteq	r0, r4
    7cc8:	25101550 	ldrcs	r1, [r0, #-1360]	; 0x550
    7ccc:	b6010000 	strlt	r0, [r1], -r0
    7cd0:	00004c06 	andeq	r4, r0, r6, lsl #24
    7cd4:	003fe500 	eorseq	lr, pc, r0, lsl #10
    7cd8:	2a881600 	bcs	fe20d4e0 <SCS_BASE+0x1e1ff4e0>
    7cdc:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    7ce0:	00004c06 	andeq	r4, r0, r6, lsl #24
    7ce4:	00400600 	subeq	r0, r0, r0, lsl #12
    7ce8:	c4200000 	strtgt	r0, [r0], #-0
    7cec:	01000024 	tsteq	r0, r4, lsr #32
    7cf0:	577e06d7 			; <UNDEFINED> instruction: 0x577e06d7
    7cf4:	00140800 	andseq	r0, r4, r0, lsl #16
    7cf8:	9c010000 	stcls	0, cr0, [r1], {-0}
    7cfc:	0000115b 	andeq	r1, r0, fp, asr r1
    7d00:	00263b14 	eoreq	r3, r6, r4, lsl fp
    7d04:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    7d08:	000004ac 	andeq	r0, r0, ip, lsr #9
    7d0c:	10155001 	andsne	r5, r5, r1
    7d10:	01000025 	tsteq	r0, r5, lsr #32
    7d14:	004c06d7 	ldrdeq	r0, [ip], #-103	; 0xffffff99
    7d18:	403b0000 	eorsmi	r0, fp, r0
    7d1c:	88160000 	ldmdahi	r6, {}	; <UNPREDICTABLE>
    7d20:	0100002a 	tsteq	r0, sl, lsr #32
    7d24:	004c06d9 	ldrdeq	r0, [ip], #-105	; 0xffffff97
    7d28:	405c0000 	subsmi	r0, ip, r0
    7d2c:	20000000 	andcs	r0, r0, r0
    7d30:	00002a2e 	andeq	r2, r0, lr, lsr #20
    7d34:	9206f701 	andls	pc, r6, #262144	; 0x40000
    7d38:	10080057 	andne	r0, r8, r7, asr r0
    7d3c:	01000000 	mrseq	r0, (UNDEF: 0)
    7d40:	0011a09c 	mulseq	r1, ip, r0
    7d44:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7d48:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    7d4c:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7d50:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7d54:	00002550 	andeq	r2, r0, r0, asr r5
    7d58:	4c06f701 	stcmi	7, cr15, [r6], {1}
    7d5c:	91000000 	mrsls	r0, (UNDEF: 0)
    7d60:	16000040 	strne	r0, [r0], -r0, asr #32
    7d64:	00002a7f 	andeq	r2, r0, pc, ror sl
    7d68:	4c06f901 	stcmi	9, cr15, [r6], {1}
    7d6c:	b2000000 	andlt	r0, r0, #0
    7d70:	00000040 	andeq	r0, r0, r0, asr #32
    7d74:	0027c520 	eoreq	ip, r7, r0, lsr #10
    7d78:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    7d7c:	080057a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sl, ip, lr}
    7d80:	00000014 	andeq	r0, r0, r4, lsl r0
    7d84:	11e59c01 	mvnne	r9, r1, lsl #24
    7d88:	3b140000 	blcc	507d90 <__Stack_Size+0x507990>
    7d8c:	01000026 	tsteq	r0, r6, lsr #32
    7d90:	04ac0718 	strteq	r0, [ip], #1816	; 0x718
    7d94:	50010000 	andpl	r0, r1, r0
    7d98:	00255015 	eoreq	r5, r5, r5, lsl r0
    7d9c:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    7da0:	0000004c 	andeq	r0, r0, ip, asr #32
    7da4:	000040e7 	andeq	r4, r0, r7, ror #1
    7da8:	002a7f16 	eoreq	r7, sl, r6, lsl pc
    7dac:	071a0100 	ldreq	r0, [sl, -r0, lsl #2]
    7db0:	0000004c 	andeq	r0, r0, ip, asr #32
    7db4:	00004108 	andeq	r4, r0, r8, lsl #2
    7db8:	26292000 	strtcs	r2, [r9], -r0
    7dbc:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7dc0:	0057b607 	subseq	fp, r7, r7, lsl #12
    7dc4:	00001008 	andeq	r1, r0, r8
    7dc8:	2a9c0100 	bcs	fe7081d0 <SCS_BASE+0x1e6fa1d0>
    7dcc:	14000012 	strne	r0, [r0], #-18
    7dd0:	0000263b 	andeq	r2, r0, fp, lsr r6
    7dd4:	ac073901 	stcge	9, cr3, [r7], {1}
    7dd8:	01000004 	tsteq	r0, r4
    7ddc:	25501550 	ldrbcs	r1, [r0, #-1360]	; 0x550
    7de0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7de4:	00004c07 	andeq	r4, r0, r7, lsl #24
    7de8:	00413d00 	subeq	r3, r1, r0, lsl #26
    7dec:	2a881600 	bcs	fe20d5f4 <SCS_BASE+0x1e1ff5f4>
    7df0:	3b010000 	blcc	47df8 <__Stack_Size+0x479f8>
    7df4:	00004c07 	andeq	r4, r0, r7, lsl #24
    7df8:	00415e00 	subeq	r5, r1, r0, lsl #28
    7dfc:	8b200000 	blhi	807e04 <__Stack_Size+0x807a04>
    7e00:	01000024 	tsteq	r0, r4, lsr #32
    7e04:	57c6075a 			; <UNDEFINED> instruction: 0x57c6075a
    7e08:	00140800 	andseq	r0, r4, r0, lsl #16
    7e0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7e10:	0000126f 	andeq	r1, r0, pc, ror #4
    7e14:	00263b14 	eoreq	r3, r6, r4, lsl fp
    7e18:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    7e1c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7e20:	50155001 	andspl	r5, r5, r1
    7e24:	01000025 	tsteq	r0, r5, lsr #32
    7e28:	004c075a 	subeq	r0, ip, sl, asr r7
    7e2c:	41930000 	orrsmi	r0, r3, r0
    7e30:	88160000 	ldmdahi	r6, {}	; <UNPREDICTABLE>
    7e34:	0100002a 	tsteq	r0, sl, lsr #32
    7e38:	004c075c 	subeq	r0, ip, ip, asr r7
    7e3c:	41b40000 			; <UNDEFINED> instruction: 0x41b40000
    7e40:	20000000 	andcs	r0, r0, r0
    7e44:	00002c98 	muleq	r0, r8, ip
    7e48:	da077b01 	ble	1e6a54 <__Stack_Size+0x1e6654>
    7e4c:	10080057 	andne	r0, r8, r7, asr r0
    7e50:	01000000 	mrseq	r0, (UNDEF: 0)
    7e54:	0012b49c 	mulseq	r2, ip, r4
    7e58:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7e5c:	7b010000 	blvc	47e64 <__Stack_Size+0x47a64>
    7e60:	0004ac07 	andeq	sl, r4, r7, lsl #24
    7e64:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7e68:	00002876 	andeq	r2, r0, r6, ror r8
    7e6c:	4c077b01 	stcmi	11, cr7, [r7], {1}
    7e70:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    7e74:	16000041 	strne	r0, [r0], -r1, asr #32
    7e78:	00002a7f 	andeq	r2, r0, pc, ror sl
    7e7c:	4c077d01 	stcmi	13, cr7, [r7], {1}
    7e80:	0a000000 	beq	7e88 <__Stack_Size+0x7a88>
    7e84:	00000042 	andeq	r0, r0, r2, asr #32
    7e88:	002bbc20 	eoreq	fp, fp, r0, lsr #24
    7e8c:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    7e90:	080057ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}
    7e94:	00000010 	andeq	r0, r0, r0, lsl r0
    7e98:	12f99c01 	rscsne	r9, r9, #256	; 0x100
    7e9c:	3b140000 	blcc	507ea4 <__Stack_Size+0x507aa4>
    7ea0:	01000026 	tsteq	r0, r6, lsr #32
    7ea4:	04ac079b 	strteq	r0, [ip], #1947	; 0x79b
    7ea8:	50010000 	andpl	r0, r1, r0
    7eac:	00287615 	eoreq	r7, r8, r5, lsl r6
    7eb0:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    7eb4:	0000004c 	andeq	r0, r0, ip, asr #32
    7eb8:	0000423f 	andeq	r4, r0, pc, lsr r2
    7ebc:	002a7f16 	eoreq	r7, sl, r6, lsl pc
    7ec0:	079d0100 	ldreq	r0, [sp, r0, lsl #2]
    7ec4:	0000004c 	andeq	r0, r0, ip, asr #32
    7ec8:	00004260 	andeq	r4, r0, r0, ror #4
    7ecc:	29bd2000 	ldmibcs	sp!, {sp}
    7ed0:	bb010000 	bllt	47ed8 <__Stack_Size+0x47ad8>
    7ed4:	0057fa07 	subseq	pc, r7, r7, lsl #20
    7ed8:	00001008 	andeq	r1, r0, r8
    7edc:	3e9c0100 	fmlcce	f0, f4, f0
    7ee0:	14000013 	strne	r0, [r0], #-19
    7ee4:	0000263b 	andeq	r2, r0, fp, lsr r6
    7ee8:	ac07bb01 	stcge	11, cr11, [r7], {1}
    7eec:	01000004 	tsteq	r0, r4
    7ef0:	28761550 	ldmdacs	r6!, {r4, r6, r8, sl, ip}^
    7ef4:	bb010000 	bllt	47efc <__Stack_Size+0x47afc>
    7ef8:	00004c07 	andeq	r4, r0, r7, lsl #24
    7efc:	00428a00 	subeq	r8, r2, r0, lsl #20
    7f00:	2a881600 	bcs	fe20d708 <SCS_BASE+0x1e1ff708>
    7f04:	bd010000 	stclt	0, cr0, [r1, #-0]
    7f08:	00004c07 	andeq	r4, r0, r7, lsl #24
    7f0c:	0042ab00 	subeq	sl, r2, r0, lsl #22
    7f10:	24200000 	strtcs	r0, [r0], #-0
    7f14:	01000027 	tsteq	r0, r7, lsr #32
    7f18:	580a07db 	stmdapl	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl}
    7f1c:	00100800 	andseq	r0, r0, r0, lsl #16
    7f20:	9c010000 	stcls	0, cr0, [r1], {-0}
    7f24:	00001383 	andeq	r1, r0, r3, lsl #7
    7f28:	00263b14 	eoreq	r3, r6, r4, lsl fp
    7f2c:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    7f30:	000004ac 	andeq	r0, r0, ip, lsr #9
    7f34:	76155001 	ldrvc	r5, [r5], -r1
    7f38:	01000028 	tsteq	r0, r8, lsr #32
    7f3c:	004c07db 	ldrdeq	r0, [ip], #-123	; 0xffffff85
    7f40:	42e00000 	rscmi	r0, r0, #0
    7f44:	88160000 	ldmdahi	r6, {}	; <UNPREDICTABLE>
    7f48:	0100002a 	tsteq	r0, sl, lsr #32
    7f4c:	004c07dd 	ldrdeq	r0, [ip], #-125	; 0xffffff83
    7f50:	43010000 	movwmi	r0, #4096	; 0x1000
    7f54:	20000000 	andcs	r0, r0, r0
    7f58:	0000249d 	muleq	r0, sp, r4
    7f5c:	1a07fb01 	bne	206b68 <__Stack_Size+0x206768>
    7f60:	10080058 	andne	r0, r8, r8, asr r0
    7f64:	01000000 	mrseq	r0, (UNDEF: 0)
    7f68:	0013c89c 	mulseq	r3, ip, r8
    7f6c:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    7f70:	fb010000 	blx	47f7a <__Stack_Size+0x47b7a>
    7f74:	0004ac07 	andeq	sl, r4, r7, lsl #24
    7f78:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7f7c:	000000c7 	andeq	r0, r0, r7, asr #1
    7f80:	4c07fb01 	stcmi	11, cr15, [r7], {1}
    7f84:	2b000000 	blcs	7f8c <__Stack_Size+0x7b8c>
    7f88:	16000043 	strne	r0, [r0], -r3, asr #32
    7f8c:	000027a8 	andeq	r2, r0, r8, lsr #15
    7f90:	4c07fd01 	stcmi	13, cr15, [r7], {1}
    7f94:	4c000000 	stcmi	0, cr0, [r0], {-0}
    7f98:	00000043 	andeq	r0, r0, r3, asr #32
    7f9c:	002a4e20 	eoreq	r4, sl, r0, lsr #28
    7fa0:	08180100 	ldmdaeq	r8, {r8}
    7fa4:	0800582a 	stmdaeq	r0, {r1, r3, r5, fp, ip, lr}
    7fa8:	00000010 	andeq	r0, r0, r0, lsl r0
    7fac:	140d9c01 	strne	r9, [sp], #-3073	; 0xc01
    7fb0:	3b140000 	blcc	507fb8 <__Stack_Size+0x507bb8>
    7fb4:	01000026 	tsteq	r0, r6, lsr #32
    7fb8:	04ac0818 	strteq	r0, [ip], #2072	; 0x818
    7fbc:	50010000 	andpl	r0, r1, r0
    7fc0:	00058815 	andeq	r8, r5, r5, lsl r8
    7fc4:	08180100 	ldmdaeq	r8, {r8}
    7fc8:	0000004c 	andeq	r0, r0, ip, asr #32
    7fcc:	00004381 	andeq	r4, r0, r1, lsl #7
    7fd0:	0027a816 	eoreq	sl, r7, r6, lsl r8
    7fd4:	081a0100 	ldmdaeq	sl, {r8}
    7fd8:	0000004c 	andeq	r0, r0, ip, asr #32
    7fdc:	000043a2 	andeq	r4, r0, r2, lsr #7
    7fe0:	2d592000 	ldclcs	0, cr2, [r9, #-0]
    7fe4:	36010000 	strcc	r0, [r1], -r0
    7fe8:	00583a08 	subseq	r3, r8, r8, lsl #20
    7fec:	00001408 	andeq	r1, r0, r8, lsl #8
    7ff0:	529c0100 	addspl	r0, ip, #0, 2
    7ff4:	14000014 	strne	r0, [r0], #-20
    7ff8:	0000263b 	andeq	r2, r0, fp, lsr r6
    7ffc:	ac083601 	stcge	6, cr3, [r8], {1}
    8000:	01000004 	tsteq	r0, r4
    8004:	00c71550 	sbceq	r1, r7, r0, asr r5
    8008:	36010000 	strcc	r0, [r1], -r0
    800c:	00004c08 	andeq	r4, r0, r8, lsl #24
    8010:	0043d700 	subeq	sp, r3, r0, lsl #14
    8014:	27a81600 	strcs	r1, [r8, r0, lsl #12]!
    8018:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    801c:	00004c08 	andeq	r4, r0, r8, lsl #24
    8020:	0043f800 	subeq	pc, r3, r0, lsl #16
    8024:	58200000 	stmdapl	r0!, {}	; <UNPREDICTABLE>
    8028:	0100002c 	tsteq	r0, ip, lsr #32
    802c:	584e0853 	stmdapl	lr, {r0, r1, r4, r6, fp}^
    8030:	00140800 	andseq	r0, r4, r0, lsl #16
    8034:	9c010000 	stcls	0, cr0, [r1], {-0}
    8038:	00001497 	muleq	r0, r7, r4
    803c:	00263b14 	eoreq	r3, r6, r4, lsl fp
    8040:	08530100 	ldmdaeq	r3, {r8}^
    8044:	000004ac 	andeq	r0, r0, ip, lsr #9
    8048:	88155001 	ldmdahi	r5, {r0, ip, lr}
    804c:	01000005 	tsteq	r0, r5
    8050:	004c0853 	subeq	r0, ip, r3, asr r8
    8054:	442d0000 	strtmi	r0, [sp], #-0
    8058:	a8160000 	ldmdage	r6, {}	; <UNPREDICTABLE>
    805c:	01000027 	tsteq	r0, r7, lsr #32
    8060:	004c0855 	subeq	r0, ip, r5, asr r8
    8064:	444e0000 	strbmi	r0, [lr], #-0
    8068:	20000000 	andcs	r0, r0, r0
    806c:	00002ca8 	andeq	r2, r0, r8, lsr #25
    8070:	62087101 	andvs	r7, r8, #1073741824	; 0x40000000
    8074:	14080058 	strne	r0, [r8], #-88	; 0x58
    8078:	01000000 	mrseq	r0, (UNDEF: 0)
    807c:	0014dc9c 	mulseq	r4, ip, ip
    8080:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    8084:	71010000 	mrsvc	r0, (UNDEF: 1)
    8088:	0004ac08 	andeq	sl, r4, r8, lsl #24
    808c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8090:	000000c7 	andeq	r0, r0, r7, asr #1
    8094:	4c087101 	stfmis	f7, [r8], {1}
    8098:	83000000 	movwhi	r0, #0
    809c:	16000044 	strne	r0, [r0], -r4, asr #32
    80a0:	000027a8 	andeq	r2, r0, r8, lsr #15
    80a4:	4c087301 	stcmi	3, cr7, [r8], {1}
    80a8:	a4000000 	strge	r0, [r0], #-0
    80ac:	00000044 	andeq	r0, r0, r4, asr #32
    80b0:	0024f920 	eoreq	pc, r4, r0, lsr #18
    80b4:	088e0100 	stmeq	lr, {r8}
    80b8:	08005876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, ip, lr}
    80bc:	00000014 	andeq	r0, r0, r4, lsl r0
    80c0:	15219c01 	strne	r9, [r1, #-3073]!	; 0xc01
    80c4:	3b140000 	blcc	5080cc <__Stack_Size+0x507ccc>
    80c8:	01000026 	tsteq	r0, r6, lsr #32
    80cc:	04ac088e 	strteq	r0, [ip], #2190	; 0x88e
    80d0:	50010000 	andpl	r0, r1, r0
    80d4:	00058815 	andeq	r8, r5, r5, lsl r8
    80d8:	088e0100 	stmeq	lr, {r8}
    80dc:	0000004c 	andeq	r0, r0, ip, asr #32
    80e0:	000044d9 	ldrdeq	r4, [r0], -r9
    80e4:	0027a816 	eoreq	sl, r7, r6, lsl r8
    80e8:	08900100 	ldmeq	r0, {r8}
    80ec:	0000004c 	andeq	r0, r0, ip, asr #32
    80f0:	000044fa 	strdeq	r4, [r0], -sl
    80f4:	2c6f2000 	stclcs	0, cr2, [pc], #-0	; 80fc <__Stack_Size+0x7cfc>
    80f8:	ac010000 	stcge	0, cr0, [r1], {-0}
    80fc:	00588a08 	subseq	r8, r8, r8, lsl #20
    8100:	00001408 	andeq	r1, r0, r8, lsl #8
    8104:	669c0100 	ldrvs	r0, [ip], r0, lsl #2
    8108:	14000015 	strne	r0, [r0], #-21
    810c:	0000263b 	andeq	r2, r0, fp, lsr r6
    8110:	ac08ac01 	stcge	12, cr10, [r8], {1}
    8114:	01000004 	tsteq	r0, r4
    8118:	00c71550 	sbceq	r1, r7, r0, asr r5
    811c:	ac010000 	stcge	0, cr0, [r1], {-0}
    8120:	00004c08 	andeq	r4, r0, r8, lsl #24
    8124:	00452f00 	subeq	r2, r5, r0, lsl #30
    8128:	27a81600 	strcs	r1, [r8, r0, lsl #12]!
    812c:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    8130:	00004c08 	andeq	r4, r0, r8, lsl #24
    8134:	00455000 	subeq	r5, r5, r0
    8138:	94200000 	strtls	r0, [r0], #-0
    813c:	01000028 	tsteq	r0, r8, lsr #32
    8140:	589e08ce 	ldmpl	lr, {r1, r2, r3, r6, r7, fp}
    8144:	001c0800 	andseq	r0, ip, r0, lsl #16
    8148:	9c010000 	stcls	0, cr0, [r1], {-0}
    814c:	000015a9 	andeq	r1, r0, r9, lsr #11
    8150:	00263b14 	eoreq	r3, r6, r4, lsl fp
    8154:	08ce0100 	stmiaeq	lr, {r8}^
    8158:	000004ac 	andeq	r0, r0, ip, lsr #9
    815c:	91145001 	tstls	r4, r1
    8160:	0100002a 	tsteq	r0, sl, lsr #32
    8164:	004c08ce 	subeq	r0, ip, lr, asr #17
    8168:	51010000 	mrspl	r0, (UNDEF: 1)
    816c:	002b0015 	eoreq	r0, fp, r5, lsl r0
    8170:	08ce0100 	stmiaeq	lr, {r8}^
    8174:	0000004c 	andeq	r0, r0, ip, asr #32
    8178:	00004585 	andeq	r4, r0, r5, lsl #11
    817c:	25a02000 	strcs	r2, [r0, #0]!
    8180:	ea010000 	b	48188 <__Stack_Size+0x47d88>
    8184:	0058ba08 	subseq	fp, r8, r8, lsl #20
    8188:	00001c08 	andeq	r1, r0, r8, lsl #24
    818c:	ec9c0100 	ldfs	f0, [ip], {0}
    8190:	14000015 	strne	r0, [r0], #-21
    8194:	0000263b 	andeq	r2, r0, fp, lsr r6
    8198:	ac08ea01 	stcge	10, cr14, [r8], {1}
    819c:	01000004 	tsteq	r0, r4
    81a0:	2a911450 	bcs	fe44d2e8 <SCS_BASE+0x1e43f2e8>
    81a4:	ea010000 	b	481ac <__Stack_Size+0x47dac>
    81a8:	00004c08 	andeq	r4, r0, r8, lsl #24
    81ac:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    81b0:	00002926 	andeq	r2, r0, r6, lsr #18
    81b4:	4c08ea01 	stcmi	10, cr14, [r8], {1}
    81b8:	a6000000 	strge	r0, [r0], -r0
    81bc:	00000045 	andeq	r0, r0, r5, asr #32
    81c0:	00281820 	eoreq	r1, r8, r0, lsr #16
    81c4:	09120100 	ldmdbeq	r2, {r8}
    81c8:	080058d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip, lr}
    81cc:	00000044 	andeq	r0, r0, r4, asr #32
    81d0:	16339c01 	ldrtne	r9, [r3], -r1, lsl #24
    81d4:	3b150000 	blcc	5481dc <__Stack_Size+0x547ddc>
    81d8:	01000026 	tsteq	r0, r6, lsr #32
    81dc:	04ac0912 	strteq	r0, [ip], #2322	; 0x912
    81e0:	45c70000 	strbmi	r0, [r7]
    81e4:	91150000 	tstls	r5, r0
    81e8:	0100002a 	tsteq	r0, sl, lsr #32
    81ec:	004c0912 	subeq	r0, ip, r2, lsl r9
    81f0:	45e70000 	strbmi	r0, [r7, #0]!
    81f4:	22150000 	andscs	r0, r5, #0
    81f8:	01000009 	tsteq	r0, r9
    81fc:	004c0912 	subeq	r0, ip, r2, lsl r9
    8200:	46210000 	strtmi	r0, [r1], -r0
    8204:	20000000 	andcs	r0, r0, r0
    8208:	00002952 	andeq	r2, r0, r2, asr r9
    820c:	1a093801 	bne	256218 <__Stack_Size+0x255e18>
    8210:	18080059 	stmdane	r8, {r0, r3, r4, r6}
    8214:	01000000 	mrseq	r0, (UNDEF: 0)
    8218:	0016669c 	mulseq	r6, ip, r6
    821c:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    8220:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    8224:	0004ac09 	andeq	sl, r4, r9, lsl #24
    8228:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    822c:	00001696 	muleq	r0, r6, r6
    8230:	cf093801 	svcgt	0x00093801
    8234:	01000000 	mrseq	r0, (UNDEF: 0)
    8238:	de200051 	mcrle	0, 1, r0, cr0, cr1, {2}
    823c:	01000025 	tsteq	r0, r5, lsr #32
    8240:	59320955 	ldmdbpl	r2!, {r0, r2, r4, r6, r8, fp}
    8244:	00180800 	andseq	r0, r8, r0, lsl #16
    8248:	9c010000 	stcls	0, cr0, [r1], {-0}
    824c:	00001699 	muleq	r0, r9, r6
    8250:	00263b14 	eoreq	r3, r6, r4, lsl fp
    8254:	09550100 	ldmdbeq	r5, {r8}^
    8258:	000004ac 	andeq	r0, r0, ip, lsr #9
    825c:	6a145001 	bvs	51c268 <__Stack_Size+0x51be68>
    8260:	01000029 	tsteq	r0, r9, lsr #32
    8264:	004c0955 	subeq	r0, ip, r5, asr r9
    8268:	51010000 	mrspl	r0, (UNDEF: 1)
    826c:	28d02000 	ldmcs	r0, {sp}^
    8270:	70010000 	andvc	r0, r1, r0
    8274:	00594a09 	subseq	r4, r9, r9, lsl #20
    8278:	00001808 	andeq	r1, r0, r8, lsl #16
    827c:	cc9c0100 	ldfgts	f0, [ip], {0}
    8280:	14000016 	strne	r0, [r0], #-22
    8284:	0000263b 	andeq	r2, r0, fp, lsr r6
    8288:	ac097001 	stcge	0, cr7, [r9], {1}
    828c:	01000004 	tsteq	r0, r4
    8290:	16961450 			; <UNDEFINED> instruction: 0x16961450
    8294:	70010000 	andvc	r0, r1, r0
    8298:	0000cf09 	andeq	ip, r0, r9, lsl #30
    829c:	00510100 	subseq	r0, r1, r0, lsl #2
    82a0:	002b4420 	eoreq	r4, fp, r0, lsr #8
    82a4:	098d0100 	stmibeq	sp, {r8}
    82a8:	08005962 	stmdaeq	r0, {r1, r5, r6, r8, fp, ip, lr}
    82ac:	00000016 	andeq	r0, r0, r6, lsl r0
    82b0:	17019c01 	strne	r9, [r1, -r1, lsl #24]
    82b4:	3b140000 	blcc	5082bc <__Stack_Size+0x507ebc>
    82b8:	01000026 	tsteq	r0, r6, lsr #32
    82bc:	04ac098d 	strteq	r0, [ip], #2445	; 0x98d
    82c0:	50010000 	andpl	r0, r1, r0
    82c4:	00260615 	eoreq	r0, r6, r5, lsl r6
    82c8:	098d0100 	stmibeq	sp, {r8}
    82cc:	0000004c 	andeq	r0, r0, ip, asr #32
    82d0:	00004642 	andeq	r4, r0, r2, asr #12
    82d4:	27e92000 	strbcs	r2, [r9, r0]!
    82d8:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    82dc:	00597809 	subseq	r7, r9, r9, lsl #16
    82e0:	00001608 	andeq	r1, r0, r8, lsl #12
    82e4:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
    82e8:	14000017 	strne	r0, [r0], #-23
    82ec:	0000263b 	andeq	r2, r0, fp, lsr r6
    82f0:	ac09ae01 	stcge	14, cr10, [r9], {1}
    82f4:	01000004 	tsteq	r0, r4
    82f8:	2b5b1550 	blcs	16cd840 <__Stack_Size+0x16cd440>
    82fc:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    8300:	00004c09 	andeq	r4, r0, r9, lsl #24
    8304:	00466300 	subeq	r6, r6, r0, lsl #6
    8308:	1a200000 	bne	808310 <__Stack_Size+0x807f10>
    830c:	0100002a 	tsteq	r0, sl, lsr #32
    8310:	598e09ca 	stmibpl	lr, {r1, r3, r6, r7, r8, fp}
    8314:	00160800 	andseq	r0, r6, r0, lsl #16
    8318:	9c010000 	stcls	0, cr0, [r1], {-0}
    831c:	0000176b 	andeq	r1, r0, fp, ror #14
    8320:	00263b14 	eoreq	r3, r6, r4, lsl fp
    8324:	09ca0100 	stmibeq	sl, {r8}^
    8328:	000004ac 	andeq	r0, r0, ip, lsr #9
    832c:	75155001 	ldrvc	r5, [r5, #-1]
    8330:	01000026 	tsteq	r0, r6, lsr #32
    8334:	004c09ca 	subeq	r0, ip, sl, asr #19
    8338:	46840000 	strmi	r0, [r4], r0
    833c:	20000000 	andcs	r0, r0, r0
    8340:	00002d28 	andeq	r2, r0, r8, lsr #26
    8344:	a409e401 	strge	lr, [r9], #-1025	; 0x401
    8348:	16080059 			; <UNDEFINED> instruction: 0x16080059
    834c:	01000000 	mrseq	r0, (UNDEF: 0)
    8350:	0017a09c 	mulseq	r7, ip, r0
    8354:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    8358:	e4010000 	str	r0, [r1], #-0
    835c:	0004ac09 	andeq	sl, r4, r9, lsl #24
    8360:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8364:	00002be7 	andeq	r2, r0, r7, ror #23
    8368:	4c09e401 	cfstrsmi	mvf14, [r9], {1}
    836c:	a5000000 	strge	r0, [r0, #-0]
    8370:	00000046 	andeq	r0, r0, r6, asr #32
    8374:	00284720 	eoreq	r4, r8, r0, lsr #14
    8378:	09f90100 	ldmibeq	r9!, {r8}^
    837c:	080059ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, fp, ip, lr}
    8380:	00000004 	andeq	r0, r0, r4
    8384:	17d39c01 	ldrbne	r9, [r3, r1, lsl #24]
    8388:	3b140000 	blcc	508390 <__Stack_Size+0x507f90>
    838c:	01000026 	tsteq	r0, r6, lsr #32
    8390:	04ac09f9 	strteq	r0, [ip], #2553	; 0x9f9
    8394:	50010000 	andpl	r0, r1, r0
    8398:	00244414 	eoreq	r4, r4, r4, lsl r4
    839c:	09f90100 	ldmibeq	r9!, {r8}^
    83a0:	0000004c 	andeq	r0, r0, ip, asr #32
    83a4:	20005101 	andcs	r5, r0, r1, lsl #2
    83a8:	00002c0f 	andeq	r2, r0, pc, lsl #24
    83ac:	be0a0a01 	vmlalt.f32	s0, s20, s2
    83b0:	04080059 	streq	r0, [r8], #-89	; 0x59
    83b4:	01000000 	mrseq	r0, (UNDEF: 0)
    83b8:	0018069c 	mulseq	r8, ip, r6
    83bc:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    83c0:	0a010000 	beq	483c8 <__Stack_Size+0x47fc8>
    83c4:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    83c8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    83cc:	00002c16 	andeq	r2, r0, r6, lsl ip
    83d0:	4c0a0a01 	stcmi	10, cr0, [sl], {1}
    83d4:	01000000 	mrseq	r0, (UNDEF: 0)
    83d8:	5a200051 	bpl	808524 <__Stack_Size+0x808124>
    83dc:	0100000d 	tsteq	r0, sp
    83e0:	59c20a1c 	stmibpl	r2, {r2, r3, r4, r9, fp}^
    83e4:	00040800 	andeq	r0, r4, r0, lsl #16
    83e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    83ec:	00001839 	andeq	r1, r0, r9, lsr r8
    83f0:	00263b14 	eoreq	r3, r6, r4, lsl fp
    83f4:	0a1c0100 	beq	7087fc <__Stack_Size+0x7083fc>
    83f8:	000004ac 	andeq	r0, r0, ip, lsr #9
    83fc:	61145001 	tstvs	r4, r1
    8400:	0100000d 	tsteq	r0, sp
    8404:	004c0a1c 	subeq	r0, ip, ip, lsl sl
    8408:	51010000 	mrspl	r0, (UNDEF: 1)
    840c:	24d92000 	ldrbcs	r2, [r9], #0
    8410:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    8414:	0059c60a 	subseq	ip, r9, sl, lsl #12
    8418:	00000408 	andeq	r0, r0, r8, lsl #8
    841c:	6c9c0100 	ldfvss	f0, [ip], {0}
    8420:	14000018 	strne	r0, [r0], #-24
    8424:	0000263b 	andeq	r2, r0, fp, lsr r6
    8428:	ac0a2e01 	stcge	14, cr2, [sl], {1}
    842c:	01000004 	tsteq	r0, r4
    8430:	24e01450 	strbtcs	r1, [r0], #1104	; 0x450
    8434:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    8438:	00004c0a 	andeq	r4, r0, sl, lsl #24
    843c:	00510100 	subseq	r0, r1, r0, lsl #2
    8440:	0029ad20 	eoreq	sl, r9, r0, lsr #26
    8444:	0a400100 	beq	100884c <__Stack_Size+0x100844c>
    8448:	080059ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, fp, ip, lr}
    844c:	00000004 	andeq	r0, r0, r4
    8450:	189f9c01 	ldmne	pc, {r0, sl, fp, ip, pc}	; <UNPREDICTABLE>
    8454:	3b140000 	blcc	50845c <__Stack_Size+0x50805c>
    8458:	01000026 	tsteq	r0, r6, lsr #32
    845c:	04ac0a40 	strteq	r0, [ip], #2624	; 0xa40
    8460:	50010000 	andpl	r0, r1, r0
    8464:	0029b414 	eoreq	fp, r9, r4, lsl r4
    8468:	0a400100 	beq	1008870 <__Stack_Size+0x1008470>
    846c:	0000004c 	andeq	r0, r0, ip, asr #32
    8470:	20005101 	andcs	r5, r0, r1, lsl #2
    8474:	000024e9 	andeq	r2, r0, r9, ror #9
    8478:	ce0a5201 	cdpgt	2, 0, cr5, cr10, cr1, {0}
    847c:	06080059 			; <UNDEFINED> instruction: 0x06080059
    8480:	01000000 	mrseq	r0, (UNDEF: 0)
    8484:	0018d29c 	mulseq	r8, ip, r2
    8488:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    848c:	52010000 	andpl	r0, r1, #0
    8490:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    8494:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    8498:	000024f0 	strdeq	r2, [r0], -r0
    849c:	4c0a5201 	sfmmi	f5, 4, [sl], {1}
    84a0:	01000000 	mrseq	r0, (UNDEF: 0)
    84a4:	ec200051 	stc	0, cr0, [r0], #-324	; 0xfffffebc
    84a8:	0100002a 	tsteq	r0, sl, lsr #32
    84ac:	59d40a6a 	ldmibpl	r4, {r1, r3, r5, r6, r9, fp}^
    84b0:	00160800 	andseq	r0, r6, r0, lsl #16
    84b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    84b8:	00001907 	andeq	r1, r0, r7, lsl #18
    84bc:	00263b14 	eoreq	r3, r6, r4, lsl fp
    84c0:	0a6a0100 	beq	1a888c8 <__Stack_Size+0x1a884c8>
    84c4:	000004ac 	andeq	r0, r0, ip, lsr #9
    84c8:	65155001 	ldrvs	r5, [r5, #-1]
    84cc:	0100002a 	tsteq	r0, sl, lsr #32
    84d0:	004c0a6a 	subeq	r0, ip, sl, ror #20
    84d4:	46c60000 	strbmi	r0, [r6], r0
    84d8:	20000000 	andcs	r0, r0, r0
    84dc:	000028f7 	strdeq	r2, [r0], -r7
    84e0:	ea0a8601 	b	2a9cec <__Stack_Size+0x2a98ec>
    84e4:	1a080059 	bne	208650 <__Stack_Size+0x208250>
    84e8:	01000000 	mrseq	r0, (UNDEF: 0)
    84ec:	00193c9c 	mulseq	r9, ip, ip
    84f0:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    84f4:	86010000 	strhi	r0, [r1], -r0
    84f8:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    84fc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8500:	00002a65 	andeq	r2, r0, r5, ror #20
    8504:	4c0a8601 	stcmi	6, cr8, [sl], {1}
    8508:	e7000000 	str	r0, [r0, -r0]
    850c:	00000046 	andeq	r0, r0, r6, asr #32
    8510:	002cd120 	eoreq	sp, ip, r0, lsr #2
    8514:	028a0100 	addeq	r0, sl, #0, 2
    8518:	08005a04 	stmdaeq	r0, {r2, r9, fp, ip, lr}
    851c:	0000006e 	andeq	r0, r0, lr, rrx
    8520:	1a3e9c01 	bne	faf52c <__Stack_Size+0xfaf12c>
    8524:	3b150000 	blcc	54852c <__Stack_Size+0x54812c>
    8528:	01000026 	tsteq	r0, r6, lsr #32
    852c:	04ac028a 	strteq	r0, [ip], #650	; 0x28a
    8530:	47080000 	strmi	r0, [r8, -r0]
    8534:	7b150000 	blvc	54853c <__Stack_Size+0x54813c>
    8538:	01000029 	tsteq	r0, r9, lsr #32
    853c:	0924028a 	stmdbeq	r4!, {r1, r3, r7, r9}
    8540:	476e0000 	strbmi	r0, [lr, -r0]!
    8544:	9a160000 	bls	58854c <__Stack_Size+0x58814c>
    8548:	0100002b 	tsteq	r0, fp, lsr #32
    854c:	004c028c 	subeq	r0, ip, ip, lsl #5
    8550:	47b30000 	ldrmi	r0, [r3, r0]!
    8554:	c0160000 	andsgt	r0, r6, r0
    8558:	0100002a 	tsteq	r0, sl, lsr #32
    855c:	004c028d 	subeq	r0, ip, sp, lsl #5
    8560:	47dd0000 	ldrbmi	r0, [sp, r0]
    8564:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
    8568:	b208005a 	andlt	r0, r8, #90	; 0x5a
    856c:	a6000004 	strge	r0, [r0], -r4
    8570:	1b000019 	blne	85dc <__Stack_Size+0x81dc>
    8574:	75025001 	strvc	r5, [r2, #-1]
    8578:	361a0000 	ldrcc	r0, [sl], -r0
    857c:	d208005a 	andle	r0, r8, #90	; 0x5a
    8580:	ba000018 	blt	85e8 <__Stack_Size+0x81e8>
    8584:	1b000019 	blne	85f0 <__Stack_Size+0x81f0>
    8588:	75025001 	strvc	r5, [r2, #-1]
    858c:	421a0000 	andsmi	r0, sl, #0
    8590:	2708005a 	smlsdcs	r8, sl, r0, r0
    8594:	da000005 	ble	85b0 <__Stack_Size+0x81b0>
    8598:	1b000019 	blne	8604 <__Stack_Size+0x8204>
    859c:	76025201 	strvc	r5, [r2], -r1, lsl #4
    85a0:	51011b00 	tstpl	r1, r0, lsl #22
    85a4:	1b007702 	blne	261b4 <__Stack_Size+0x25db4>
    85a8:	75025001 	strvc	r5, [r2, #-1]
    85ac:	4e1c0000 	cdpmi	0, 1, cr0, cr12, cr0, {0}
    85b0:	0708005a 	smlsdeq	r8, sl, r0, r0
    85b4:	ef000019 	svc	0x00000019
    85b8:	1b000019 	blne	8624 <__Stack_Size+0x8224>
    85bc:	f3035001 	vhadd.u8	d5, d3, d1
    85c0:	27005001 	strcs	r5, [r0, -r1]
    85c4:	08005a52 	stmdaeq	r0, {r1, r4, r6, r9, fp, ip, lr}
    85c8:	00000527 	andeq	r0, r0, r7, lsr #10
    85cc:	005a5a1a 	subseq	r5, sl, sl, lsl sl
    85d0:	00190708 	andseq	r0, r9, r8, lsl #14
    85d4:	001a0c00 	andseq	r0, sl, r0, lsl #24
    85d8:	50011b00 	andpl	r1, r1, r0, lsl #22
    85dc:	00007502 	andeq	r7, r0, r2, lsl #10
    85e0:	005a661a 	subseq	r6, sl, sl, lsl r6
    85e4:	0004b208 	andeq	fp, r4, r8, lsl #4
    85e8:	001a2c00 	andseq	r2, sl, r0, lsl #24
    85ec:	52011b00 	andpl	r1, r1, #0, 22
    85f0:	1b007602 	blne	25e00 <__Stack_Size+0x25a00>
    85f4:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    85f8:	50011b00 	andpl	r1, r1, r0, lsl #22
    85fc:	00007502 	andeq	r7, r0, r2, lsl #10
    8600:	005a721d 	subseq	r7, sl, sp, lsl r2
    8604:	0018d208 	andseq	sp, r8, r8, lsl #4
    8608:	50011b00 	andpl	r1, r1, r0, lsl #22
    860c:	5001f303 	andpl	pc, r1, r3, lsl #6
    8610:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    8614:	0100002b 	tsteq	r0, fp, lsr #32
    8618:	5a720aa2 	bpl	1c8b0a8 <__Stack_Size+0x1c8aca8>
    861c:	00160800 	andseq	r0, r6, r0, lsl #16
    8620:	9c010000 	stcls	0, cr0, [r1], {-0}
    8624:	00001a73 	andeq	r1, r0, r3, ror sl
    8628:	00263b14 	eoreq	r3, r6, r4, lsl fp
    862c:	0aa20100 	beq	fe888a34 <SCS_BASE+0x1e87aa34>
    8630:	000004ac 	andeq	r0, r0, ip, lsr #9
    8634:	65155001 	ldrvs	r5, [r5, #-1]
    8638:	0100002a 	tsteq	r0, sl, lsr #32
    863c:	004c0aa2 	subeq	r0, ip, r2, lsr #21
    8640:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
    8644:	20000000 	andcs	r0, r0, r0
    8648:	00002661 	andeq	r2, r0, r1, ror #12
    864c:	880abe01 	stmdahi	sl, {r0, r9, sl, fp, ip, sp, pc}
    8650:	1a08005a 	bne	2087c0 <__Stack_Size+0x2083c0>
    8654:	01000000 	mrseq	r0, (UNDEF: 0)
    8658:	001aa89c 	mulseq	sl, ip, r8
    865c:	263b1400 	ldrtcs	r1, [fp], -r0, lsl #8
    8660:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    8664:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    8668:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    866c:	00002a65 	andeq	r2, r0, r5, ror #20
    8670:	4c0abe01 	stcmi	14, cr11, [sl], {1}
    8674:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    8678:	00000048 	andeq	r0, r0, r8, asr #32
    867c:	00298c2a 	eoreq	r8, r9, sl, lsr #24
    8680:	0c4b0100 	stfeqe	f0, [fp], {-0}
    8684:	001b0a01 	andseq	r0, fp, r1, lsl #20
    8688:	263b1000 	ldrtcs	r1, [fp], -r0
    868c:	4b010000 	blmi	48694 <__Stack_Size+0x48294>
    8690:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    8694:	2b781000 	blcs	1e0c69c <__Stack_Size+0x1e0c29c>
    8698:	4b010000 	blmi	486a0 <__Stack_Size+0x482a0>
    869c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    86a0:	2b1c1000 	blcs	70c6a8 <__Stack_Size+0x70c2a8>
    86a4:	4b010000 	blmi	486ac <__Stack_Size+0x482ac>
    86a8:	00004c0c 	andeq	r4, r0, ip, lsl #24
    86ac:	2d0d1000 	stccs	0, cr1, [sp, #-0]
    86b0:	4c010000 	stcmi	0, cr0, [r1], {-0}
    86b4:	00004c0c 	andeq	r4, r0, ip, lsl #24
    86b8:	2a881100 	bcs	fe20cac0 <SCS_BASE+0x1e1feac0>
    86bc:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    86c0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    86c4:	27a81100 	strcs	r1, [r8, r0, lsl #2]!
    86c8:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    86cc:	00004c0c 	andeq	r4, r0, ip, lsl #24
    86d0:	6d742b00 	vldmdbvs	r4!, {d18-d17}
    86d4:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
    86d8:	00004c0c 	andeq	r4, r0, ip, lsl #24
    86dc:	402a0000 	eormi	r0, sl, r0
    86e0:	0100002c 	tsteq	r0, ip, lsr #32
    86e4:	6c010c7a 	stcvs	12, cr0, [r1], {122}	; 0x7a
    86e8:	1000001b 	andne	r0, r0, fp, lsl r0
    86ec:	0000263b 	andeq	r2, r0, fp, lsr r6
    86f0:	ac0c7a01 	stcge	10, cr7, [ip], {1}
    86f4:	10000004 	andne	r0, r0, r4
    86f8:	00002b78 	andeq	r2, r0, r8, ror fp
    86fc:	4c0c7a01 	stcmi	10, cr7, [ip], {1}
    8700:	10000000 	andne	r0, r0, r0
    8704:	00002b1c 	andeq	r2, r0, ip, lsl fp
    8708:	4c0c7a01 	stcmi	10, cr7, [ip], {1}
    870c:	10000000 	andne	r0, r0, r0
    8710:	00002d0d 	andeq	r2, r0, sp, lsl #26
    8714:	4c0c7b01 	stcmi	11, cr7, [ip], {1}
    8718:	11000000 	mrsne	r0, (UNDEF: 0)
    871c:	00002a88 	andeq	r2, r0, r8, lsl #21
    8720:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    8724:	11000000 	mrsne	r0, (UNDEF: 0)
    8728:	000027a8 	andeq	r2, r0, r8, lsr #15
    872c:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    8730:	2b000000 	blcs	8738 <__Stack_Size+0x8338>
    8734:	00706d74 	rsbseq	r6, r0, r4, ror sp
    8738:	4c0c7d01 	stcmi	13, cr7, [ip], {1}
    873c:	00000000 	andeq	r0, r0, r0
    8740:	002d0220 	eoreq	r0, sp, r0, lsr #4
    8744:	02490100 	subeq	r0, r9, #0, 2
    8748:	08005aa2 	stmdaeq	r0, {r1, r5, r7, r9, fp, ip, lr}
    874c:	000000b6 	strheq	r0, [r0], -r6
    8750:	1cc49c01 	stclne	12, cr9, [r4], {1}
    8754:	3b150000 	blcc	54875c <__Stack_Size+0x54835c>
    8758:	01000026 	tsteq	r0, r6, lsr #32
    875c:	04ac0249 	strteq	r0, [ip], #585	; 0x249
    8760:	48490000 	stmdami	r9, {}^	; <UNPREDICTABLE>
    8764:	7b150000 	blvc	54876c <__Stack_Size+0x54836c>
    8768:	01000029 	tsteq	r0, r9, lsr #32
    876c:	09240249 	stmdbeq	r4!, {r0, r3, r6, r9}
    8770:	48e10000 	stmiami	r1!, {}^	; <UNPREDICTABLE>
    8774:	a82c0000 	stmdage	ip!, {}	; <UNPREDICTABLE>
    8778:	dc00001a 	stcle	0, cr0, [r0], {26}
    877c:	7808005a 	stmdavc	r8, {r1, r3, r4, r6}
    8780:	01000000 	mrseq	r0, (UNDEF: 0)
    8784:	1bfc026a 	blne	fff09134 <SCS_BASE+0x1fefb134>
    8788:	d9220000 	stmdble	r2!, {}	; <UNPREDICTABLE>
    878c:	3f00001a 	svccc	0x0000001a
    8790:	22000049 	andcs	r0, r0, #73	; 0x49
    8794:	00001acd 	andeq	r1, r0, sp, asr #21
    8798:	00004952 	andeq	r4, r0, r2, asr r9
    879c:	001ac122 	andseq	ip, sl, r2, lsr #2
    87a0:	00496500 	subeq	r6, r9, r0, lsl #10
    87a4:	1ab52200 	bne	fed50fac <SCS_BASE+0x1ed42fac>
    87a8:	49780000 	ldmdbmi	r8!, {}^	; <UNPREDICTABLE>
    87ac:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    87b0:	25000000 	strcs	r0, [r0, #-0]
    87b4:	00001ae5 	andeq	r1, r0, r5, ror #21
    87b8:	00004999 	muleq	r0, r9, r9
    87bc:	001af125 	andseq	pc, sl, r5, lsr #2
    87c0:	0049d400 	subeq	sp, r9, r0, lsl #8
    87c4:	1afd2500 	bne	fff51bcc <SCS_BASE+0x1ff43bcc>
    87c8:	4a0a0000 	bmi	2887d0 <__Stack_Size+0x2883d0>
    87cc:	00000000 	andeq	r0, r0, r0
    87d0:	001b0a2c 	andseq	r0, fp, ip, lsr #20
    87d4:	005b1a00 	subseq	r1, fp, r0, lsl #20
    87d8:	00009808 	andeq	r9, r0, r8, lsl #16
    87dc:	02740100 	rsbseq	r0, r4, #0, 2
    87e0:	00001c56 	andeq	r1, r0, r6, asr ip
    87e4:	001b3b22 	andseq	r3, fp, r2, lsr #22
    87e8:	004a2d00 	subeq	r2, sl, r0, lsl #26
    87ec:	1b2f2200 	blne	bd0ff4 <__Stack_Size+0xbd0bf4>
    87f0:	4a400000 	bmi	10087f8 <__Stack_Size+0x10083f8>
    87f4:	23220000 			; <UNDEFINED> instruction: 0x23220000
    87f8:	5300001b 	movwpl	r0, #27
    87fc:	2200004a 	andcs	r0, r0, #74	; 0x4a
    8800:	00001b17 	andeq	r1, r0, r7, lsl fp
    8804:	00004a66 	andeq	r4, r0, r6, ror #20
    8808:	0000982d 	andeq	r9, r0, sp, lsr #16
    880c:	1b472500 	blne	11d1c14 <__Stack_Size+0x11d1814>
    8810:	4a870000 	bmi	fe1c8818 <SCS_BASE+0x1e1ba818>
    8814:	53250000 			; <UNDEFINED> instruction: 0x53250000
    8818:	ce00001b 	mcrgt	0, 0, r0, cr0, cr11, {0}
    881c:	2500004a 	strcs	r0, [r0, #-74]	; 0x4a
    8820:	00001b5f 	andeq	r1, r0, pc, asr fp
    8824:	00004b09 	andeq	r4, r0, r9, lsl #22
    8828:	b61a0000 	ldrlt	r0, [sl], -r0
    882c:	b208005a 	andlt	r0, r8, #90	; 0x5a
    8830:	6a000004 	bvs	8848 <__Stack_Size+0x8448>
    8834:	1b00001c 	blne	88ac <__Stack_Size+0x84ac>
    8838:	74025001 	strvc	r5, [r2], #-1
    883c:	c21c0000 	andsgt	r0, ip, #0
    8840:	d208005a 	andle	r0, r8, #90	; 0x5a
    8844:	7f000018 	svcvc	0x00000018
    8848:	1b00001c 	blne	88c0 <__Stack_Size+0x84c0>
    884c:	f3035001 	vhadd.u8	d5, d3, d1
    8850:	27005001 	strcs	r5, [r0, -r1]
    8854:	08005aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp, ip, lr}
    8858:	00000527 	andeq	r0, r0, r7, lsr #10
    885c:	005ad61c 	subseq	sp, sl, ip, lsl r6
    8860:	00190708 	andseq	r0, r9, r8, lsl #14
    8864:	001c9d00 	andseq	r9, ip, r0, lsl #26
    8868:	50011b00 	andpl	r1, r1, r0, lsl #22
    886c:	5001f303 	andpl	pc, r1, r3, lsl #6
    8870:	5b1a1c00 	blpl	68f878 <__Stack_Size+0x68f478>
    8874:	1a3e0800 	bne	f8a87c <__Stack_Size+0xf8a47c>
    8878:	1cb20000 	ldcne	0, cr0, [r2]
    887c:	011b0000 	tsteq	fp, r0
    8880:	01f30350 	mvnseq	r0, r0, asr r3
    8884:	581d0050 	ldmdapl	sp, {r4, r6}
    8888:	7308005b 	movwvc	r0, #32859	; 0x805b
    888c:	1b00001a 	blne	88fc <__Stack_Size+0x84fc>
    8890:	f3035001 	vhadd.u8	d5, d3, d1
    8894:	00005001 	andeq	r5, r0, r1
    8898:	0027b020 	eoreq	fp, r7, r0, lsr #32
    889c:	0ad80100 	beq	ff608ca4 <SCS_BASE+0x1f5faca4>
    88a0:	08005b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp, ip, lr}
    88a4:	00000010 	andeq	r0, r0, r0, lsl r0
    88a8:	1cf99c01 	ldclne	12, cr9, [r9], #4
    88ac:	3b140000 	blcc	5088b4 <__Stack_Size+0x5084b4>
    88b0:	01000026 	tsteq	r0, r6, lsr #32
    88b4:	04ac0ad8 	strteq	r0, [ip], #2776	; 0xad8
    88b8:	50010000 	andpl	r0, r1, r0
    88bc:	00255b15 	eoreq	r5, r5, r5, lsl fp
    88c0:	0ad80100 	beq	ff608cc8 <SCS_BASE+0x1f5facc8>
    88c4:	0000004c 	andeq	r0, r0, ip, asr #32
    88c8:	00004b2c 	andeq	r4, r0, ip, lsr #22
    88cc:	02df2e00 	sbcseq	r2, pc, #0, 28
    88d0:	ec010000 	stc	0, cr0, [r1], {-0}
    88d4:	00004c0a 	andeq	r4, r0, sl, lsl #24
    88d8:	005b6800 	subseq	r6, fp, r0, lsl #16
    88dc:	00000608 	andeq	r0, r0, r8, lsl #12
    88e0:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    88e4:	1500001d 	strne	r0, [r0, #-29]
    88e8:	0000263b 	andeq	r2, r0, fp, lsr r6
    88ec:	ac0aec01 	stcge	12, cr14, [sl], {1}
    88f0:	4d000004 	stcmi	0, cr0, [r0, #-16]
    88f4:	0000004b 	andeq	r0, r0, fp, asr #32
    88f8:	0026c72e 	eoreq	ip, r6, lr, lsr #14
    88fc:	0afd0100 	beq	fff48d04 <SCS_BASE+0x1ff3ad04>
    8900:	0000004c 	andeq	r0, r0, ip, asr #32
    8904:	08005b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp, ip, lr}
    8908:	00000006 	andeq	r0, r0, r6
    890c:	1d4f9c01 	stclne	12, cr9, [pc, #-4]	; 8910 <__Stack_Size+0x8510>
    8910:	3b150000 	blcc	548918 <__Stack_Size+0x548518>
    8914:	01000026 	tsteq	r0, r6, lsr #32
    8918:	04ac0afd 	strteq	r0, [ip], #2813	; 0xafd
    891c:	4b6e0000 	blmi	1b88924 <__Stack_Size+0x1b88524>
    8920:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    8924:	000026d7 	ldrdeq	r2, [r0], -r7
    8928:	4c0b0e01 	stcmi	14, cr0, [fp], {1}
    892c:	74000000 	strvc	r0, [r0], #-0
    8930:	0608005b 			; <UNDEFINED> instruction: 0x0608005b
    8934:	01000000 	mrseq	r0, (UNDEF: 0)
    8938:	001d7a9c 	mulseq	sp, ip, sl
    893c:	263b1500 	ldrtcs	r1, [fp], -r0, lsl #10
    8940:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    8944:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    8948:	004b8f00 	subeq	r8, fp, r0, lsl #30
    894c:	e72e0000 	str	r0, [lr, -r0]!
    8950:	01000026 	tsteq	r0, r6, lsr #32
    8954:	004c0b1f 	subeq	r0, ip, pc, lsl fp
    8958:	5b7a0000 	blpl	1e88960 <__Stack_Size+0x1e88560>
    895c:	00080800 	andeq	r0, r8, r0, lsl #16
    8960:	9c010000 	stcls	0, cr0, [r1], {-0}
    8964:	00001da5 	andeq	r1, r0, r5, lsr #27
    8968:	00263b15 	eoreq	r3, r6, r5, lsl fp
    896c:	0b1f0100 	bleq	7c8d74 <__Stack_Size+0x7c8974>
    8970:	000004ac 	andeq	r0, r0, ip, lsr #9
    8974:	00004bb0 			; <UNDEFINED> instruction: 0x00004bb0
    8978:	29ed2e00 	stmibcs	sp!, {r9, sl, fp, sp}^
    897c:	2f010000 	svccs	0x00010000
    8980:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8984:	005b8200 	subseq	r8, fp, r0, lsl #4
    8988:	00000608 	andeq	r0, r0, r8, lsl #12
    898c:	d09c0100 	addsle	r0, ip, r0, lsl #2
    8990:	1500001d 	strne	r0, [r0, #-29]
    8994:	0000263b 	andeq	r2, r0, fp, lsr r6
    8998:	ac0b2f01 	stcge	15, cr2, [fp], {1}
    899c:	d1000004 	tstle	r0, r4
    89a0:	0000004b 	andeq	r0, r0, fp, asr #32
    89a4:	00289f2e 	eoreq	r9, r8, lr, lsr #30
    89a8:	0b3f0100 	bleq	fc8db0 <__Stack_Size+0xfc89b0>
    89ac:	0000004c 	andeq	r0, r0, ip, asr #32
    89b0:	08005b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, lr}
    89b4:	00000006 	andeq	r0, r0, r6
    89b8:	1dfb9c01 	ldclne	12, cr9, [fp, #4]!
    89bc:	3b150000 	blcc	5489c4 <__Stack_Size+0x5485c4>
    89c0:	01000026 	tsteq	r0, r6, lsr #32
    89c4:	04ac0b3f 	strteq	r0, [ip], #2879	; 0xb3f
    89c8:	4bf20000 	blmi	ffc889d0 <SCS_BASE+0x1fc7a9d0>
    89cc:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    89d0:	00002533 	andeq	r2, r0, r3, lsr r5
    89d4:	a40b5d01 	strge	r5, [fp], #-3329	; 0xd01
    89d8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    89dc:	0c08005b 	stceq	0, cr0, [r8], {91}	; 0x5b
    89e0:	01000000 	mrseq	r0, (UNDEF: 0)
    89e4:	001e449c 	mulseq	lr, ip, r4
    89e8:	263b1500 	ldrtcs	r1, [fp], -r0, lsl #10
    89ec:	5d010000 	stcpl	0, cr0, [r1, #-0]
    89f0:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    89f4:	004c1300 	subeq	r1, ip, r0, lsl #6
    89f8:	28301400 	ldmdacs	r0!, {sl, ip}
    89fc:	5d010000 	stcpl	0, cr0, [r1, #-0]
    8a00:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8a04:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    8a08:	00001725 	andeq	r1, r0, r5, lsr #14
    8a0c:	af0b5f01 	svcge	0x000b5f01
    8a10:	34000000 	strcc	r0, [r0], #-0
    8a14:	0000004c 	andeq	r0, r0, ip, asr #32
    8a18:	00270a20 	eoreq	r0, r7, r0, lsr #20
    8a1c:	0b860100 	bleq	fe188e24 <SCS_BASE+0x1e17ae24>
    8a20:	08005b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp, ip, lr}
    8a24:	00000008 	andeq	r0, r0, r8
    8a28:	1e799c01 	cdpne	12, 7, cr9, cr9, cr1, {0}
    8a2c:	3b140000 	blcc	508a34 <__Stack_Size+0x508634>
    8a30:	01000026 	tsteq	r0, r6, lsr #32
    8a34:	04ac0b86 	strteq	r0, [ip], #2950	; 0xb86
    8a38:	50010000 	andpl	r0, r1, r0
    8a3c:	00283015 	eoreq	r3, r8, r5, lsl r0
    8a40:	0b860100 	bleq	fe188e48 <SCS_BASE+0x1e17ae48>
    8a44:	0000004c 	andeq	r0, r0, ip, asr #32
    8a48:	00004c5c 	andeq	r4, r0, ip, asr ip
    8a4c:	0d2e2e00 	stceq	14, cr2, [lr, #-0]
    8a50:	a2010000 	andge	r0, r1, #0
    8a54:	0000af0b 	andeq	sl, r0, fp, lsl #30
    8a58:	005ba200 	subseq	sl, fp, r0, lsl #4
    8a5c:	00001608 	andeq	r1, r0, r8, lsl #12
    8a60:	e29c0100 	adds	r0, ip, #0, 2
    8a64:	1500001e 	strne	r0, [r0, #-30]
    8a68:	0000263b 	andeq	r2, r0, fp, lsr r6
    8a6c:	ac0ba201 	sfmge	f2, 1, [fp], {1}
    8a70:	7d000004 	stcvc	0, cr0, [r0, #-16]
    8a74:	1400004c 	strne	r0, [r0], #-76	; 0x4c
    8a78:	00002ce7 	andeq	r2, r0, r7, ror #25
    8a7c:	4c0ba201 	sfmmi	f2, 1, [fp], {1}
    8a80:	01000000 	mrseq	r0, (UNDEF: 0)
    8a84:	17251651 			; <UNDEFINED> instruction: 0x17251651
    8a88:	a4010000 	strge	r0, [r1], #-0
    8a8c:	0000af0b 	andeq	sl, r0, fp, lsl #30
    8a90:	004c9e00 	subeq	r9, ip, r0, lsl #28
    8a94:	17261600 	strne	r1, [r6, -r0, lsl #12]!
    8a98:	a5010000 	strge	r0, [r1, #-0]
    8a9c:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8aa0:	004cbd00 	subeq	fp, ip, r0, lsl #26
    8aa4:	25ac1600 	strcs	r1, [ip, #1536]!	; 0x600
    8aa8:	a5010000 	strge	r0, [r1, #-0]
    8aac:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8ab0:	004ce100 	subeq	lr, ip, r0, lsl #2
    8ab4:	75200000 	strvc	r0, [r0, #-0]!
    8ab8:	01000003 	tsteq	r0, r3
    8abc:	5bb80bcd 	blpl	fee0b9f8 <SCS_BASE+0x1edfd9f8>
    8ac0:	00080800 	andeq	r0, r8, r0, lsl #16
    8ac4:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ac8:	00001f17 	andeq	r1, r0, r7, lsl pc
    8acc:	00263b14 	eoreq	r3, r6, r4, lsl fp
    8ad0:	0bcd0100 	bleq	ff348ed8 <SCS_BASE+0x1f33aed8>
    8ad4:	000004ac 	andeq	r0, r0, ip, lsr #9
    8ad8:	e7155001 	ldr	r5, [r5, -r1]
    8adc:	0100002c 	tsteq	r0, ip, lsr #32
    8ae0:	004c0bcd 	subeq	r0, ip, sp, asr #23
    8ae4:	4d050000 	stcmi	0, cr0, [r5, #-0]
    8ae8:	2f000000 	svccs	0x00000000
    8aec:	00002090 	muleq	r0, r0, r0
    8af0:	2e011505 	cfsh32cs	mvfx1, mvfx1, #5
    8af4:	3000001f 	andcc	r0, r0, pc, lsl r0
    8af8:	0000003a 	andeq	r0, r0, sl, lsr r0
    8afc:	0000cf30 	andeq	ip, r0, r0, lsr pc
    8b00:	56310000 	ldrtpl	r0, [r1], -r0
    8b04:	0500001a 	streq	r0, [r0, #-26]
    8b08:	3a300114 	bcc	c08f60 <__Stack_Size+0xc08b60>
    8b0c:	30000000 	andcc	r0, r0, r0
    8b10:	000000cf 	andeq	r0, r0, pc, asr #1
    8b14:	0a280000 	beq	a08b1c <__Stack_Size+0xa0871c>
    8b18:	00040000 	andeq	r0, r4, r0
    8b1c:	00001675 	andeq	r1, r0, r5, ror r6
    8b20:	08620104 	stmdaeq	r2!, {r2, r8}^
    8b24:	16010000 	strne	r0, [r1], -r0
    8b28:	fa000030 	blx	8bf0 <__Stack_Size+0x87f0>
    8b2c:	c0000000 	andgt	r0, r0, r0
    8b30:	4208005b 	andmi	r0, r8, #91	; 0x5b
    8b34:	62000003 	andvs	r0, r0, #3
    8b38:	02000015 	andeq	r0, r0, #21
    8b3c:	0b1e0704 	bleq	78a754 <__Stack_Size+0x78a354>
    8b40:	04020000 	streq	r0, [r2], #-0
    8b44:	0009e205 	andeq	lr, r9, r5, lsl #4
    8b48:	05020200 	streq	r0, [r2, #-512]	; 0x200
    8b4c:	000009a6 	andeq	r0, r0, r6, lsr #19
    8b50:	77060102 	strvc	r0, [r6, -r2, lsl #2]
    8b54:	0300000b 	movweq	r0, #11
    8b58:	00323375 	eorseq	r3, r2, r5, ror r3
    8b5c:	004c2702 	subeq	r2, ip, r2, lsl #14
    8b60:	04020000 	streq	r0, [r2], #-0
    8b64:	000b1907 	andeq	r1, fp, r7, lsl #18
    8b68:	31750300 	cmncc	r5, r0, lsl #6
    8b6c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    8b70:	0000005e 	andeq	r0, r0, lr, asr r0
    8b74:	3e070202 	cdpcc	2, 0, cr0, cr7, cr2, {0}
    8b78:	0300000d 	movweq	r0, #13
    8b7c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    8b80:	00006f29 	andeq	r6, r0, r9, lsr #30
    8b84:	08010200 	stmdaeq	r1, {r9}
    8b88:	00000b75 	andeq	r0, r0, r5, ror fp
    8b8c:	0004ec04 	andeq	lr, r4, r4, lsl #24
    8b90:	812f0200 			; <UNDEFINED> instruction: 0x812f0200
    8b94:	05000000 	streq	r0, [r0, #-0]
    8b98:	0000004c 	andeq	r0, r0, ip, asr #32
    8b9c:	00034704 	andeq	r4, r3, r4, lsl #14
    8ba0:	91300200 	teqls	r0, r0, lsl #4
    8ba4:	05000000 	streq	r0, [r0, #-0]
    8ba8:	0000005e 	andeq	r0, r0, lr, asr r0
    8bac:	39020106 	stmdbcc	r2, {r1, r2, r8}
    8bb0:	000000ab 	andeq	r0, r0, fp, lsr #1
    8bb4:	00199207 	andseq	r9, r9, r7, lsl #4
    8bb8:	53080000 	movwpl	r0, #32768	; 0x8000
    8bbc:	01005445 	tsteq	r0, r5, asr #8
    8bc0:	09050400 	stmdbeq	r5, {sl}
    8bc4:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    8bc8:	00000096 	muleq	r0, r6, r0
    8bcc:	00211a04 	eoreq	r1, r1, r4, lsl #20
    8bd0:	96390200 	ldrtls	r0, [r9], -r0, lsl #4
    8bd4:	06000000 	streq	r0, [r0], -r0
    8bd8:	d63b0201 	ldrtle	r0, [fp], -r1, lsl #4
    8bdc:	07000000 	streq	r0, [r0, -r0]
    8be0:	000005f1 	strdeq	r0, [r0], -r1
    8be4:	0af20700 	beq	ffc8a7ec <SCS_BASE+0x1fc7c7ec>
    8be8:	00010000 	andeq	r0, r1, r0
    8bec:	00011404 	andeq	r1, r1, r4, lsl #8
    8bf0:	c13b0200 	teqgt	fp, r0, lsl #4
    8bf4:	02000000 	andeq	r0, r0, #0
    8bf8:	0b100704 	bleq	40a810 <__Stack_Size+0x40a410>
    8bfc:	1c090000 	stcne	0, cr0, [r9], {-0}
    8c00:	a6023803 	strge	r3, [r2], -r3, lsl #16
    8c04:	0a000001 	beq	8c10 <__Stack_Size+0x8810>
    8c08:	03005253 	movweq	r5, #595	; 0x253
    8c0c:	0086023a 	addeq	r0, r6, sl, lsr r2
    8c10:	0b000000 	bleq	8c18 <__Stack_Size+0x8818>
    8c14:	00000960 	andeq	r0, r0, r0, ror #18
    8c18:	53023b03 	movwpl	r3, #11011	; 0x2b03
    8c1c:	02000000 	andeq	r0, r0, #0
    8c20:	0052440a 	subseq	r4, r2, sl, lsl #8
    8c24:	86023c03 	strhi	r3, [r2], -r3, lsl #24
    8c28:	04000000 	streq	r0, [r0], #-0
    8c2c:	00096a0b 	andeq	r6, r9, fp, lsl #20
    8c30:	023d0300 	eorseq	r0, sp, #0, 6
    8c34:	00000053 	andeq	r0, r0, r3, asr r0
    8c38:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    8c3c:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    8c40:	00008602 	andeq	r8, r0, r2, lsl #12
    8c44:	740b0800 	strvc	r0, [fp], #-2048	; 0x800
    8c48:	03000009 	movweq	r0, #9
    8c4c:	0053023f 	subseq	r0, r3, pc, lsr r2
    8c50:	0a0a0000 	beq	288c58 <__Stack_Size+0x288858>
    8c54:	00315243 	eorseq	r5, r1, r3, asr #4
    8c58:	86024003 	strhi	r4, [r2], -r3
    8c5c:	0c000000 	stceq	0, cr0, [r0], {-0}
    8c60:	00097e0b 	andeq	r7, r9, fp, lsl #28
    8c64:	02410300 	subeq	r0, r1, #0, 6
    8c68:	00000053 	andeq	r0, r0, r3, asr r0
    8c6c:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    8c70:	42030032 	andmi	r0, r3, #50	; 0x32
    8c74:	00008602 	andeq	r8, r0, r2, lsl #12
    8c78:	880b1000 	stmdahi	fp, {ip}
    8c7c:	03000009 	movweq	r0, #9
    8c80:	00530243 	subseq	r0, r3, r3, asr #4
    8c84:	0a120000 	beq	488c8c <__Stack_Size+0x48888c>
    8c88:	00335243 	eorseq	r5, r3, r3, asr #4
    8c8c:	86024403 	strhi	r4, [r2], -r3, lsl #8
    8c90:	14000000 	strne	r0, [r0], #-0
    8c94:	0009920b 	andeq	r9, r9, fp, lsl #4
    8c98:	02450300 	subeq	r0, r5, #0, 6
    8c9c:	00000053 	andeq	r0, r0, r3, asr r0
    8ca0:	02ae0b16 	adceq	r0, lr, #22528	; 0x5800
    8ca4:	46030000 	strmi	r0, [r3], -r0
    8ca8:	00008602 	andeq	r8, r0, r2, lsl #12
    8cac:	9c0b1800 	stcls	8, cr1, [fp], {-0}
    8cb0:	03000009 	movweq	r0, #9
    8cb4:	00530247 	subseq	r0, r3, r7, asr #4
    8cb8:	001a0000 	andseq	r0, sl, r0
    8cbc:	00053d0c 	andeq	r3, r5, ip, lsl #26
    8cc0:	02480300 	subeq	r0, r8, #0, 6
    8cc4:	000000e8 	andeq	r0, r0, r8, ror #1
    8cc8:	1a04100d 	bne	10cd04 <__Stack_Size+0x10c904>
    8ccc:	00000203 	andeq	r0, r0, r3, lsl #4
    8cd0:	0002f90e 	andeq	pc, r2, lr, lsl #18
    8cd4:	411c0400 	tstmi	ip, r0, lsl #8
    8cd8:	00000000 	andeq	r0, r0, r0
    8cdc:	0001990e 	andeq	r9, r1, lr, lsl #18
    8ce0:	531d0400 	tstpl	sp, #0, 8
    8ce4:	04000000 	streq	r0, [r0], #-0
    8ce8:	0001e90e 	andeq	lr, r1, lr, lsl #18
    8cec:	531e0400 	tstpl	lr, #0, 8
    8cf0:	06000000 	streq	r0, [r0], -r0
    8cf4:	000cb20e 	andeq	fp, ip, lr, lsl #4
    8cf8:	531f0400 	tstpl	pc, #0, 8
    8cfc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8d00:	0006550e 	andeq	r5, r6, lr, lsl #10
    8d04:	53200400 	noppl	{0}	; <UNPREDICTABLE>
    8d08:	0a000000 	beq	8d10 <__Stack_Size+0x8910>
    8d0c:	0006ae0e 	andeq	sl, r6, lr, lsl #28
    8d10:	53210400 			; <UNDEFINED> instruction: 0x53210400
    8d14:	0c000000 	stceq	0, cr0, [r0], {-0}
    8d18:	0c850400 	cfstrseq	mvf0, [r5], {0}
    8d1c:	22040000 	andcs	r0, r4, #0
    8d20:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    8d24:	2504080d 	strcs	r0, [r4, #-2061]	; 0x80d
    8d28:	00000247 	andeq	r0, r0, r7, asr #4
    8d2c:	002f480e 	eoreq	r4, pc, lr, lsl #16
    8d30:	53270400 			; <UNDEFINED> instruction: 0x53270400
    8d34:	00000000 	andeq	r0, r0, r0
    8d38:	002ff60e 	eoreq	pc, pc, lr, lsl #12
    8d3c:	53280400 			; <UNDEFINED> instruction: 0x53280400
    8d40:	02000000 	andeq	r0, r0, #0
    8d44:	002d7e0e 	eoreq	r7, sp, lr, lsl #28
    8d48:	53290400 			; <UNDEFINED> instruction: 0x53290400
    8d4c:	04000000 	streq	r0, [r0], #-0
    8d50:	0030080e 	eorseq	r0, r0, lr, lsl #16
    8d54:	532a0400 			; <UNDEFINED> instruction: 0x532a0400
    8d58:	06000000 	streq	r0, [r0], -r0
    8d5c:	2db70400 	cfldrscs	mvf0, [r7]
    8d60:	2b040000 	blcs	108d68 <__Stack_Size+0x108968>
    8d64:	0000020e 	andeq	r0, r0, lr, lsl #4
    8d68:	1905140d 	stmdbne	r5, {r0, r2, r3, sl, ip}
    8d6c:	00000297 	muleq	r0, r7, r2
    8d70:	0022bb0e 	eoreq	fp, r2, lr, lsl #22
    8d74:	411b0500 	tstmi	fp, r0, lsl #10
    8d78:	00000000 	andeq	r0, r0, r0
    8d7c:	0021790e 	eoreq	r7, r1, lr, lsl #18
    8d80:	411c0500 	tstmi	ip, r0, lsl #10
    8d84:	04000000 	streq	r0, [r0], #-0
    8d88:	0023130e 	eoreq	r1, r3, lr, lsl #6
    8d8c:	411d0500 	tstmi	sp, r0, lsl #10
    8d90:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8d94:	0022d70e 	eoreq	sp, r2, lr, lsl #14
    8d98:	411e0500 	tstmi	lr, r0, lsl #10
    8d9c:	0c000000 	stceq	0, cr0, [r0], {-0}
    8da0:	00224e0e 	eoreq	r4, r2, lr, lsl #28
    8da4:	411f0500 	tstmi	pc, r0, lsl #10
    8da8:	10000000 	andne	r0, r0, r0
    8dac:	21410400 	cmpcs	r1, r0, lsl #8
    8db0:	20050000 	andcs	r0, r5, r0
    8db4:	00000252 	andeq	r0, r0, r2, asr r2
    8db8:	000bd60f 	andeq	sp, fp, pc, lsl #12
    8dbc:	c05a0100 	subsgt	r0, sl, r0, lsl #2
    8dc0:	9408005b 	strls	r0, [r8], #-91	; 0x5b
    8dc4:	01000000 	mrseq	r0, (UNDEF: 0)
    8dc8:	0003729c 	muleq	r3, ip, r2
    8dcc:	2efa1000 	cdpcs	0, 15, cr1, cr10, cr0, {0}
    8dd0:	5a010000 	bpl	48dd8 <__Stack_Size+0x489d8>
    8dd4:	00000372 	andeq	r0, r0, r2, ror r3
    8dd8:	00004d26 	andeq	r4, r0, r6, lsr #26
    8ddc:	005bf411 	subseq	pc, fp, r1, lsl r4	; <UNPREDICTABLE>
    8de0:	0009e508 	andeq	lr, r9, r8, lsl #10
    8de4:	0002e000 	andeq	lr, r2, r0
    8de8:	51011200 	mrspl	r1, R9_usr
    8dec:	01123101 	tsteq	r2, r1, lsl #2
    8df0:	000a0350 	andeq	r0, sl, r0, asr r3
    8df4:	02130040 	andseq	r0, r3, #64	; 0x40
    8df8:	e508005c 	str	r0, [r8, #-92]	; 0x5c
    8dfc:	fa000009 	blx	8e28 <__Stack_Size+0x8a28>
    8e00:	12000002 	andne	r0, r0, #2
    8e04:	30015101 	andcc	r5, r1, r1, lsl #2
    8e08:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8e0c:	0040000a 	subeq	r0, r0, sl
    8e10:	005c0c11 	subseq	r0, ip, r1, lsl ip
    8e14:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8e18:	00031400 	andeq	r1, r3, r0, lsl #8
    8e1c:	51011200 	mrspl	r1, R9_usr
    8e20:	01123101 	tsteq	r2, r1, lsl #2
    8e24:	3d400350 	stclcc	3, cr0, [r0, #-320]	; 0xfffffec0
    8e28:	1c110024 	ldcne	0, cr0, [r1], {36}	; 0x24
    8e2c:	fc08005c 	stc2	0, cr0, [r8], {92}	; 0x5c
    8e30:	2e000009 	cdpcs	0, 0, cr0, cr0, cr9, {0}
    8e34:	12000003 	andne	r0, r0, #3
    8e38:	31015101 	tstcc	r1, r1, lsl #2
    8e3c:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8e40:	00243e40 	eoreq	r3, r4, r0, asr #28
    8e44:	005c2c11 	subseq	r2, ip, r1, lsl ip
    8e48:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8e4c:	00034800 	andeq	r4, r3, r0, lsl #16
    8e50:	51011200 	mrspl	r1, R9_usr
    8e54:	01123101 	tsteq	r2, r1, lsl #2
    8e58:	3f400350 	svccc	0x00400350
    8e5c:	3c110024 	ldccc	0, cr0, [r1], {36}	; 0x24
    8e60:	fc08005c 	stc2	0, cr0, [r8], {92}	; 0x5c
    8e64:	62000009 	andvs	r0, r0, #9
    8e68:	12000003 	andne	r0, r0, #3
    8e6c:	31015101 	tstcc	r1, r1, lsl #2
    8e70:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8e74:	00244040 	eoreq	r4, r4, r0, asr #32
    8e78:	005c4a14 	subseq	r4, ip, r4, lsl sl
    8e7c:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8e80:	51011200 	mrspl	r1, R9_usr
    8e84:	00003001 	andeq	r3, r0, r1
    8e88:	01a60415 			; <UNDEFINED> instruction: 0x01a60415
    8e8c:	410f0000 	mrsmi	r0, CPSR
    8e90:	01000001 	tsteq	r0, r1
    8e94:	005c548c 	subseq	r5, ip, ip, lsl #9
    8e98:	00008808 	andeq	r8, r0, r8, lsl #16
    8e9c:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    8ea0:	10000004 	andne	r0, r0, r4
    8ea4:	00002efa 	strdeq	r2, [r0], -sl
    8ea8:	03728c01 	cmneq	r2, #256	; 0x100
    8eac:	4db60000 	ldcmi	0, cr0, [r6]
    8eb0:	01100000 	tsteq	r0, r0
    8eb4:	0100002f 	tsteq	r0, pc, lsr #32
    8eb8:	0004158c 	andeq	r1, r4, ip, lsl #11
    8ebc:	004de200 	subeq	lr, sp, r0, lsl #4
    8ec0:	1a2c1600 	bne	b0e6c8 <__Stack_Size+0xb0e2c8>
    8ec4:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    8ec8:	00000041 	andeq	r0, r0, r1, asr #32
    8ecc:	00004e0e 	andeq	r4, r0, lr, lsl #28
    8ed0:	002e1416 	eoreq	r1, lr, r6, lsl r4
    8ed4:	418e0100 	orrmi	r0, lr, r0, lsl #2
    8ed8:	fb000000 	blx	8ee2 <__Stack_Size+0x8ae2>
    8edc:	1600004e 	strne	r0, [r0], -lr, asr #32
    8ee0:	00002d6f 	andeq	r2, r0, pc, ror #26
    8ee4:	00418f01 	subeq	r8, r1, r1, lsl #30
    8ee8:	4f720000 	svcmi	0x00720000
    8eec:	87160000 	ldrhi	r0, [r6, -r0]
    8ef0:	0100002f 	tsteq	r0, pc, lsr #32
    8ef4:	00004190 	muleq	r0, r0, r1
    8ef8:	004feb00 	subeq	lr, pc, r0, lsl #22
    8efc:	2eaa1600 	cdpcs	6, 10, cr1, cr10, cr0, {0}
    8f00:	91010000 	mrsls	r0, (UNDEF: 1)
    8f04:	00000041 	andeq	r0, r0, r1, asr #32
    8f08:	00004db6 			; <UNDEFINED> instruction: 0x00004db6
    8f0c:	002eb517 	eoreq	fp, lr, r7, lsl r5
    8f10:	97920100 	ldrls	r0, [r2, r0, lsl #2]
    8f14:	02000002 	andeq	r0, r0, #2
    8f18:	9a185c91 	bls	620164 <__Stack_Size+0x61fd64>
    8f1c:	1308005c 	movwne	r0, #32860	; 0x805c
    8f20:	1200000a 	andne	r0, r0, #10
    8f24:	91025001 	tstls	r2, r1
    8f28:	1500005c 	strne	r0, [r0, #-92]	; 0x5c
    8f2c:	00020304 	andeq	r0, r2, r4, lsl #6
    8f30:	049e0f00 	ldreq	r0, [lr], #3840	; 0xf00
    8f34:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    8f38:	08005cdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, fp, ip, lr}
    8f3c:	00000016 	andeq	r0, r0, r6, lsl r0
    8f40:	043e9c01 	ldrteq	r9, [lr], #-3073	; 0xc01
    8f44:	01190000 	tsteq	r9, r0
    8f48:	0100002f 	tsteq	r0, pc, lsr #32
    8f4c:	000415e8 	andeq	r1, r4, r8, ror #11
    8f50:	00500100 	subseq	r0, r0, r0, lsl #2
    8f54:	002fc30f 	eoreq	ip, pc, pc, lsl #6
    8f58:	f2ff0100 	vext.8	d16, d15, d0, #1
    8f5c:	2008005c 	andcs	r0, r8, ip, asr r0
    8f60:	01000000 	mrseq	r0, (UNDEF: 0)
    8f64:	0004809c 	muleq	r4, ip, r0
    8f68:	2efa1900 	cdpcs	9, 15, cr1, cr10, cr0, {0}
    8f6c:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    8f70:	00000372 	andeq	r0, r0, r2, ror r3
    8f74:	71105001 	tstvc	r0, r1
    8f78:	0100002e 	tsteq	r0, lr, lsr #32
    8f7c:	000480ff 	strdeq	r8, [r4], -pc	; <UNPREDICTABLE>
    8f80:	00508900 	subseq	r8, r0, r0, lsl #18
    8f84:	1a2c1a00 	bne	b0f78c <__Stack_Size+0xb0f38c>
    8f88:	01010000 	mrseq	r0, (UNDEF: 1)
    8f8c:	00004101 	andeq	r4, r0, r1, lsl #2
    8f90:	0050aa00 	subseq	sl, r0, r0, lsl #20
    8f94:	04150000 	ldreq	r0, [r5], #-0
    8f98:	00000247 	andeq	r0, r0, r7, asr #4
    8f9c:	002e941b 	eoreq	r9, lr, fp, lsl r4
    8fa0:	01230100 			; <UNDEFINED> instruction: 0x01230100
    8fa4:	08005d12 	stmdaeq	r0, {r1, r4, r8, sl, fp, ip, lr}
    8fa8:	0000000c 	andeq	r0, r0, ip
    8fac:	04ab9c01 	strteq	r9, [fp], #3073	; 0xc01
    8fb0:	711c0000 	tstvc	ip, r0
    8fb4:	0100002e 	tsteq	r0, lr, lsr #32
    8fb8:	04800123 	streq	r0, [r0], #291	; 0x123
    8fbc:	50010000 	andpl	r0, r1, r0
    8fc0:	00321b00 	eorseq	r1, r2, r0, lsl #22
    8fc4:	37010000 	strcc	r0, [r1, -r0]
    8fc8:	005d1e01 	subseq	r1, sp, r1, lsl #28
    8fcc:	00001808 	andeq	r1, r0, r8, lsl #16
    8fd0:	de9c0100 	fmllee	f0, f4, f0
    8fd4:	1c000004 	stcne	0, cr0, [r0], {4}
    8fd8:	00002efa 	strdeq	r2, [r0], -sl
    8fdc:	72013701 	andvc	r3, r1, #262144	; 0x40000
    8fe0:	01000003 	tsteq	r0, r3
    8fe4:	16961c50 			; <UNDEFINED> instruction: 0x16961c50
    8fe8:	37010000 	strcc	r0, [r1, -r0]
    8fec:	0000d601 	andeq	sp, r0, r1, lsl #12
    8ff0:	00510100 	subseq	r0, r1, r0, lsl #2
    8ff4:	000a2e1b 	andeq	r2, sl, fp, lsl lr
    8ff8:	01620100 	cmneq	r2, r0, lsl #2
    8ffc:	08005d36 	stmdaeq	r0, {r1, r2, r4, r5, r8, sl, fp, ip, lr}
    9000:	00000032 	andeq	r0, r0, r2, lsr r0
    9004:	05639c01 	strbeq	r9, [r3, #-3073]!	; 0xc01
    9008:	fa1d0000 	blx	749010 <__Stack_Size+0x748c10>
    900c:	0100002e 	tsteq	r0, lr, lsr #32
    9010:	03720162 	cmneq	r2, #-2147483624	; 0x80000018
    9014:	50e40000 	rscpl	r0, r4, r0
    9018:	fc1d0000 	ldc2	0, cr0, [sp], {-0}
    901c:	0100002d 	tsteq	r0, sp, lsr #32
    9020:	00530162 	subseq	r0, r3, r2, ror #2
    9024:	511d0000 	tstpl	sp, r0
    9028:	961d0000 	ldrls	r0, [sp], -r0
    902c:	01000016 	tsteq	r0, r6, lsl r0
    9030:	00d60162 	sbcseq	r0, r6, r2, ror #2
    9034:	513e0000 	teqpl	lr, r0
    9038:	3a1a0000 	bcc	689040 <__Stack_Size+0x688c40>
    903c:	01000030 	tsteq	r0, r0, lsr r0
    9040:	00410164 	subeq	r0, r1, r4, ror #2
    9044:	51780000 	cmnpl	r8, r0
    9048:	211a0000 	tstcs	sl, r0
    904c:	0100002f 	tsteq	r0, pc, lsr #32
    9050:	00410164 	subeq	r0, r1, r4, ror #2
    9054:	519c0000 	orrspl	r0, ip, r0
    9058:	011a0000 	tsteq	sl, r0
    905c:	01000030 	tsteq	r0, r0, lsr r0
    9060:	00410164 	subeq	r0, r1, r4, ror #2
    9064:	51d70000 	bicspl	r0, r7, r0
    9068:	aa1e0000 	bge	789070 <__Stack_Size+0x788c70>
    906c:	0100002e 	tsteq	r0, lr, lsr #32
    9070:	00410165 	subeq	r0, r1, r5, ror #2
    9074:	50010000 	andpl	r0, r1, r0
    9078:	2def1b00 	stclcs	11, cr1, [pc]	; 9080 <__Stack_Size+0x8c80>
    907c:	9d010000 	stcls	0, cr0, [r1, #-0]
    9080:	005d6801 	subseq	r6, sp, r1, lsl #16
    9084:	00001208 	andeq	r1, r0, r8, lsl #4
    9088:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    908c:	1c000005 	stcne	0, cr0, [r0], {5}
    9090:	00002efa 	strdeq	r2, [r0], -sl
    9094:	72019d01 	andvc	r9, r1, #1, 26	; 0x40
    9098:	01000003 	tsteq	r0, r3
    909c:	2e871d50 	mcrcs	13, 4, r1, cr7, cr0, {2}
    90a0:	9d010000 	stcls	0, cr0, [r1, #-0]
    90a4:	00005301 	andeq	r5, r0, r1, lsl #6
    90a8:	00521f00 	subseq	r1, r2, r0, lsl #30
    90ac:	16961c00 	ldrne	r1, [r6], r0, lsl #24
    90b0:	9d010000 	stcls	0, cr0, [r1, #-0]
    90b4:	0000d601 	andeq	sp, r0, r1, lsl #12
    90b8:	00520100 	subseq	r0, r2, r0, lsl #2
    90bc:	002ec61b 	eoreq	ip, lr, fp, lsl r6
    90c0:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    90c4:	08005d7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, fp, ip, lr}
    90c8:	00000016 	andeq	r0, r0, r6, lsl r0
    90cc:	05db9c01 	ldrbeq	r9, [fp, #3073]	; 0xc01
    90d0:	fa1c0000 	blx	7090d8 <__Stack_Size+0x708cd8>
    90d4:	0100002e 	tsteq	r0, lr, lsr #32
    90d8:	037201bc 	cmneq	r2, #188, 2	; 0x2f
    90dc:	50010000 	andpl	r0, r1, r0
    90e0:	002f121d 	eoreq	r1, pc, sp, lsl r2	; <UNPREDICTABLE>
    90e4:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    90e8:	00000065 	andeq	r0, r0, r5, rrx
    90ec:	00005259 	andeq	r5, r0, r9, asr r2
    90f0:	2fd31b00 	svccs	0x00d31b00
    90f4:	d5010000 	strle	r0, [r1, #-0]
    90f8:	005d9001 	subseq	r9, sp, r1
    90fc:	00001608 	andeq	r1, r0, r8, lsl #12
    9100:	109c0100 	addsne	r0, ip, r0, lsl #2
    9104:	1c000006 	stcne	0, cr0, [r0], {6}
    9108:	00002efa 	strdeq	r2, [r0], -sl
    910c:	7201d501 	andvc	sp, r1, #4194304	; 0x400000
    9110:	01000003 	tsteq	r0, r3
    9114:	2de21d50 	stclcs	13, cr1, [r2, #320]!	; 0x140
    9118:	d5010000 	strle	r0, [r1, #-0]
    911c:	00005301 	andeq	r5, r0, r1, lsl #6
    9120:	00527a00 	subseq	r7, r2, r0, lsl #20
    9124:	541b0000 	ldrpl	r0, [fp], #-0
    9128:	0100002f 	tsteq	r0, pc, lsr #32
    912c:	5da601ea 	stfpls	f0, [r6, #936]!	; 0x3a8
    9130:	00180800 	andseq	r0, r8, r0, lsl #16
    9134:	9c010000 	stcls	0, cr0, [r1], {-0}
    9138:	00000643 	andeq	r0, r0, r3, asr #12
    913c:	002efa1c 	eoreq	pc, lr, ip, lsl sl	; <UNPREDICTABLE>
    9140:	01ea0100 	mvneq	r0, r0, lsl #2
    9144:	00000372 	andeq	r0, r0, r2, ror r3
    9148:	961c5001 	ldrls	r5, [ip], -r1
    914c:	01000016 	tsteq	r0, r6, lsl r0
    9150:	00d601ea 	sbcseq	r0, r6, sl, ror #3
    9154:	51010000 	mrspl	r0, (UNDEF: 1)
    9158:	2e451b00 	vmlacs.f64	d17, d5, d0
    915c:	0a010000 	beq	49164 <__Stack_Size+0x48d64>
    9160:	005dbe02 	subseq	fp, sp, r2, lsl #28
    9164:	00001608 	andeq	r1, r0, r8, lsl #12
    9168:	789c0100 	ldmvc	ip, {r8}
    916c:	1c000006 	stcne	0, cr0, [r0], {6}
    9170:	00002efa 	strdeq	r2, [r0], -sl
    9174:	72020a01 	andvc	r0, r2, #4096	; 0x1000
    9178:	01000003 	tsteq	r0, r3
    917c:	2d9c1d50 	ldccs	13, cr1, [ip, #320]	; 0x140
    9180:	0a010000 	beq	49188 <__Stack_Size+0x48d88>
    9184:	00005302 	andeq	r5, r0, r2, lsl #6
    9188:	00529b00 	subseq	r9, r2, r0, lsl #22
    918c:	7a1b0000 	bvc	6c9194 <__Stack_Size+0x6c8d94>
    9190:	0100002f 	tsteq	r0, pc, lsr #32
    9194:	5dd4021f 	lfmpl	f0, 2, [r4, #124]	; 0x7c
    9198:	00180800 	andseq	r0, r8, r0, lsl #16
    919c:	9c010000 	stcls	0, cr0, [r1], {-0}
    91a0:	000006ab 	andeq	r0, r0, fp, lsr #13
    91a4:	002efa1c 	eoreq	pc, lr, ip, lsl sl	; <UNPREDICTABLE>
    91a8:	021f0100 	andseq	r0, pc, #0, 2
    91ac:	00000372 	andeq	r0, r0, r2, ror r3
    91b0:	961c5001 	ldrls	r5, [ip], -r1
    91b4:	01000016 	tsteq	r0, r6, lsl r0
    91b8:	00d6021f 	sbcseq	r0, r6, pc, lsl r2
    91bc:	51010000 	mrspl	r0, (UNDEF: 1)
    91c0:	03cf1b00 	biceq	r1, pc, #0, 22
    91c4:	3b010000 	blcc	491cc <__Stack_Size+0x48dcc>
    91c8:	005dec02 	subseq	lr, sp, r2, lsl #24
    91cc:	00000808 	andeq	r0, r0, r8, lsl #16
    91d0:	e09c0100 	adds	r0, ip, r0, lsl #2
    91d4:	1c000006 	stcne	0, cr0, [r0], {6}
    91d8:	00002efa 	strdeq	r2, [r0], -sl
    91dc:	72023b01 	andvc	r3, r2, #1024	; 0x400
    91e0:	01000003 	tsteq	r0, r3
    91e4:	18111d50 	ldmdane	r1, {r4, r6, r8, sl, fp, ip}
    91e8:	3b010000 	blcc	491f0 <__Stack_Size+0x48df0>
    91ec:	00005302 	andeq	r5, r0, r2, lsl #6
    91f0:	0052bc00 	subseq	fp, r2, r0, lsl #24
    91f4:	2a1f0000 	bcs	7c91fc <__Stack_Size+0x7c8dfc>
    91f8:	01000003 	tsteq	r0, r3
    91fc:	0053024e 	subseq	r0, r3, lr, asr #4
    9200:	5df40000 	ldclpl	0, cr0, [r4]
    9204:	00080800 	andeq	r0, r8, r0, lsl #16
    9208:	9c010000 	stcls	0, cr0, [r1], {-0}
    920c:	0000070b 	andeq	r0, r0, fp, lsl #14
    9210:	002efa1d 	eoreq	pc, lr, sp, lsl sl	; <UNPREDICTABLE>
    9214:	024e0100 	subeq	r0, lr, #0, 2
    9218:	00000372 	andeq	r0, r0, r2, ror r3
    921c:	000052dd 	ldrdeq	r5, [r0], -sp
    9220:	2eea1b00 	vfmacs.f64	d17, d10, d0
    9224:	60010000 	andvs	r0, r1, r0
    9228:	005dfc02 	subseq	pc, sp, r2, lsl #24
    922c:	00000c08 	andeq	r0, r0, r8, lsl #24
    9230:	309c0100 	addscc	r0, ip, r0, lsl #2
    9234:	1c000007 	stcne	0, cr0, [r0], {7}
    9238:	00002efa 	strdeq	r2, [r0], -sl
    923c:	72026001 	andvc	r6, r2, #1
    9240:	01000003 	tsteq	r0, r3
    9244:	d71b0050 			; <UNDEFINED> instruction: 0xd71b0050
    9248:	0100002e 	tsteq	r0, lr, lsr #32
    924c:	5e080273 	mcrpl	2, 0, r0, cr8, cr3, {3}
    9250:	00120800 	andseq	r0, r2, r0, lsl #16
    9254:	9c010000 	stcls	0, cr0, [r1], {-0}
    9258:	00000765 	andeq	r0, r0, r5, ror #14
    925c:	002efa1c 	eoreq	pc, lr, ip, lsl sl	; <UNPREDICTABLE>
    9260:	02730100 	rsbseq	r0, r3, #0, 2
    9264:	00000372 	andeq	r0, r0, r2, ror r3
    9268:	351d5001 	ldrcc	r5, [sp, #-1]
    926c:	0100002e 	tsteq	r0, lr, lsr #32
    9270:	00650273 	rsbeq	r0, r5, r3, ror r2
    9274:	52fe0000 	rscspl	r0, lr, #0
    9278:	1b000000 	blne	9280 <__Stack_Size+0x8e80>
    927c:	00002d89 	andeq	r2, r0, r9, lsl #27
    9280:	1a028901 	bne	ab68c <__Stack_Size+0xab28c>
    9284:	1208005e 	andne	r0, r8, #94	; 0x5e
    9288:	01000000 	mrseq	r0, (UNDEF: 0)
    928c:	00079a9c 	muleq	r7, ip, sl
    9290:	2efa1c00 	cdpcs	12, 15, cr1, cr10, cr0, {0}
    9294:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    9298:	00037202 	andeq	r7, r3, r2, lsl #4
    929c:	1d500100 	ldfnee	f0, [r0, #-0]
    92a0:	00002fe6 	andeq	r2, r0, r6, ror #31
    92a4:	65028901 	strvs	r8, [r2, #-2305]	; 0x901
    92a8:	1f000000 	svcne	0x00000000
    92ac:	00000053 	andeq	r0, r0, r3, asr r0
    92b0:	002fb01b 	eoreq	fp, pc, fp, lsl r0	; <UNPREDICTABLE>
    92b4:	029f0100 	addseq	r0, pc, #0, 2
    92b8:	08005e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, ip, lr}
    92bc:	00000018 	andeq	r0, r0, r8, lsl r0
    92c0:	07cd9c01 	strbeq	r9, [sp, r1, lsl #24]
    92c4:	fa1c0000 	blx	7092cc <__Stack_Size+0x708ecc>
    92c8:	0100002e 	tsteq	r0, lr, lsr #32
    92cc:	0372029f 	cmneq	r2, #-268435447	; 0xf0000009
    92d0:	50010000 	andpl	r0, r1, r0
    92d4:	0016961c 	andseq	r9, r6, ip, lsl r6
    92d8:	029f0100 	addseq	r0, pc, #0, 2
    92dc:	000000d6 	ldrdeq	r0, [r0], -r6
    92e0:	1b005101 	blne	1d6ec <__Stack_Size+0x1d2ec>
    92e4:	00002f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    92e8:	4402bc01 	strmi	fp, [r2], #-3073	; 0xc01
    92ec:	1808005e 	stmdane	r8, {r1, r2, r3, r4, r6}
    92f0:	01000000 	mrseq	r0, (UNDEF: 0)
    92f4:	0008009c 	muleq	r8, ip, r0
    92f8:	2efa1c00 	cdpcs	12, 15, cr1, cr10, cr0, {0}
    92fc:	bc010000 	stclt	0, cr0, [r1], {-0}
    9300:	00037202 	andeq	r7, r3, r2, lsl #4
    9304:	1c500100 	ldfnee	f0, [r0], {-0}
    9308:	00001696 	muleq	r0, r6, r6
    930c:	d602bc01 	strle	fp, [r2], -r1, lsl #24
    9310:	01000000 	mrseq	r0, (UNDEF: 0)
    9314:	ce1b0051 	mrcgt	0, 0, r0, cr11, cr1, {2}
    9318:	0100002d 	tsteq	r0, sp, lsr #32
    931c:	5e5c02d9 	mrcpl	2, 2, r0, cr12, cr9, {6}
    9320:	00180800 	andseq	r0, r8, r0, lsl #16
    9324:	9c010000 	stcls	0, cr0, [r1], {-0}
    9328:	00000833 	andeq	r0, r0, r3, lsr r8
    932c:	002efa1c 	eoreq	pc, lr, ip, lsl sl	; <UNPREDICTABLE>
    9330:	02d90100 	sbcseq	r0, r9, #0, 2
    9334:	00000372 	andeq	r0, r0, r2, ror r3
    9338:	961c5001 	ldrls	r5, [ip], -r1
    933c:	01000016 	tsteq	r0, r6, lsl r0
    9340:	00d602d9 	ldrsbeq	r0, [r6], #41	; 0x29
    9344:	51010000 	mrspl	r0, (UNDEF: 1)
    9348:	2f371b00 	svccs	0x00371b00
    934c:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    9350:	005e7402 	subseq	r7, lr, r2, lsl #8
    9354:	00001608 	andeq	r1, r0, r8, lsl #12
    9358:	689c0100 	ldmvs	ip, {r8}
    935c:	1c000008 	stcne	0, cr0, [r0], {8}
    9360:	00002efa 	strdeq	r2, [r0], -sl
    9364:	7202f801 	andvc	pc, r2, #65536	; 0x10000
    9368:	01000003 	tsteq	r0, r3
    936c:	2e051d50 	mcrcs	13, 0, r1, cr5, cr0, {2}
    9370:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    9374:	00005302 	andeq	r5, r0, r2, lsl #6
    9378:	00534000 	subseq	r4, r3, r0
    937c:	6c1b0000 	ldcvs	0, cr0, [fp], {-0}
    9380:	0100002f 	tsteq	r0, pc, lsr #32
    9384:	5e8a030d 	cdppl	3, 8, cr0, cr10, cr13, {0}
    9388:	00180800 	andseq	r0, r8, r0, lsl #16
    938c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9390:	0000089b 	muleq	r0, fp, r8
    9394:	002efa1c 	eoreq	pc, lr, ip, lsl sl	; <UNPREDICTABLE>
    9398:	030d0100 	movweq	r0, #53504	; 0xd100
    939c:	00000372 	andeq	r0, r0, r2, ror r3
    93a0:	961c5001 	ldrls	r5, [ip], -r1
    93a4:	01000016 	tsteq	r0, r6, lsl r0
    93a8:	00d6030d 	sbcseq	r0, r6, sp, lsl #6
    93ac:	51010000 	mrspl	r0, (UNDEF: 1)
    93b0:	07ed1f00 	strbeq	r1, [sp, r0, lsl #30]!
    93b4:	35010000 	strcc	r0, [r1, #-0]
    93b8:	0000ab03 	andeq	sl, r0, r3, lsl #22
    93bc:	005ea200 	subseq	sl, lr, r0, lsl #4
    93c0:	00000c08 	andeq	r0, r0, r8, lsl #24
    93c4:	e49c0100 	ldr	r0, [ip], #256	; 0x100
    93c8:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    93cc:	00002efa 	strdeq	r2, [r0], -sl
    93d0:	72033501 	andvc	r3, r3, #4194304	; 0x400000
    93d4:	61000003 	tstvs	r0, r3
    93d8:	1c000053 	stcne	0, cr0, [r0], {83}	; 0x53
    93dc:	00002e66 	andeq	r2, r0, r6, ror #28
    93e0:	53033501 	movwpl	r3, #13569	; 0x3501
    93e4:	01000000 	mrseq	r0, (UNDEF: 0)
    93e8:	17251a51 			; <UNDEFINED> instruction: 0x17251a51
    93ec:	37010000 	strcc	r0, [r1, -r0]
    93f0:	0000ab03 	andeq	sl, r0, r3, lsl #22
    93f4:	00538200 	subseq	r8, r3, r0, lsl #4
    93f8:	271b0000 	ldrcs	r0, [fp, -r0]
    93fc:	0100002f 	tsteq	r0, pc, lsr #32
    9400:	5eae0369 	cdppl	3, 10, cr0, cr14, cr9, {3}
    9404:	00080800 	andeq	r0, r8, r0, lsl #16
    9408:	9c010000 	stcls	0, cr0, [r1], {-0}
    940c:	00000919 	andeq	r0, r0, r9, lsl r9
    9410:	002efa1c 	eoreq	pc, lr, ip, lsl sl	; <UNPREDICTABLE>
    9414:	03690100 	cmneq	r9, #0, 2
    9418:	00000372 	andeq	r0, r0, r2, ror r3
    941c:	661d5001 	ldrvs	r5, [sp], -r1
    9420:	0100002e 	tsteq	r0, lr, lsr #32
    9424:	00530369 	subseq	r0, r3, r9, ror #6
    9428:	53aa0000 			; <UNDEFINED> instruction: 0x53aa0000
    942c:	1f000000 	svcne	0x00000000
    9430:	000000e8 	andeq	r0, r0, r8, ror #1
    9434:	b6038a01 	strlt	r8, [r3], -r1, lsl #20
    9438:	b6000000 	strlt	r0, [r0], -r0
    943c:	3e08005e 	mcrcc	0, 0, r0, cr8, cr14, {2}
    9440:	01000000 	mrseq	r0, (UNDEF: 0)
    9444:	0009949c 	muleq	r9, ip, r4
    9448:	2efa1d00 	cdpcs	13, 15, cr1, cr10, cr0, {0}
    944c:	8a010000 	bhi	49454 <__Stack_Size+0x49054>
    9450:	00037203 	andeq	r7, r3, r3, lsl #4
    9454:	0053cb00 	subseq	ip, r3, r0, lsl #22
    9458:	2dfc1d00 	ldclcs	13, cr1, [ip]
    945c:	8a010000 	bhi	49464 <__Stack_Size+0x49064>
    9460:	00005303 	andeq	r5, r0, r3, lsl #6
    9464:	00540500 	subseq	r0, r4, r0, lsl #10
    9468:	2f201a00 	svccs	0x00201a00
    946c:	8c010000 	stchi	0, cr0, [r1], {-0}
    9470:	00004103 	andeq	r4, r0, r3, lsl #2
    9474:	00543100 	subseq	r3, r4, r0, lsl #2
    9478:	30011a00 	andcc	r1, r1, r0, lsl #20
    947c:	8c010000 	stchi	0, cr0, [r1], {-0}
    9480:	00004103 	andeq	r4, r0, r3, lsl #2
    9484:	0054af00 	subseq	sl, r4, r0, lsl #30
    9488:	303a1a00 	eorscc	r1, sl, r0, lsl #20
    948c:	8c010000 	stchi	0, cr0, [r1], {-0}
    9490:	00004103 	andeq	r4, r0, r3, lsl #2
    9494:	0054f700 	subseq	pc, r4, r0, lsl #14
    9498:	17251a00 	strne	r1, [r5, -r0, lsl #20]!
    949c:	8d010000 	stchi	0, cr0, [r1, #-0]
    94a0:	0000b603 	andeq	fp, r0, r3, lsl #12
    94a4:	00551b00 	subseq	r1, r5, r0, lsl #22
    94a8:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    94ac:	0100002e 	tsteq	r0, lr, lsr #32
    94b0:	5ef403da 	mrcpl	3, 7, r0, cr4, cr10, {6}
    94b4:	000e0800 	andeq	r0, lr, r0, lsl #16
    94b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    94bc:	000009e5 	andeq	r0, r0, r5, ror #19
    94c0:	002efa1c 	eoreq	pc, lr, ip, lsl sl	; <UNPREDICTABLE>
    94c4:	03da0100 	bicseq	r0, sl, #0, 2
    94c8:	00000372 	andeq	r0, r0, r2, ror r3
    94cc:	fc1d5001 	ldc2	0, cr5, [sp], {1}
    94d0:	0100002d 	tsteq	r0, sp, lsr #32
    94d4:	005303da 	ldrsbeq	r0, [r3], #-58	; 0xffffffc6
    94d8:	553a0000 	ldrpl	r0, [sl, #-0]!
    94dc:	201a0000 	andscs	r0, sl, r0
    94e0:	0100002f 	tsteq	r0, pc, lsr #32
    94e4:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    94e8:	555b0000 	ldrbpl	r0, [fp, #-0]
    94ec:	01200000 			; <UNDEFINED> instruction: 0x01200000
    94f0:	01000030 	tsteq	r0, r0, lsr r0
    94f4:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    94f8:	21000000 	mrscs	r0, (UNDEF: 0)
    94fc:	00001a56 	andeq	r1, r0, r6, asr sl
    9500:	fc011405 	stc2	4, cr1, [r1], {5}
    9504:	22000009 	andcs	r0, r0, #9
    9508:	00000041 	andeq	r0, r0, r1, asr #32
    950c:	0000d622 	andeq	sp, r0, r2, lsr #12
    9510:	90210000 	eorls	r0, r1, r0
    9514:	05000020 	streq	r0, [r0, #-32]
    9518:	0a130115 	beq	4c9974 <__Stack_Size+0x4c9574>
    951c:	41220000 			; <UNDEFINED> instruction: 0x41220000
    9520:	22000000 	andcs	r0, r0, #0
    9524:	000000d6 	ldrdeq	r0, [r0], -r6
    9528:	23342100 	teqcs	r4, #0, 2
    952c:	10050000 	andne	r0, r5, r0
    9530:	000a2501 	andeq	r2, sl, r1, lsl #10
    9534:	0a252200 	beq	951d3c <__Stack_Size+0x95193c>
    9538:	15000000 	strne	r0, [r0, #-0]
    953c:	00029704 	andeq	r9, r2, r4, lsl #14
    9540:	00610000 	rsbeq	r0, r1, r0
    9544:	00020000 	andeq	r0, r2, r0
    9548:	00001862 	andeq	r1, r0, r2, ror #16
    954c:	173c0104 	ldrne	r0, [ip, -r4, lsl #2]!
    9550:	5f040000 	svcpl	0x00040000
    9554:	5f720800 	svcpl	0x00720800
    9558:	74730800 	ldrbtvc	r0, [r3], #-2048	; 0x800
    955c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    9560:	5f783031 	svcpl	0x00783031
    9564:	2f62696c 	svccs	0x0062696c
    9568:	2f637273 	svccs	0x00637273
    956c:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    9570:	336d7865 	cmncc	sp, #6619136	; 0x650000
    9574:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    9578:	732e6f72 			; <UNDEFINED> instruction: 0x732e6f72
    957c:	6f682f00 	svcvs	0x00682f00
    9580:	632f656d 			; <UNDEFINED> instruction: 0x632f656d
    9584:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0x56c
    9588:	4d2f746e 	cfstrsmi	mvf7, [pc, #-440]!	; 93d8 <__Stack_Size+0x8fd8>
    958c:	3330314f 	teqcc	r0, #-1073741805	; 0xc0000013
    9590:	626f522f 	rsbvs	r5, pc, #-268435454	; 0xf0000002
    9594:	4700746f 	strmi	r7, [r0, -pc, ror #8]
    9598:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
    959c:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    95a0:	302e3432 	eorcc	r3, lr, r2, lsr r4
    95a4:	0f800100 	svceq	0x00800100
    95a8:	04000001 	streq	r0, [r0], #-1
    95ac:	00187600 	andseq	r7, r8, r0, lsl #12
    95b0:	62010400 	andvs	r0, r1, #0, 8
    95b4:	01000008 	tsteq	r0, r8
    95b8:	0000307d 	andeq	r3, r0, sp, ror r0
    95bc:	000000fa 	strdeq	r0, [r0], -sl
    95c0:	08005f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    95c4:	00000050 	andeq	r0, r0, r0, asr r0
    95c8:	000017e0 	andeq	r1, r0, r0, ror #15
    95cc:	e2050402 	and	r0, r5, #33554432	; 0x2000000
    95d0:	02000009 	andeq	r0, r0, #9
    95d4:	09a60502 	stmibeq	r6!, {r1, r8, sl}
    95d8:	01020000 	mrseq	r0, (UNDEF: 2)
    95dc:	000b7706 	andeq	r7, fp, r6, lsl #14
    95e0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    95e4:	00000b19 	andeq	r0, r0, r9, lsl fp
    95e8:	3e070202 	cdpcc	2, 0, cr0, cr7, cr2, {0}
    95ec:	0200000d 	andeq	r0, r0, #13
    95f0:	0b750801 	bleq	1d4b5fc <__Stack_Size+0x1d4b1fc>
    95f4:	04020000 	streq	r0, [r2], #-0
    95f8:	000b1007 	andeq	r1, fp, r7
    95fc:	30520300 	subscc	r0, r2, r0, lsl #6
    9600:	91010000 	mrsls	r0, (UNDEF: 1)
    9604:	08005f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    9608:	00000050 	andeq	r0, r0, r0, asr r0
    960c:	008f9c01 	addeq	r9, pc, r1, lsl #24
    9610:	af040000 	svcge	0x00040000
    9614:	01000030 	tsteq	r0, r0, lsr r0
    9618:	00008f93 	muleq	r0, r3, pc	; <UNPREDICTABLE>
    961c:	30600500 	rsbcc	r0, r0, r0, lsl #10
    9620:	93010000 	movwls	r0, #4096	; 0x1000
    9624:	0000008f 	andeq	r0, r0, pc, lsl #1
    9628:	00005582 	andeq	r5, r0, r2, lsl #11
    962c:	005fa606 	subseq	sl, pc, r6, lsl #12
    9630:	00010008 	andeq	r0, r1, r8
    9634:	04070000 	streq	r0, [r7], #-0
    9638:	0000003a 	andeq	r0, r0, sl, lsr r0
    963c:	00306808 	eorseq	r6, r0, r8, lsl #16
    9640:	3a190100 	bcc	649a48 <__Stack_Size+0x649648>
    9644:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9648:	0000304b 	andeq	r3, r0, fp, asr #32
    964c:	003a1b01 	eorseq	r1, sl, r1, lsl #22
    9650:	76080000 	strvc	r0, [r8], -r0
    9654:	01000030 	tsteq	r0, r0, lsr r0
    9658:	00003a1d 	andeq	r3, r0, sp, lsl sl
    965c:	30b60800 	adcscc	r0, r6, r0, lsl #16
    9660:	20010000 	andcs	r0, r1, r0
    9664:	0000003a 	andeq	r0, r0, sl, lsr r0
    9668:	00307008 	eorseq	r7, r0, r8
    966c:	3a220100 	bcc	889a74 <__Stack_Size+0x889674>
    9670:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9674:	00003043 	andeq	r3, r0, r3, asr #32
    9678:	e30a2501 	movw	r2, #42241	; 0xa501
    967c:	e3000000 	movw	r0, #0
    9680:	0b000000 	bleq	9688 <__Stack_Size+0x9288>
    9684:	0000004f 	andeq	r0, r0, pc, asr #32
    9688:	0407004c 	streq	r0, [r7], #-76	; 0x4c
    968c:	000000e9 	andeq	r0, r0, r9, ror #1
    9690:	30a20d0c 	adccc	r0, r2, ip, lsl #26
    9694:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    9698:	000000fb 	strdeq	r0, [r0], -fp
    969c:	30000305 	andcc	r0, r0, r5, lsl #6
    96a0:	d30e0800 	movwle	r0, #59392	; 0xe800
    96a4:	0f000000 	svceq	0x00000000
    96a8:	00000aed 	andeq	r0, r0, sp, ror #21
    96ac:	010b2c01 	tsteq	fp, r1, lsl #24
    96b0:	04100000 	ldreq	r0, [r0], #-0
    96b4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
      10:	02000017 	andeq	r0, r0, #23
      14:	08030016 	stmdaeq	r3, {r1, r2, r4}
      18:	0b3b0b3a 	bleq	ec2d08 <__Stack_Size+0xec2908>
      1c:	00001349 	andeq	r1, r0, r9, asr #6
      20:	0b002403 	bleq	9034 <__Stack_Size+0x8c34>
      24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
      28:	0400000e 	streq	r0, [r0], #-14
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
      b4:	03193f01 	tsteq	r9, #1, 30
      b8:	3b0b3a0e 	blcc	2ce8f8 <__Stack_Size+0x2ce4f8>
      bc:	20192705 	andscs	r2, r9, r5, lsl #14
      c0:	0013010b 	andseq	r0, r3, fp, lsl #2
      c4:	00051000 	andeq	r1, r5, r0
      c8:	0b3a0e03 	bleq	e838dc <__Stack_Size+0xe834dc>
      cc:	1349053b 	movtne	r0, #38203	; 0x953b
      d0:	24110000 	ldrcs	r0, [r1], #-0
      d4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      d8:	0008030b 	andeq	r0, r8, fp, lsl #6
      dc:	000f1200 	andeq	r1, pc, r0, lsl #4
      e0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      e4:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
      e8:	03193f01 	tsteq	r9, #1, 30
      ec:	3b0b3a0e 	blcc	2ce92c <__Stack_Size+0x2ce52c>
      f0:	11192705 	tstne	r9, r5, lsl #14
      f4:	40061201 	andmi	r1, r6, r1, lsl #4
      f8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      fc:	00001301 	andeq	r1, r0, r1, lsl #6
     100:	03003414 	movweq	r3, #1044	; 0x414
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	02134905 	andseq	r4, r3, #81920	; 0x14000
     10c:	15000017 	strne	r0, [r0, #-23]
     110:	00018289 	andeq	r8, r1, r9, lsl #5
     114:	13310111 	teqne	r1, #1073741828	; 0x40000004
     118:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
     11c:	11010182 	smlabbne	r1, r2, r1, r0
     120:	01133101 	tsteq	r3, r1, lsl #2
     124:	17000013 	smladne	r0, r3, r0, r0
     128:	0001828a 	andeq	r8, r1, sl, lsl #5
     12c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     130:	18000018 	stmdane	r0, {r3, r4}
     134:	01018289 	smlabbeq	r1, r9, r2, r8
     138:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     13c:	01133119 	tsteq	r3, r9, lsl r1
     140:	19000013 	stmdbne	r0, {r0, r1, r4}
     144:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     14c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     150:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
     154:	11010182 	smlabbne	r1, r2, r1, r0
     158:	00133101 	andseq	r3, r3, r1, lsl #2
     15c:	82891b00 	addhi	r1, r9, #0, 22
     160:	01110101 	tsteq	r1, r1, lsl #2
     164:	31194295 			; <UNDEFINED> instruction: 0x31194295
     168:	1c000013 	stcne	0, cr0, [r0], {19}
     16c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     170:	0b3a0e03 	bleq	e83984 <__Stack_Size+0xe83584>
     174:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     178:	06120111 			; <UNDEFINED> instruction: 0x06120111
     17c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     180:	1d000019 	stcne	0, cr0, [r0, #-100]	; 0xffffff9c
     184:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     188:	0b3a0e03 	bleq	e8399c <__Stack_Size+0xe8359c>
     18c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     190:	01111349 	tsteq	r1, r9, asr #6
     194:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     198:	00194297 	mulseq	r9, r7, r2
     19c:	00051e00 	andeq	r1, r5, r0, lsl #28
     1a0:	0b3a0e03 	bleq	e839b4 <__Stack_Size+0xe835b4>
     1a4:	1349053b 	movtne	r0, #38203	; 0x953b
     1a8:	00001702 	andeq	r1, r0, r2, lsl #14
     1ac:	3f012e1f 	svccc	0x00012e1f
     1b0:	3a0e0319 	bcc	380e1c <__Stack_Size+0x380a1c>
     1b4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     1b8:	11134919 	tstne	r3, r9, lsl r9
     1bc:	40061201 	andmi	r1, r6, r1, lsl #4
     1c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1c4:	00001301 	andeq	r1, r0, r1, lsl #6
     1c8:	3f012e20 	svccc	0x00012e20
     1cc:	3a0e0319 	bcc	380e38 <__Stack_Size+0x380a38>
     1d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1d4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     1d8:	97184006 	ldrls	r4, [r8, -r6]
     1dc:	13011942 	movwne	r1, #6466	; 0x1942
     1e0:	05210000 	streq	r0, [r1, #-0]!
     1e4:	3a080300 	bcc	200dec <__Stack_Size+0x2009ec>
     1e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1ec:	00170213 	andseq	r0, r7, r3, lsl r2
     1f0:	00342200 	eorseq	r2, r4, r0, lsl #4
     1f4:	0b3a0e03 	bleq	e83a08 <__Stack_Size+0xe83608>
     1f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1fc:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
     200:	11000182 	smlabbne	r0, r2, r1, r0
     204:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     208:	00001331 	andeq	r1, r0, r1, lsr r3
     20c:	03000524 	movweq	r0, #1316	; 0x524
     210:	3b0b3a0e 	blcc	2cea50 <__Stack_Size+0x2ce650>
     214:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     218:	25000017 	strcs	r0, [r0, #-23]
     21c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     220:	0b3b0b3a 	bleq	ec2f10 <__Stack_Size+0xec2b10>
     224:	17021349 	strne	r1, [r2, -r9, asr #6]
     228:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     22c:	11133101 	tstne	r3, r1, lsl #2
     230:	40061201 	andmi	r1, r6, r1, lsl #4
     234:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     238:	00001301 	andeq	r1, r0, r1, lsl #6
     23c:	31000527 	tstcc	r0, r7, lsr #10
     240:	00170213 	andseq	r0, r7, r3, lsl r2
     244:	012e2800 			; <UNDEFINED> instruction: 0x012e2800
     248:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     24c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     250:	06120111 			; <UNDEFINED> instruction: 0x06120111
     254:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     258:	00130119 	andseq	r0, r3, r9, lsl r1
     25c:	00052900 	andeq	r2, r5, r0, lsl #18
     260:	0b3a0803 	bleq	e82274 <__Stack_Size+0xe81e74>
     264:	1349053b 	movtne	r0, #38203	; 0x953b
     268:	00001702 	andeq	r1, r0, r2, lsl #14
     26c:	3f012e2a 	svccc	0x00012e2a
     270:	3a080319 	bcc	200edc <__Stack_Size+0x200adc>
     274:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     278:	01193c13 	tsteq	r9, r3, lsl ip
     27c:	2b000013 	blcs	2d0 <_Minimum_Stack_Size+0x1d0>
     280:	00000018 	andeq	r0, r0, r8, lsl r0
     284:	0300342c 	movweq	r3, #1068	; 0x42c
     288:	3b0b3a08 	blcc	2ceab0 <__Stack_Size+0x2ce6b0>
     28c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     290:	2d000017 	stccs	0, cr0, [r0, #-92]	; 0xffffffa4
     294:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     298:	00001301 	andeq	r1, r0, r1, lsl #6
     29c:	31011d2e 	tstcc	r1, lr, lsr #26
     2a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2a4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     2a8:	00130105 	andseq	r0, r3, r5, lsl #2
     2ac:	012e2f00 			; <UNDEFINED> instruction: 0x012e2f00
     2b0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     2b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     2b8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     2bc:	00001301 	andeq	r1, r0, r1, lsl #6
     2c0:	03003430 	movweq	r3, #1072	; 0x430
     2c4:	3b0b3a0e 	blcc	2ceb04 <__Stack_Size+0x2ce704>
     2c8:	1c134905 	ldcne	9, cr4, [r3], {5}
     2cc:	3100000b 	tstcc	r0, fp
     2d0:	0111010b 	tsteq	r1, fp, lsl #2
     2d4:	13010612 	movwne	r0, #5650	; 0x1612
     2d8:	1d320000 	ldcne	0, cr0, [r2, #-0]
     2dc:	11133101 	tstne	r3, r1, lsl #2
     2e0:	58061201 	stmdapl	r6, {r0, r9, ip}
     2e4:	0005590b 	andeq	r5, r5, fp, lsl #18
     2e8:	00053300 	andeq	r3, r5, r0, lsl #6
     2ec:	0b3a0e03 	bleq	e83b00 <__Stack_Size+0xe83700>
     2f0:	1349053b 	movtne	r0, #38203	; 0x953b
     2f4:	00001802 	andeq	r1, r0, r2, lsl #16
     2f8:	49010134 	stmdbmi	r1, {r2, r4, r5, r8}
     2fc:	00130113 	andseq	r0, r3, r3, lsl r1
     300:	00213500 	eoreq	r3, r1, r0, lsl #10
     304:	0b2f1349 	bleq	bc5030 <__Stack_Size+0xbc4c30>
     308:	34360000 	ldrtcc	r0, [r6], #-0
     30c:	3a0e0300 	bcc	380f14 <__Stack_Size+0x380b14>
     310:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     314:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     318:	37000018 	smladcc	r0, r8, r0, r0
     31c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     320:	0b3b0b3a 	bleq	ec3010 <__Stack_Size+0xec2c10>
     324:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     328:	00001802 	andeq	r1, r0, r2, lsl #16
     32c:	3f002e38 	svccc	0x00002e38
     330:	3a0e0319 	bcc	380f9c <__Stack_Size+0x380b9c>
     334:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     338:	00193c19 	andseq	r3, r9, r9, lsl ip
     33c:	012e3900 			; <UNDEFINED> instruction: 0x012e3900
     340:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     344:	0b3b0b3a 	bleq	ec3034 <__Stack_Size+0xec2c34>
     348:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     34c:	00001301 	andeq	r1, r0, r1, lsl #6
     350:	4900053a 	stmdbmi	r0, {r1, r3, r4, r5, r8, sl}
     354:	3b000013 	blcc	3a8 <_Minimum_Stack_Size+0x2a8>
     358:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     35c:	0b3a0e03 	bleq	e83b70 <__Stack_Size+0xe83770>
     360:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     364:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     368:	2e3c0000 	cdpcs	0, 3, cr0, cr12, cr0, {0}
     36c:	03193f01 	tsteq	r9, #1, 30
     370:	3b0b3a0e 	blcc	2cebb0 <__Stack_Size+0x2ce7b0>
     374:	3c192705 	ldccc	7, cr2, [r9], {5}
     378:	00130119 	andseq	r0, r3, r9, lsl r1
     37c:	012e3d00 			; <UNDEFINED> instruction: 0x012e3d00
     380:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     384:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     388:	13491927 	movtne	r1, #39207	; 0x9927
     38c:	1301193c 	movwne	r1, #6460	; 0x193c
     390:	2e3e0000 	cdpcs	0, 3, cr0, cr14, cr0, {0}
     394:	03193f00 	tsteq	r9, #0, 30
     398:	3b0b3a0e 	blcc	2cebd8 <__Stack_Size+0x2ce7d8>
     39c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     3a0:	00193c13 	andseq	r3, r9, r3, lsl ip
     3a4:	012e3f00 			; <UNDEFINED> instruction: 0x012e3f00
     3a8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3ac:	0b3b0b3a 	bleq	ec309c <__Stack_Size+0xec2c9c>
     3b0:	13491927 	movtne	r1, #39207	; 0x9927
     3b4:	1301193c 	movwne	r1, #6460	; 0x193c
     3b8:	2e400000 	cdpcs	0, 4, cr0, cr0, cr0, {0}
     3bc:	03193f01 	tsteq	r9, #1, 30
     3c0:	3b0b3a0e 	blcc	2cec00 <__Stack_Size+0x2ce800>
     3c4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     3c8:	00193c13 	andseq	r3, r9, r3, lsl ip
     3cc:	11010000 	mrsne	r0, (UNDEF: 1)
     3d0:	130e2501 	movwne	r2, #58625	; 0xe501
     3d4:	1b0e030b 	blne	381008 <__Stack_Size+0x380c08>
     3d8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     3dc:	00171006 	andseq	r1, r7, r6
     3e0:	002e0200 	eoreq	r0, lr, r0, lsl #4
     3e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3e8:	0b3b0b3a 	bleq	ec30d8 <__Stack_Size+0xec2cd8>
     3ec:	01111927 	tsteq	r1, r7, lsr #18
     3f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     3f4:	00194297 	mulseq	r9, r7, r2
     3f8:	012e0300 			; <UNDEFINED> instruction: 0x012e0300
     3fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     400:	0b3b0b3a 	bleq	ec30f0 <__Stack_Size+0xec2cf0>
     404:	01111927 	tsteq	r1, r7, lsr #18
     408:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     40c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     410:	04000013 	streq	r0, [r0], #-19
     414:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     418:	0b3a0e03 	bleq	e83c2c <__Stack_Size+0xe8382c>
     41c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     420:	1301193c 	movwne	r1, #6460	; 0x193c
     424:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
     428:	06000000 	streq	r0, [r0], -r0
     42c:	00018289 	andeq	r8, r1, r9, lsl #5
     430:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     434:	00133119 	andseq	r3, r3, r9, lsl r1
     438:	00240700 	eoreq	r0, r4, r0, lsl #14
     43c:	0b3e0b0b 	bleq	f83070 <__Stack_Size+0xf82c70>
     440:	00000803 	andeq	r0, r0, r3, lsl #16
     444:	3f002e08 	svccc	0x00002e08
     448:	3a0e0319 	bcc	3810b4 <__Stack_Size+0x380cb4>
     44c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     450:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     454:	97184006 	ldrls	r4, [r8, -r6]
     458:	00001942 	andeq	r1, r0, r2, asr #18
     45c:	3f012e09 	svccc	0x00012e09
     460:	3a0e0319 	bcc	3810cc <__Stack_Size+0x380ccc>
     464:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     468:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     46c:	97184006 	ldrls	r4, [r8, -r6]
     470:	13011942 	movwne	r1, #6466	; 0x1942
     474:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     478:	03193f01 	tsteq	r9, #1, 30
     47c:	3b0b3a0e 	blcc	2cecbc <__Stack_Size+0x2ce8bc>
     480:	3c134905 	ldccc	9, cr4, [r3], {5}
     484:	00130119 	andseq	r0, r3, r9, lsl r1
     488:	012e0b00 			; <UNDEFINED> instruction: 0x012e0b00
     48c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     490:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     494:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     498:	01000000 	mrseq	r0, (UNDEF: 0)
     49c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     4a0:	0e030b13 	vmoveq.32	d3[0], r0
     4a4:	01110e1b 	tsteq	r1, fp, lsl lr
     4a8:	17100612 			; <UNDEFINED> instruction: 0x17100612
     4ac:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
     4b0:	03193f01 	tsteq	r9, #1, 30
     4b4:	3b0b3a0e 	blcc	2cecf4 <__Stack_Size+0x2ce8f4>
     4b8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     4bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     4c0:	97184006 	ldrls	r4, [r8, -r6]
     4c4:	13011942 	movwne	r1, #6466	; 0x1942
     4c8:	05030000 	streq	r0, [r3, #-0]
     4cc:	3a0e0300 	bcc	3810d4 <__Stack_Size+0x380cd4>
     4d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4d4:	00170213 	andseq	r0, r7, r3, lsl r2
     4d8:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
     4dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4e0:	0b3b0b3a 	bleq	ec31d0 <__Stack_Size+0xec2dd0>
     4e4:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     4e8:	00001301 	andeq	r1, r0, r1, lsl #6
     4ec:	00001805 	andeq	r1, r0, r5, lsl #16
     4f0:	82890600 	addhi	r0, r9, #0, 12
     4f4:	01110101 	tsteq	r1, r1, lsl #2
     4f8:	00001331 	andeq	r1, r0, r1, lsr r3
     4fc:	01828a07 	orreq	r8, r2, r7, lsl #20
     500:	91180200 	tstls	r8, r0, lsl #4
     504:	00001842 	andeq	r1, r0, r2, asr #16
     508:	0b002408 	bleq	9530 <__Stack_Size+0x9130>
     50c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     510:	09000008 	stmdbeq	r0, {r3}
     514:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     518:	0b3a0e03 	bleq	e83d2c <__Stack_Size+0xe8392c>
     51c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     520:	06120111 			; <UNDEFINED> instruction: 0x06120111
     524:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     528:	00130119 	andseq	r0, r3, r9, lsl r1
     52c:	82890a00 	addhi	r0, r9, #0, 20
     530:	01110001 	tsteq	r1, r1
     534:	31194295 			; <UNDEFINED> instruction: 0x31194295
     538:	0b000013 	bleq	58c <__Stack_Size+0x18c>
     53c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     540:	0b3b0b3a 	bleq	ec3230 <__Stack_Size+0xec2e30>
     544:	17021349 	strne	r1, [r2, -r9, asr #6]
     548:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
     54c:	11000182 	smlabbne	r0, r2, r1, r0
     550:	00133101 	andseq	r3, r3, r1, lsl #2
     554:	000f0d00 	andeq	r0, pc, r0, lsl #26
     558:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     55c:	240e0000 	strcs	r0, [lr], #-0
     560:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     564:	000e030b 	andeq	r0, lr, fp, lsl #6
     568:	010b0f00 	tsteq	fp, r0, lsl #30
     56c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     570:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     574:	11010182 	smlabbne	r1, r2, r1, r0
     578:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     57c:	00001331 	andeq	r1, r0, r1, lsr r3
     580:	3f012e11 	svccc	0x00012e11
     584:	3a0e0319 	bcc	3811f0 <__Stack_Size+0x380df0>
     588:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     58c:	00193c13 	andseq	r3, r9, r3, lsl ip
     590:	11010000 	mrsne	r0, (UNDEF: 1)
     594:	130e2501 	movwne	r2, #58625	; 0xe501
     598:	1b0e030b 	blne	3811cc <__Stack_Size+0x380dcc>
     59c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     5a0:	00171006 	andseq	r1, r7, r6
     5a4:	012e0200 			; <UNDEFINED> instruction: 0x012e0200
     5a8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5ac:	0b3b0b3a 	bleq	ec329c <__Stack_Size+0xec2e9c>
     5b0:	0b201927 	bleq	806a54 <__Stack_Size+0x806654>
     5b4:	00001301 	andeq	r1, r0, r1, lsl #6
     5b8:	03003403 	movweq	r3, #1027	; 0x403
     5bc:	3b0b3a08 	blcc	2cede4 <__Stack_Size+0x2ce9e4>
     5c0:	0013490b 	andseq	r4, r3, fp, lsl #18
     5c4:	00340400 	eorseq	r0, r4, r0, lsl #8
     5c8:	0b3a0e03 	bleq	e83ddc <__Stack_Size+0xe839dc>
     5cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5d0:	24050000 	strcs	r0, [r5], #-0
     5d4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     5d8:	000e030b 	andeq	r0, lr, fp, lsl #6
     5dc:	002e0600 	eoreq	r0, lr, r0, lsl #12
     5e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5e4:	0b3b0b3a 	bleq	ec32d4 <__Stack_Size+0xec2ed4>
     5e8:	0b201927 	bleq	806a8c <__Stack_Size+0x80668c>
     5ec:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
     5f0:	03193f01 	tsteq	r9, #1, 30
     5f4:	3b0b3a0e 	blcc	2cee34 <__Stack_Size+0x2cea34>
     5f8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     5fc:	010b2013 	tsteq	fp, r3, lsl r0
     600:	08000013 	stmdaeq	r0, {r0, r1, r4}
     604:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     608:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     60c:	00001349 	andeq	r1, r0, r9, asr #6
     610:	03003409 	movweq	r3, #1033	; 0x409
     614:	3b0b3a0e 	blcc	2cee54 <__Stack_Size+0x2cea54>
     618:	00134905 	andseq	r4, r3, r5, lsl #18
     61c:	00240a00 	eoreq	r0, r4, r0, lsl #20
     620:	0b3e0b0b 	bleq	f83254 <__Stack_Size+0xf82e54>
     624:	00000803 	andeq	r0, r0, r3, lsl #16
     628:	3f012e0b 	svccc	0x00012e0b
     62c:	3a0e0319 	bcc	381298 <__Stack_Size+0x380e98>
     630:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     634:	11134919 	tstne	r3, r9, lsl r9
     638:	40061201 	andmi	r1, r6, r1, lsl #4
     63c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     640:	00001301 	andeq	r1, r0, r1, lsl #6
     644:	0300050c 	movweq	r0, #1292	; 0x50c
     648:	3b0b3a0e 	blcc	2cee88 <__Stack_Size+0x2cea88>
     64c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     650:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     654:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     658:	0b3b0b3a 	bleq	ec3348 <__Stack_Size+0xec2f48>
     65c:	17021349 	strne	r1, [r2, -r9, asr #6]
     660:	890e0000 	stmdbhi	lr, {}	; <UNPREDICTABLE>
     664:	11010182 	smlabbne	r1, r2, r1, r0
     668:	00133101 	andseq	r3, r3, r1, lsl #2
     66c:	828a0f00 	addhi	r0, sl, #0, 30
     670:	18020001 	stmdane	r2, {r0}
     674:	00184291 	mulseq	r8, r1, r2
     678:	012e1000 			; <UNDEFINED> instruction: 0x012e1000
     67c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     680:	0b3b0b3a 	bleq	ec3370 <__Stack_Size+0xec2f70>
     684:	01111927 	tsteq	r1, r7, lsr #18
     688:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     68c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     690:	11000013 	tstne	r0, r3, lsl r0
     694:	00018289 	andeq	r8, r1, r9, lsl #5
     698:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     69c:	00133119 	andseq	r3, r3, r9, lsl r1
     6a0:	012e1200 			; <UNDEFINED> instruction: 0x012e1200
     6a4:	01111331 	tsteq	r1, r1, lsr r3
     6a8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     6ac:	01194297 			; <UNDEFINED> instruction: 0x01194297
     6b0:	13000013 	movwne	r0, #19
     6b4:	13310034 	teqne	r1, #52	; 0x34
     6b8:	00001702 	andeq	r1, r0, r2, lsl #14
     6bc:	31003414 	tstcc	r0, r4, lsl r4
     6c0:	15000013 	strne	r0, [r0, #-19]
     6c4:	0111010b 	tsteq	r1, fp, lsl #2
     6c8:	13010612 	movwne	r0, #5650	; 0x1612
     6cc:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
     6d0:	11010182 	smlabbne	r1, r2, r1, r0
     6d4:	01133101 	tsteq	r3, r1, lsl #2
     6d8:	17000013 	smladne	r0, r3, r0, r0
     6dc:	00018289 	andeq	r8, r1, r9, lsl #5
     6e0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     6e4:	34180000 	ldrcc	r0, [r8], #-0
     6e8:	1c133100 	ldfnes	f3, [r3], {-0}
     6ec:	1900000b 	stmdbne	r0, {r0, r1, r3}
     6f0:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     6f4:	00001301 	andeq	r1, r0, r1, lsl #6
     6f8:	3f002e1a 	svccc	0x00002e1a
     6fc:	3a0e0319 	bcc	381368 <__Stack_Size+0x380f68>
     700:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     704:	11134919 	tstne	r3, r9, lsl r9
     708:	40061201 	andmi	r1, r6, r1, lsl #4
     70c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     710:	051b0000 	ldreq	r0, [fp, #-0]
     714:	3a080300 	bcc	20131c <__Stack_Size+0x200f1c>
     718:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     71c:	00180213 	andseq	r0, r8, r3, lsl r2
     720:	00051c00 	andeq	r1, r5, r0, lsl #24
     724:	0b3a0e03 	bleq	e83f38 <__Stack_Size+0xe83b38>
     728:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     72c:	00001802 	andeq	r1, r0, r2, lsl #16
     730:	3f002e1d 	svccc	0x00002e1d
     734:	3a0e0319 	bcc	3813a0 <__Stack_Size+0x380fa0>
     738:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     73c:	11134919 	tstne	r3, r9, lsl r9
     740:	40061201 	andmi	r1, r6, r1, lsl #4
     744:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     748:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     74c:	03193f01 	tsteq	r9, #1, 30
     750:	3b0b3a0e 	blcc	2cef90 <__Stack_Size+0x2ceb90>
     754:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     758:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     75c:	97184006 	ldrls	r4, [r8, -r6]
     760:	13011942 	movwne	r1, #6466	; 0x1942
     764:	051f0000 	ldreq	r0, [pc, #-0]	; 76c <__Stack_Size+0x36c>
     768:	3a0e0300 	bcc	381370 <__Stack_Size+0x380f70>
     76c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     770:	00170213 	andseq	r0, r7, r3, lsl r2
     774:	00052000 	andeq	r2, r5, r0
     778:	17021331 	smladxne	r2, r1, r3, r1
     77c:	05210000 	streq	r0, [r1, #-0]!
     780:	02133100 	andseq	r3, r3, #0, 2
     784:	22000018 	andcs	r0, r0, #24
     788:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     78c:	0b3a0e03 	bleq	e83fa0 <__Stack_Size+0xe83ba0>
     790:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     794:	06120111 			; <UNDEFINED> instruction: 0x06120111
     798:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     79c:	00130119 	andseq	r0, r3, r9, lsl r1
     7a0:	00052300 	andeq	r2, r5, r0, lsl #6
     7a4:	0b3a0803 	bleq	e827b8 <__Stack_Size+0xe823b8>
     7a8:	1349053b 	movtne	r0, #38203	; 0x953b
     7ac:	00001702 	andeq	r1, r0, r2, lsl #14
     7b0:	31011d24 	tstcc	r1, r4, lsr #26
     7b4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7b8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     7bc:	00130105 	andseq	r0, r3, r5, lsl #2
     7c0:	010b2500 	tsteq	fp, r0, lsl #10
     7c4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     7c8:	05260000 	streq	r0, [r6, #-0]!
     7cc:	00133100 	andseq	r3, r3, r0, lsl #2
     7d0:	01012700 	tsteq	r1, r0, lsl #14
     7d4:	13011349 	movwne	r1, #4937	; 0x1349
     7d8:	21280000 			; <UNDEFINED> instruction: 0x21280000
     7dc:	2f134900 	svccs	0x00134900
     7e0:	2900000b 	stmdbcs	r0, {r0, r1, r3}
     7e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     7e8:	0b3b0b3a 	bleq	ec34d8 <__Stack_Size+0xec30d8>
     7ec:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     7f0:	00001802 	andeq	r1, r0, r2, lsl #16
     7f4:	3f012e2a 	svccc	0x00012e2a
     7f8:	3a0e0319 	bcc	381464 <__Stack_Size+0x381064>
     7fc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     800:	3c134919 	ldccc	9, cr4, [r3], {25}
     804:	00130119 	andseq	r0, r3, r9, lsl r1
     808:	00052b00 	andeq	r2, r5, r0, lsl #22
     80c:	00001349 	andeq	r1, r0, r9, asr #6
     810:	3f002e2c 	svccc	0x00002e2c
     814:	3a0e0319 	bcc	381480 <__Stack_Size+0x381080>
     818:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     81c:	00193c19 	andseq	r3, r9, r9, lsl ip
     820:	000f2d00 	andeq	r2, pc, r0, lsl #26
     824:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     828:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
     82c:	03193f01 	tsteq	r9, #1, 30
     830:	3b0b3a0e 	blcc	2cf070 <__Stack_Size+0x2cec70>
     834:	3c19270b 	ldccc	7, cr2, [r9], {11}
     838:	00130119 	andseq	r0, r3, r9, lsl r1
     83c:	002e2f00 	eoreq	r2, lr, r0, lsl #30
     840:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     844:	0b3b0b3a 	bleq	ec3534 <__Stack_Size+0xec3134>
     848:	13491927 	movtne	r1, #39207	; 0x9927
     84c:	0000193c 	andeq	r1, r0, ip, lsr r9
     850:	01110100 	tsteq	r1, r0, lsl #2
     854:	0b130e25 	bleq	4c40f0 <__Stack_Size+0x4c3cf0>
     858:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     85c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     860:	00001710 	andeq	r1, r0, r0, lsl r7
     864:	0b002402 	bleq	9874 <__Stack_Size+0x9474>
     868:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     86c:	0300000e 	movweq	r0, #14
     870:	08030016 	stmdaeq	r3, {r1, r2, r4}
     874:	0b3b0b3a 	bleq	ec3564 <__Stack_Size+0xec3164>
     878:	00001349 	andeq	r1, r0, r9, asr #6
     87c:	03001604 	movweq	r1, #1540	; 0x604
     880:	3b0b3a0e 	blcc	2cf0c0 <__Stack_Size+0x2cecc0>
     884:	0013490b 	andseq	r4, r3, fp, lsl #18
     888:	00350500 	eorseq	r0, r5, r0, lsl #10
     88c:	00001349 	andeq	r1, r0, r9, asr #6
     890:	0b010406 	bleq	418b0 <__Stack_Size+0x414b0>
     894:	3b0b3a0b 	blcc	2cf0c8 <__Stack_Size+0x2cecc8>
     898:	0013010b 	andseq	r0, r3, fp, lsl #2
     89c:	00280700 	eoreq	r0, r8, r0, lsl #14
     8a0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     8a4:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     8a8:	1c080300 	stcne	3, cr0, [r8], {-0}
     8ac:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     8b0:	0b0b0113 	bleq	2c0d04 <__Stack_Size+0x2c0904>
     8b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     8b8:	00001301 	andeq	r1, r0, r1, lsl #6
     8bc:	03000d0a 	movweq	r0, #3338	; 0xd0a
     8c0:	3b0b3a08 	blcc	2cf0e8 <__Stack_Size+0x2cece8>
     8c4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     8c8:	0b00000b 	bleq	8fc <__Stack_Size+0x4fc>
     8cc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     8d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     8d4:	0b381349 	bleq	e05600 <__Stack_Size+0xe05200>
     8d8:	160c0000 	strne	r0, [ip], -r0
     8dc:	3a0e0300 	bcc	3814e4 <__Stack_Size+0x3810e4>
     8e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8e4:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     8e8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     8ec:	0b3a0e03 	bleq	e84100 <__Stack_Size+0xe83d00>
     8f0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     8f4:	0b201349 	bleq	805620 <__Stack_Size+0x805220>
     8f8:	00001301 	andeq	r1, r0, r1, lsl #6
     8fc:	0300340e 	movweq	r3, #1038	; 0x40e
     900:	3b0b3a0e 	blcc	2cf140 <__Stack_Size+0x2ced40>
     904:	00134905 	andseq	r4, r3, r5, lsl #18
     908:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
     90c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     910:	0b3b0b3a 	bleq	ec3600 <__Stack_Size+0xec3200>
     914:	01111927 	tsteq	r1, r7, lsr #18
     918:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     91c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     920:	10000013 	andne	r0, r0, r3, lsl r0
     924:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     928:	0b3b0b3a 	bleq	ec3618 <__Stack_Size+0xec3218>
     92c:	17021349 	strne	r1, [r2, -r9, asr #6]
     930:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     934:	03193f00 	tsteq	r9, #0, 30
     938:	3b0b3a0e 	blcc	2cf178 <__Stack_Size+0x2ced78>
     93c:	1119270b 	tstne	r9, fp, lsl #14
     940:	40061201 	andmi	r1, r6, r1, lsl #4
     944:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     948:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     94c:	03193f00 	tsteq	r9, #0, 30
     950:	3b0b3a0e 	blcc	2cf190 <__Stack_Size+0x2ced90>
     954:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     958:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     95c:	97184006 	ldrls	r4, [r8, -r6]
     960:	00001942 	andeq	r1, r0, r2, asr #18
     964:	3f012e13 	svccc	0x00012e13
     968:	3a0e0319 	bcc	3815d4 <__Stack_Size+0x3811d4>
     96c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     970:	11134919 	tstne	r3, r9, lsl r9
     974:	40061201 	andmi	r1, r6, r1, lsl #4
     978:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     97c:	00001301 	andeq	r1, r0, r1, lsl #6
     980:	03003414 	movweq	r3, #1044	; 0x414
     984:	3b0b3a0e 	blcc	2cf1c4 <__Stack_Size+0x2cedc4>
     988:	02134905 	andseq	r4, r3, #81920	; 0x14000
     98c:	15000017 	strne	r0, [r0, #-23]
     990:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     994:	0b3a0e03 	bleq	e841a8 <__Stack_Size+0xe83da8>
     998:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     99c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     9a4:	00130119 	andseq	r0, r3, r9, lsl r1
     9a8:	00051600 	andeq	r1, r5, r0, lsl #12
     9ac:	0b3a0e03 	bleq	e841c0 <__Stack_Size+0xe83dc0>
     9b0:	1349053b 	movtne	r0, #38203	; 0x953b
     9b4:	00001702 	andeq	r1, r0, r2, lsl #14
     9b8:	03000517 	movweq	r0, #1303	; 0x517
     9bc:	3b0b3a0e 	blcc	2cf1fc <__Stack_Size+0x2cedfc>
     9c0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     9c4:	18000018 	stmdane	r0, {r3, r4}
     9c8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     9cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9d0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     9d4:	00130119 	andseq	r0, r3, r9, lsl r1
     9d8:	00341900 	eorseq	r1, r4, r0, lsl #18
     9dc:	17021331 	smladxne	r2, r1, r3, r1
     9e0:	0b1a0000 	bleq	6809e8 <__Stack_Size+0x6805e8>
     9e4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     9e8:	1b000006 	blne	a08 <__Stack_Size+0x608>
     9ec:	13310034 	teqne	r1, #52	; 0x34
     9f0:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     9f4:	3a0e0301 	bcc	381600 <__Stack_Size+0x381200>
     9f8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     9fc:	010b2019 	tsteq	fp, r9, lsl r0
     a00:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     a04:	08030034 	stmdaeq	r3, {r2, r4, r5}
     a08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a0c:	00001349 	andeq	r1, r0, r9, asr #6
     a10:	31011d1e 	tstcc	r1, lr, lsl sp
     a14:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a18:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     a1c:	00130105 	andseq	r0, r3, r5, lsl #2
     a20:	00341f00 	eorseq	r1, r4, r0, lsl #30
     a24:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     a28:	89200000 	stmdbhi	r0!, {}	; <UNPREDICTABLE>
     a2c:	11000182 	smlabbne	r0, r2, r1, r0
     a30:	00133101 	andseq	r3, r3, r1, lsl #2
     a34:	012e2100 			; <UNDEFINED> instruction: 0x012e2100
     a38:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a3c:	0b3b0b3a 	bleq	ec372c <__Stack_Size+0xec332c>
     a40:	13491927 	movtne	r1, #39207	; 0x9927
     a44:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a48:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a4c:	00130119 	andseq	r0, r3, r9, lsl r1
     a50:	00342200 	eorseq	r2, r4, r0, lsl #4
     a54:	0b3a0e03 	bleq	e84268 <__Stack_Size+0xe83e68>
     a58:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a5c:	00001702 	andeq	r1, r0, r2, lsl #14
     a60:	01828923 	orreq	r8, r2, r3, lsr #18
     a64:	31011101 	tstcc	r1, r1, lsl #2
     a68:	00130113 	andseq	r0, r3, r3, lsl r1
     a6c:	828a2400 	addhi	r2, sl, #0, 8
     a70:	18020001 	stmdane	r2, {r0}
     a74:	00184291 	mulseq	r8, r1, r2
     a78:	82892500 	addhi	r2, r9, #0, 10
     a7c:	01110101 	tsteq	r1, r1, lsl #2
     a80:	00001331 	andeq	r1, r0, r1, lsr r3
     a84:	3f012e26 	svccc	0x00012e26
     a88:	3a0e0319 	bcc	3816f4 <__Stack_Size+0x3812f4>
     a8c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a90:	11134919 	tstne	r3, r9, lsl r9
     a94:	40061201 	andmi	r1, r6, r1, lsl #4
     a98:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     a9c:	01000000 	mrseq	r0, (UNDEF: 0)
     aa0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     aa4:	0e030b13 	vmoveq.32	d3[0], r0
     aa8:	01110e1b 	tsteq	r1, fp, lsl lr
     aac:	17100612 			; <UNDEFINED> instruction: 0x17100612
     ab0:	24020000 	strcs	r0, [r2], #-0
     ab4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ab8:	000e030b 	andeq	r0, lr, fp, lsl #6
     abc:	00160300 	andseq	r0, r6, r0, lsl #6
     ac0:	0b3a0803 	bleq	e82ad4 <__Stack_Size+0xe826d4>
     ac4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ac8:	16040000 	strne	r0, [r4], -r0
     acc:	3a0e0300 	bcc	3816d4 <__Stack_Size+0x3812d4>
     ad0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ad4:	05000013 	streq	r0, [r0, #-19]
     ad8:	13490035 	movtne	r0, #36917	; 0x9035
     adc:	04060000 	streq	r0, [r6], #-0
     ae0:	3a0b0b01 	bcc	2c36ec <__Stack_Size+0x2c32ec>
     ae4:	010b3b0b 	tsteq	fp, fp, lsl #22
     ae8:	07000013 	smladeq	r0, r3, r0, r0
     aec:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     af0:	00000d1c 	andeq	r0, r0, ip, lsl sp
     af4:	0b011308 	bleq	4571c <__Stack_Size+0x4531c>
     af8:	3b0b3a0b 	blcc	2cf32c <__Stack_Size+0x2cef2c>
     afc:	00130105 	andseq	r0, r3, r5, lsl #2
     b00:	000d0900 	andeq	r0, sp, r0, lsl #18
     b04:	0b3a0803 	bleq	e82b18 <__Stack_Size+0xe82718>
     b08:	1349053b 	movtne	r0, #38203	; 0x953b
     b0c:	00000b38 	andeq	r0, r0, r8, lsr fp
     b10:	03000d0a 	movweq	r0, #3338	; 0xd0a
     b14:	3b0b3a0e 	blcc	2cf354 <__Stack_Size+0x2cef54>
     b18:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     b1c:	0b00000b 	bleq	b50 <__Stack_Size+0x750>
     b20:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b24:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     b28:	00001349 	andeq	r1, r0, r9, asr #6
     b2c:	4901010c 	stmdbmi	r1, {r2, r3, r8}
     b30:	00130113 	andseq	r0, r3, r3, lsl r1
     b34:	00210d00 	eoreq	r0, r1, r0, lsl #26
     b38:	0b2f1349 	bleq	bc5864 <__Stack_Size+0xbc5464>
     b3c:	130e0000 	movwne	r0, #57344	; 0xe000
     b40:	3a0b0b01 	bcc	2c374c <__Stack_Size+0x2c334c>
     b44:	010b3b0b 	tsteq	fp, fp, lsl #22
     b48:	0f000013 	svceq	0x00000013
     b4c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b50:	0b3b0b3a 	bleq	ec3840 <__Stack_Size+0xec3440>
     b54:	0b381349 	bleq	e05880 <__Stack_Size+0xe05480>
     b58:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
     b5c:	03193f01 	tsteq	r9, #1, 30
     b60:	3b0b3a0e 	blcc	2cf3a0 <__Stack_Size+0x2cefa0>
     b64:	1119270b 	tstne	r9, fp, lsl #14
     b68:	40061201 	andmi	r1, r6, r1, lsl #4
     b6c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b70:	00001301 	andeq	r1, r0, r1, lsl #6
     b74:	03000511 	movweq	r0, #1297	; 0x511
     b78:	3b0b3a0e 	blcc	2cf3b8 <__Stack_Size+0x2cefb8>
     b7c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b80:	12000017 	andne	r0, r0, #23
     b84:	01018289 	smlabbeq	r1, r9, r2, r8
     b88:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b8c:	00001301 	andeq	r1, r0, r1, lsl #6
     b90:	01828a13 	orreq	r8, r2, r3, lsl sl
     b94:	91180200 	tstls	r8, r0, lsl #4
     b98:	00001842 	andeq	r1, r0, r2, asr #16
     b9c:	01828914 	orreq	r8, r2, r4, lsl r9
     ba0:	95011101 	strls	r1, [r1, #-257]	; 0x101
     ba4:	13311942 	teqne	r1, #1081344	; 0x108000
     ba8:	0f150000 	svceq	0x00150000
     bac:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     bb0:	16000013 			; <UNDEFINED> instruction: 0x16000013
     bb4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     bb8:	0b3b0b3a 	bleq	ec38a8 <__Stack_Size+0xec34a8>
     bbc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     bc0:	34170000 	ldrcc	r0, [r7], #-0
     bc4:	3a0e0300 	bcc	3817cc <__Stack_Size+0x3813cc>
     bc8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     bcc:	00170213 	andseq	r0, r7, r3, lsl r2
     bd0:	00341800 	eorseq	r1, r4, r0, lsl #16
     bd4:	0b3a0803 	bleq	e82be8 <__Stack_Size+0xe827e8>
     bd8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     bdc:	00001702 	andeq	r1, r0, r2, lsl #14
     be0:	3f012e19 	svccc	0x00012e19
     be4:	3a0e0319 	bcc	381850 <__Stack_Size+0x381450>
     be8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     bec:	11134919 	tstne	r3, r9, lsl r9
     bf0:	40061201 	andmi	r1, r6, r1, lsl #4
     bf4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     bf8:	00001301 	andeq	r1, r0, r1, lsl #6
     bfc:	3f012e1a 	svccc	0x00012e1a
     c00:	3a0e0319 	bcc	38186c <__Stack_Size+0x38146c>
     c04:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     c08:	11134919 	tstne	r3, r9, lsl r9
     c0c:	40061201 	andmi	r1, r6, r1, lsl #4
     c10:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     c14:	00001301 	andeq	r1, r0, r1, lsl #6
     c18:	0300051b 	movweq	r0, #1307	; 0x51b
     c1c:	3b0b3a0e 	blcc	2cf45c <__Stack_Size+0x2cf05c>
     c20:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c24:	1c000017 	stcne	0, cr0, [r0], {23}
     c28:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c2c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c30:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     c34:	341d0000 	ldrcc	r0, [sp], #-0
     c38:	3a0e0300 	bcc	381840 <__Stack_Size+0x381440>
     c3c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c40:	00170213 	andseq	r0, r7, r3, lsl r2
     c44:	012e1e00 			; <UNDEFINED> instruction: 0x012e1e00
     c48:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c50:	01111927 	tsteq	r1, r7, lsr #18
     c54:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c58:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c5c:	1f000013 	svcne	0x00000013
     c60:	08030034 	stmdaeq	r3, {r2, r4, r5}
     c64:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c68:	17021349 	strne	r1, [r2, -r9, asr #6]
     c6c:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     c70:	03193f01 	tsteq	r9, #1, 30
     c74:	3b0b3a0e 	blcc	2cf4b4 <__Stack_Size+0x2cf0b4>
     c78:	3c192705 	ldccc	7, cr2, [r9], {5}
     c7c:	21000019 	tstcs	r0, r9, lsl r0
     c80:	13490005 	movtne	r0, #36869	; 0x9005
     c84:	01000000 	mrseq	r0, (UNDEF: 0)
     c88:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     c8c:	0e030b13 	vmoveq.32	d3[0], r0
     c90:	01110e1b 	tsteq	r1, fp, lsl lr
     c94:	17100612 			; <UNDEFINED> instruction: 0x17100612
     c98:	24020000 	strcs	r0, [r2], #-0
     c9c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ca0:	000e030b 	andeq	r0, lr, fp, lsl #6
     ca4:	00160300 	andseq	r0, r6, r0, lsl #6
     ca8:	0b3a0803 	bleq	e82cbc <__Stack_Size+0xe828bc>
     cac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cb0:	16040000 	strne	r0, [r4], -r0
     cb4:	3a0e0300 	bcc	3818bc <__Stack_Size+0x3814bc>
     cb8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cbc:	05000013 	streq	r0, [r0, #-19]
     cc0:	13490035 	movtne	r0, #36917	; 0x9035
     cc4:	26060000 	strcs	r0, [r6], -r0
     cc8:	00134900 	andseq	r4, r3, r0, lsl #18
     ccc:	01040700 	tsteq	r4, r0, lsl #14
     cd0:	0b3a0b0b 	bleq	e83904 <__Stack_Size+0xe83504>
     cd4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     cd8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     cdc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     ce0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     ce4:	08030028 	stmdaeq	r3, {r3, r5}
     ce8:	00000d1c 	andeq	r0, r0, ip, lsl sp
     cec:	0b01130a 	bleq	4591c <__Stack_Size+0x4551c>
     cf0:	3b0b3a05 	blcc	2cf50c <__Stack_Size+0x2cf10c>
     cf4:	00130105 	andseq	r0, r3, r5, lsl #2
     cf8:	000d0b00 	andeq	r0, sp, r0, lsl #22
     cfc:	0b3a0e03 	bleq	e84510 <__Stack_Size+0xe84110>
     d00:	1349053b 	movtne	r0, #38203	; 0x953b
     d04:	00000b38 	andeq	r0, r0, r8, lsr fp
     d08:	03000d0c 	movweq	r0, #3340	; 0xd0c
     d0c:	3b0b3a0e 	blcc	2cf54c <__Stack_Size+0x2cf14c>
     d10:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     d14:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     d18:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     d1c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d20:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
     d24:	010e0000 	mrseq	r0, (UNDEF: 14)
     d28:	01134901 	tsteq	r3, r1, lsl #18
     d2c:	0f000013 	svceq	0x00000013
     d30:	13490021 	movtne	r0, #36897	; 0x9021
     d34:	00000b2f 	andeq	r0, r0, pc, lsr #22
     d38:	03001610 	movweq	r1, #1552	; 0x610
     d3c:	3b0b3a0e 	blcc	2cf57c <__Stack_Size+0x2cf17c>
     d40:	00134905 	andseq	r4, r3, r5, lsl #18
     d44:	01131100 	tsteq	r3, r0, lsl #2
     d48:	0b3a0b0b 	bleq	e8397c <__Stack_Size+0xe8357c>
     d4c:	1301053b 	movwne	r0, #5435	; 0x153b
     d50:	0d120000 	ldceq	0, cr0, [r2, #-0]
     d54:	3a080300 	bcc	20195c <__Stack_Size+0x20155c>
     d58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d5c:	000b3813 	andeq	r3, fp, r3, lsl r8
     d60:	01131300 	tsteq	r3, r0, lsl #6
     d64:	0b3a0b0b 	bleq	e83998 <__Stack_Size+0xe83598>
     d68:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     d6c:	0d140000 	ldceq	0, cr0, [r4, #-0]
     d70:	3a0e0300 	bcc	381978 <__Stack_Size+0x381578>
     d74:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d78:	000b3813 	andeq	r3, fp, r3, lsl r8
     d7c:	012e1500 			; <UNDEFINED> instruction: 0x012e1500
     d80:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d84:	0b3b0b3a 	bleq	ec3a74 <__Stack_Size+0xec3674>
     d88:	01111927 	tsteq	r1, r7, lsr #18
     d8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     d90:	01194297 			; <UNDEFINED> instruction: 0x01194297
     d94:	16000013 			; <UNDEFINED> instruction: 0x16000013
     d98:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d9c:	0b3b0b3a 	bleq	ec3a8c <__Stack_Size+0xec368c>
     da0:	17021349 	strne	r1, [r2, -r9, asr #6]
     da4:	05170000 	ldreq	r0, [r7, #-0]
     da8:	3a0e0300 	bcc	3819b0 <__Stack_Size+0x3815b0>
     dac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     db0:	00170213 	andseq	r0, r7, r3, lsl r2
     db4:	00051800 	andeq	r1, r5, r0, lsl #16
     db8:	0b3a0e03 	bleq	e845cc <__Stack_Size+0xe841cc>
     dbc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     dc0:	00001802 	andeq	r1, r0, r2, lsl #16
     dc4:	0b000f19 	bleq	4a30 <__Stack_Size+0x4630>
     dc8:	0013490b 	andseq	r4, r3, fp, lsl #18
     dcc:	82891a00 	addhi	r1, r9, #0, 20
     dd0:	01110001 	tsteq	r1, r1
     dd4:	31194295 			; <UNDEFINED> instruction: 0x31194295
     dd8:	1b000013 	blne	e2c <__Stack_Size+0xa2c>
     ddc:	01018289 	smlabbeq	r1, r9, r2, r8
     de0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     de4:	00133119 	andseq	r3, r3, r9, lsl r1
     de8:	828a1c00 	addhi	r1, sl, #0, 24
     dec:	18020001 	stmdane	r2, {r0}
     df0:	00184291 	mulseq	r8, r1, r2
     df4:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
     df8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dfc:	0b3b0b3a 	bleq	ec3aec <__Stack_Size+0xec36ec>
     e00:	13491927 	movtne	r1, #39207	; 0x9927
     e04:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e08:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     e0c:	00130119 	andseq	r0, r3, r9, lsl r1
     e10:	002e1e00 	eoreq	r1, lr, r0, lsl #28
     e14:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e18:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e1c:	13491927 	movtne	r1, #39207	; 0x9927
     e20:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e24:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     e28:	1f000019 	svcne	0x00000019
     e2c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e30:	0b3a0e03 	bleq	e84644 <__Stack_Size+0xe84244>
     e34:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     e38:	01111349 	tsteq	r1, r9, asr #6
     e3c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e40:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e44:	20000013 	andcs	r0, r0, r3, lsl r0
     e48:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e50:	17021349 	strne	r1, [r2, -r9, asr #6]
     e54:	34210000 	strtcc	r0, [r1], #-0
     e58:	3a0e0300 	bcc	381a60 <__Stack_Size+0x381660>
     e5c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e60:	00170213 	andseq	r0, r7, r3, lsl r2
     e64:	00342200 	eorseq	r2, r4, r0, lsl #4
     e68:	0b3a0803 	bleq	e82e7c <__Stack_Size+0xe82a7c>
     e6c:	1349053b 	movtne	r0, #38203	; 0x953b
     e70:	00001702 	andeq	r1, r0, r2, lsl #14
     e74:	3f012e23 	svccc	0x00012e23
     e78:	3a0e0319 	bcc	381ae4 <__Stack_Size+0x3816e4>
     e7c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     e80:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     e84:	97184006 	ldrls	r4, [r8, -r6]
     e88:	13011942 	movwne	r1, #6466	; 0x1942
     e8c:	05240000 	streq	r0, [r4, #-0]!
     e90:	3a0e0300 	bcc	381a98 <__Stack_Size+0x381698>
     e94:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e98:	00180213 	andseq	r0, r8, r3, lsl r2
     e9c:	002e2500 	eoreq	r2, lr, r0, lsl #10
     ea0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ea4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ea8:	01111927 	tsteq	r1, r7, lsr #18
     eac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     eb0:	00194297 	mulseq	r9, r7, r2
     eb4:	002e2600 	eoreq	r2, lr, r0, lsl #12
     eb8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ebc:	0b3b0b3a 	bleq	ec3bac <__Stack_Size+0xec37ac>
     ec0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     ec4:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
     ec8:	03193f01 	tsteq	r9, #1, 30
     ecc:	3b0b3a0e 	blcc	2cf70c <__Stack_Size+0x2cf30c>
     ed0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     ed4:	00130119 	andseq	r0, r3, r9, lsl r1
     ed8:	00052800 	andeq	r2, r5, r0, lsl #16
     edc:	00001349 	andeq	r1, r0, r9, asr #6
     ee0:	3f002e29 	svccc	0x00002e29
     ee4:	3a0e0319 	bcc	381b50 <__Stack_Size+0x381750>
     ee8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     eec:	3c134919 	ldccc	9, cr4, [r3], {25}
     ef0:	00000019 	andeq	r0, r0, r9, lsl r0
     ef4:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     ef8:	030b130e 	movweq	r1, #45838	; 0xb30e
     efc:	110e1b0e 	tstne	lr, lr, lsl #22
     f00:	10061201 	andne	r1, r6, r1, lsl #4
     f04:	02000017 	andeq	r0, r0, #23
     f08:	0b0b0024 	bleq	2c0fa0 <__Stack_Size+0x2c0ba0>
     f0c:	0e030b3e 	vmoveq.16	d3[0], r0
     f10:	16030000 	strne	r0, [r3], -r0
     f14:	3a080300 	bcc	201b1c <__Stack_Size+0x20171c>
     f18:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f1c:	04000013 	streq	r0, [r0], #-19
     f20:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     f24:	0b3b0b3a 	bleq	ec3c14 <__Stack_Size+0xec3814>
     f28:	00001349 	andeq	r1, r0, r9, asr #6
     f2c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     f30:	06000013 			; <UNDEFINED> instruction: 0x06000013
     f34:	0b0b0104 	bleq	2c134c <__Stack_Size+0x2c0f4c>
     f38:	0b3b0b3a 	bleq	ec3c28 <__Stack_Size+0xec3828>
     f3c:	00001301 	andeq	r1, r0, r1, lsl #6
     f40:	03002807 	movweq	r2, #2055	; 0x807
     f44:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     f48:	00280800 	eoreq	r0, r8, r0, lsl #16
     f4c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     f50:	13090000 	movwne	r0, #36864	; 0x9000
     f54:	3a0b0b01 	bcc	2c3b60 <__Stack_Size+0x2c3760>
     f58:	01053b0b 	tsteq	r5, fp, lsl #22
     f5c:	0a000013 	beq	fb0 <__Stack_Size+0xbb0>
     f60:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     f64:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f68:	0b381349 	bleq	e05c94 <__Stack_Size+0xe05894>
     f6c:	160b0000 	strne	r0, [fp], -r0
     f70:	3a0e0300 	bcc	381b78 <__Stack_Size+0x381778>
     f74:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f78:	0c000013 	stceq	0, cr0, [r0], {19}
     f7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f80:	0b3a0e03 	bleq	e84794 <__Stack_Size+0xe84394>
     f84:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f88:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f8c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f90:	00130119 	andseq	r0, r3, r9, lsl r1
     f94:	82890d00 	addhi	r0, r9, #0, 26
     f98:	01110101 	tsteq	r1, r1, lsl #2
     f9c:	13011331 	movwne	r1, #4913	; 0x1331
     fa0:	8a0e0000 	bhi	380fa8 <__Stack_Size+0x380ba8>
     fa4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     fa8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     fac:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     fb0:	11010182 	smlabbne	r1, r2, r1, r0
     fb4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     fb8:	00001331 	andeq	r1, r0, r1, lsr r3
     fbc:	03000510 	movweq	r0, #1296	; 0x510
     fc0:	3b0b3a0e 	blcc	2cf800 <__Stack_Size+0x2cf400>
     fc4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     fc8:	11000018 	tstne	r0, r8, lsl r0
     fcc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     fd0:	0b3b0b3a 	bleq	ec3cc0 <__Stack_Size+0xec38c0>
     fd4:	17021349 	strne	r1, [r2, -r9, asr #6]
     fd8:	34120000 	ldrcc	r0, [r2], #-0
     fdc:	3a0e0300 	bcc	381be4 <__Stack_Size+0x3817e4>
     fe0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fe4:	00170213 	andseq	r0, r7, r3, lsl r2
     fe8:	82891300 	addhi	r1, r9, #0, 6
     fec:	01110001 	tsteq	r1, r1
     ff0:	31194295 			; <UNDEFINED> instruction: 0x31194295
     ff4:	14000013 	strne	r0, [r0], #-19
     ff8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ffc:	0b3a0e03 	bleq	e84810 <__Stack_Size+0xe84410>
    1000:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1004:	01111349 	tsteq	r1, r9, asr #6
    1008:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    100c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1010:	15000013 	strne	r0, [r0, #-19]
    1014:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1018:	0b3a0e03 	bleq	e8482c <__Stack_Size+0xe8442c>
    101c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1020:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1024:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1028:	00130119 	andseq	r0, r3, r9, lsl r1
    102c:	00051600 	andeq	r1, r5, r0, lsl #12
    1030:	0b3a0e03 	bleq	e84844 <__Stack_Size+0xe84444>
    1034:	1349053b 	movtne	r0, #38203	; 0x953b
    1038:	00001702 	andeq	r1, r0, r2, lsl #14
    103c:	3f012e17 	svccc	0x00012e17
    1040:	3a0e0319 	bcc	381cac <__Stack_Size+0x3818ac>
    1044:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1048:	01193c19 	tsteq	r9, r9, lsl ip
    104c:	18000013 	stmdane	r0, {r0, r1, r4}
    1050:	13490005 	movtne	r0, #36869	; 0x9005
    1054:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    1058:	03193f00 	tsteq	r9, #0, 30
    105c:	3b0b3a0e 	blcc	2cf89c <__Stack_Size+0x2cf49c>
    1060:	3c19270b 	ldccc	7, cr2, [r9], {11}
    1064:	00000019 	andeq	r0, r0, r9, lsl r0
    1068:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    106c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1070:	110e1b0e 	tstne	lr, lr, lsl #22
    1074:	10061201 	andne	r1, r6, r1, lsl #4
    1078:	02000017 	andeq	r0, r0, #23
    107c:	0b0b0024 	bleq	2c1114 <__Stack_Size+0x2c0d14>
    1080:	0e030b3e 	vmoveq.16	d3[0], r0
    1084:	16030000 	strne	r0, [r3], -r0
    1088:	3a080300 	bcc	201c90 <__Stack_Size+0x201890>
    108c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1090:	04000013 	streq	r0, [r0], #-19
    1094:	13490026 	movtne	r0, #36902	; 0x9026
    1098:	16050000 	strne	r0, [r5], -r0
    109c:	3a0e0300 	bcc	381ca4 <__Stack_Size+0x3818a4>
    10a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10a4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    10a8:	13490035 	movtne	r0, #36917	; 0x9035
    10ac:	04070000 	streq	r0, [r7], #-0
    10b0:	3a0b0b01 	bcc	2c3cbc <__Stack_Size+0x2c38bc>
    10b4:	010b3b0b 	tsteq	fp, fp, lsl #22
    10b8:	08000013 	stmdaeq	r0, {r0, r1, r4}
    10bc:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    10c0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    10c4:	03002809 	movweq	r2, #2057	; 0x809
    10c8:	000d1c08 	andeq	r1, sp, r8, lsl #24
    10cc:	01130a00 	tsteq	r3, r0, lsl #20
    10d0:	0b3a0b0b 	bleq	e83d04 <__Stack_Size+0xe83904>
    10d4:	1301053b 	movwne	r0, #5435	; 0x153b
    10d8:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    10dc:	3a080300 	bcc	201ce4 <__Stack_Size+0x2018e4>
    10e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10e4:	000b3813 	andeq	r3, fp, r3, lsl r8
    10e8:	000d0c00 	andeq	r0, sp, r0, lsl #24
    10ec:	0b3a0e03 	bleq	e84900 <__Stack_Size+0xe84500>
    10f0:	1349053b 	movtne	r0, #38203	; 0x953b
    10f4:	00000b38 	andeq	r0, r0, r8, lsr fp
    10f8:	0300160d 	movweq	r1, #1549	; 0x60d
    10fc:	3b0b3a0e 	blcc	2cf93c <__Stack_Size+0x2cf53c>
    1100:	00134905 	andseq	r4, r3, r5, lsl #18
    1104:	01130e00 	tsteq	r3, r0, lsl #28
    1108:	0b3a0b0b 	bleq	e83d3c <__Stack_Size+0xe8393c>
    110c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1110:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 1118 <__Stack_Size+0xd18>
    1114:	3a0e0300 	bcc	381d1c <__Stack_Size+0x38191c>
    1118:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    111c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1120:	002e1000 	eoreq	r1, lr, r0
    1124:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1128:	0b3b0b3a 	bleq	ec3e18 <__Stack_Size+0xec3a18>
    112c:	01111927 	tsteq	r1, r7, lsr #18
    1130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1134:	00194297 	mulseq	r9, r7, r2
    1138:	012e1100 			; <UNDEFINED> instruction: 0x012e1100
    113c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1140:	0b3b0b3a 	bleq	ec3e30 <__Stack_Size+0xec3a30>
    1144:	01111927 	tsteq	r1, r7, lsr #18
    1148:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    114c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1150:	12000013 	andne	r0, r0, #19
    1154:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1158:	0b3b0b3a 	bleq	ec3e48 <__Stack_Size+0xec3a48>
    115c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1160:	05130000 	ldreq	r0, [r3, #-0]
    1164:	3a0e0300 	bcc	381d6c <__Stack_Size+0x38196c>
    1168:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    116c:	00170213 	andseq	r0, r7, r3, lsl r2
    1170:	00341400 	eorseq	r1, r4, r0, lsl #8
    1174:	0b3a0e03 	bleq	e84988 <__Stack_Size+0xe84588>
    1178:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    117c:	00001702 	andeq	r1, r0, r2, lsl #14
    1180:	3f012e15 	svccc	0x00012e15
    1184:	3a0e0319 	bcc	381df0 <__Stack_Size+0x3819f0>
    1188:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    118c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1190:	97184006 	ldrls	r4, [r8, -r6]
    1194:	13011942 	movwne	r1, #6466	; 0x1942
    1198:	05160000 	ldreq	r0, [r6, #-0]
    119c:	3a0e0300 	bcc	381da4 <__Stack_Size+0x3819a4>
    11a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11a4:	00180213 	andseq	r0, r8, r3, lsl r2
    11a8:	00051700 	andeq	r1, r5, r0, lsl #14
    11ac:	0b3a0e03 	bleq	e849c0 <__Stack_Size+0xe845c0>
    11b0:	1349053b 	movtne	r0, #38203	; 0x953b
    11b4:	00001702 	andeq	r1, r0, r2, lsl #14
    11b8:	03003418 	movweq	r3, #1048	; 0x418
    11bc:	3b0b3a0e 	blcc	2cf9fc <__Stack_Size+0x2cf5fc>
    11c0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    11c4:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    11c8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    11cc:	0b3a0e03 	bleq	e849e0 <__Stack_Size+0xe845e0>
    11d0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    11d4:	01111349 	tsteq	r1, r9, asr #6
    11d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    11dc:	00194297 	mulseq	r9, r7, r2
    11e0:	00341a00 	eorseq	r1, r4, r0, lsl #20
    11e4:	0b3a0803 	bleq	e831f8 <__Stack_Size+0xe82df8>
    11e8:	1349053b 	movtne	r0, #38203	; 0x953b
    11ec:	00001702 	andeq	r1, r0, r2, lsl #14
    11f0:	0b000f1b 	bleq	4e64 <__Stack_Size+0x4a64>
    11f4:	0013490b 	andseq	r4, r3, fp, lsl #18
    11f8:	012e1c00 			; <UNDEFINED> instruction: 0x012e1c00
    11fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1200:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1204:	13491927 	movtne	r1, #39207	; 0x9927
    1208:	06120111 			; <UNDEFINED> instruction: 0x06120111
    120c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1210:	00130119 	andseq	r0, r3, r9, lsl r1
    1214:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
    1218:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    121c:	0b3b0b3a 	bleq	ec3f0c <__Stack_Size+0xec3b0c>
    1220:	13491927 	movtne	r1, #39207	; 0x9927
    1224:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1228:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    122c:	00130119 	andseq	r0, r3, r9, lsl r1
    1230:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1234:	0b3a0e03 	bleq	e84a48 <__Stack_Size+0xe84648>
    1238:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    123c:	00001802 	andeq	r1, r0, r2, lsl #16
    1240:	0182891f 	orreq	r8, r2, pc, lsl r9
    1244:	31011101 	tstcc	r1, r1, lsl #2
    1248:	00130113 	andseq	r0, r3, r3, lsl r1
    124c:	828a2000 	addhi	r2, sl, #0
    1250:	18020001 	stmdane	r2, {r0}
    1254:	00184291 	mulseq	r8, r1, r2
    1258:	82892100 	addhi	r2, r9, #0, 2
    125c:	01110101 	tsteq	r1, r1, lsl #2
    1260:	00001331 	andeq	r1, r0, r1, lsr r3
    1264:	3f002e22 	svccc	0x00002e22
    1268:	3a0e0319 	bcc	381ed4 <__Stack_Size+0x381ad4>
    126c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1270:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1274:	97184006 	ldrls	r4, [r8, -r6]
    1278:	00001942 	andeq	r1, r0, r2, asr #18
    127c:	49010123 	stmdbmi	r1, {r0, r1, r5, r8}
    1280:	00130113 	andseq	r0, r3, r3, lsl r1
    1284:	00212400 	eoreq	r2, r1, r0, lsl #8
    1288:	0b2f1349 	bleq	bc5fb4 <__Stack_Size+0xbc5bb4>
    128c:	01000000 	mrseq	r0, (UNDEF: 0)
    1290:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1294:	0e030b13 	vmoveq.32	d3[0], r0
    1298:	01110e1b 	tsteq	r1, fp, lsl lr
    129c:	17100612 			; <UNDEFINED> instruction: 0x17100612
    12a0:	24020000 	strcs	r0, [r2], #-0
    12a4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    12a8:	000e030b 	andeq	r0, lr, fp, lsl #6
    12ac:	00160300 	andseq	r0, r6, r0, lsl #6
    12b0:	0b3a0803 	bleq	e832c4 <__Stack_Size+0xe82ec4>
    12b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12b8:	16040000 	strne	r0, [r4], -r0
    12bc:	3a0e0300 	bcc	381ec4 <__Stack_Size+0x381ac4>
    12c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12c4:	05000013 	streq	r0, [r0, #-19]
    12c8:	13490035 	movtne	r0, #36917	; 0x9035
    12cc:	26060000 	strcs	r0, [r6], -r0
    12d0:	00134900 	andseq	r4, r3, r0, lsl #18
    12d4:	01040700 	tsteq	r4, r0, lsl #14
    12d8:	0b3a0b0b 	bleq	e83f0c <__Stack_Size+0xe83b0c>
    12dc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    12e0:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    12e4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    12e8:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    12ec:	08030028 	stmdaeq	r3, {r3, r5}
    12f0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    12f4:	0b01130a 	bleq	45f24 <__Stack_Size+0x45b24>
    12f8:	3b0b3a0b 	blcc	2cfb2c <__Stack_Size+0x2cf72c>
    12fc:	00130105 	andseq	r0, r3, r5, lsl #2
    1300:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1304:	0b3a0e03 	bleq	e84b18 <__Stack_Size+0xe84718>
    1308:	1349053b 	movtne	r0, #38203	; 0x953b
    130c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1310:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1314:	3b0b3a08 	blcc	2cfb3c <__Stack_Size+0x2cf73c>
    1318:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    131c:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1320:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1324:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1328:	00001349 	andeq	r1, r0, r9, asr #6
    132c:	3f012e0e 	svccc	0x00012e0e
    1330:	3a0e0319 	bcc	381f9c <__Stack_Size+0x381b9c>
    1334:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1338:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    133c:	97184006 	ldrls	r4, [r8, -r6]
    1340:	13011942 	movwne	r1, #6466	; 0x1942
    1344:	050f0000 	streq	r0, [pc, #-0]	; 134c <__Stack_Size+0xf4c>
    1348:	3a0e0300 	bcc	381f50 <__Stack_Size+0x381b50>
    134c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1350:	00180213 	andseq	r0, r8, r3, lsl r2
    1354:	00051000 	andeq	r1, r5, r0
    1358:	0b3a0e03 	bleq	e84b6c <__Stack_Size+0xe8476c>
    135c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1360:	00001702 	andeq	r1, r0, r2, lsl #14
    1364:	3f002e11 	svccc	0x00002e11
    1368:	3a0e0319 	bcc	381fd4 <__Stack_Size+0x381bd4>
    136c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1370:	11134919 	tstne	r3, r9, lsl r9
    1374:	40061201 	andmi	r1, r6, r1, lsl #4
    1378:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    137c:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1380:	03193f01 	tsteq	r9, #1, 30
    1384:	3b0b3a0e 	blcc	2cfbc4 <__Stack_Size+0x2cf7c4>
    1388:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    138c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1390:	97184006 	ldrls	r4, [r8, -r6]
    1394:	00001942 	andeq	r1, r0, r2, asr #18
    1398:	03003413 	movweq	r3, #1043	; 0x413
    139c:	3b0b3a0e 	blcc	2cfbdc <__Stack_Size+0x2cf7dc>
    13a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    13a4:	14000017 	strne	r0, [r0], #-23
    13a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    13ac:	0b3b0b3a 	bleq	ec409c <__Stack_Size+0xec3c9c>
    13b0:	17021349 	strne	r1, [r2, -r9, asr #6]
    13b4:	01000000 	mrseq	r0, (UNDEF: 0)
    13b8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    13bc:	0e030b13 	vmoveq.32	d3[0], r0
    13c0:	01110e1b 	tsteq	r1, fp, lsl lr
    13c4:	17100612 			; <UNDEFINED> instruction: 0x17100612
    13c8:	24020000 	strcs	r0, [r2], #-0
    13cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    13d0:	000e030b 	andeq	r0, lr, fp, lsl #6
    13d4:	00160300 	andseq	r0, r6, r0, lsl #6
    13d8:	0b3a0803 	bleq	e833ec <__Stack_Size+0xe82fec>
    13dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13e0:	16040000 	strne	r0, [r4], -r0
    13e4:	3a0e0300 	bcc	381fec <__Stack_Size+0x381bec>
    13e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13ec:	05000013 	streq	r0, [r0, #-19]
    13f0:	13490035 	movtne	r0, #36917	; 0x9035
    13f4:	04060000 	streq	r0, [r6], #-0
    13f8:	3a0b0b01 	bcc	2c4004 <__Stack_Size+0x2c3c04>
    13fc:	010b3b0b 	tsteq	fp, fp, lsl #22
    1400:	07000013 	smladeq	r0, r3, r0, r0
    1404:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1408:	00000d1c 	andeq	r0, r0, ip, lsl sp
    140c:	03002808 	movweq	r2, #2056	; 0x808
    1410:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1414:	01130900 	tsteq	r3, r0, lsl #18
    1418:	0b3a0b0b 	bleq	e8404c <__Stack_Size+0xe83c4c>
    141c:	1301053b 	movwne	r0, #5435	; 0x153b
    1420:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1424:	3a080300 	bcc	20202c <__Stack_Size+0x201c2c>
    1428:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    142c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1430:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1434:	0b3a0e03 	bleq	e84c48 <__Stack_Size+0xe84848>
    1438:	1349053b 	movtne	r0, #38203	; 0x953b
    143c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1440:	0300160c 	movweq	r1, #1548	; 0x60c
    1444:	3b0b3a0e 	blcc	2cfc84 <__Stack_Size+0x2cf884>
    1448:	00134905 	andseq	r4, r3, r5, lsl #18
    144c:	01130d00 	tsteq	r3, r0, lsl #26
    1450:	0b3a0b0b 	bleq	e84084 <__Stack_Size+0xe83c84>
    1454:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1458:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    145c:	3a0e0300 	bcc	382064 <__Stack_Size+0x381c64>
    1460:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1464:	000b3813 	andeq	r3, fp, r3, lsl r8
    1468:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
    146c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1470:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1474:	0b201927 	bleq	807918 <__Stack_Size+0x807518>
    1478:	00001301 	andeq	r1, r0, r1, lsl #6
    147c:	03000510 	movweq	r0, #1296	; 0x510
    1480:	3b0b3a0e 	blcc	2cfcc0 <__Stack_Size+0x2cf8c0>
    1484:	00134905 	andseq	r4, r3, r5, lsl #18
    1488:	00341100 	eorseq	r1, r4, r0, lsl #2
    148c:	0b3a0e03 	bleq	e84ca0 <__Stack_Size+0xe848a0>
    1490:	1349053b 	movtne	r0, #38203	; 0x953b
    1494:	0f120000 	svceq	0x00120000
    1498:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    149c:	13000013 	movwne	r0, #19
    14a0:	0e03012e 	adfeqsp	f0, f3, #0.5
    14a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    14a8:	01111927 	tsteq	r1, r7, lsr #18
    14ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    14b0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    14b4:	14000013 	strne	r0, [r0], #-19
    14b8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    14bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    14c0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    14c4:	05150000 	ldreq	r0, [r5, #-0]
    14c8:	3a0e0300 	bcc	3820d0 <__Stack_Size+0x381cd0>
    14cc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    14d0:	00170213 	andseq	r0, r7, r3, lsl r2
    14d4:	00341600 	eorseq	r1, r4, r0, lsl #12
    14d8:	0b3a0e03 	bleq	e84cec <__Stack_Size+0xe848ec>
    14dc:	1349053b 	movtne	r0, #38203	; 0x953b
    14e0:	00001702 	andeq	r1, r0, r2, lsl #14
    14e4:	03003417 	movweq	r3, #1047	; 0x417
    14e8:	3b0b3a08 	blcc	2cfd10 <__Stack_Size+0x2cf910>
    14ec:	02134905 	andseq	r4, r3, #81920	; 0x14000
    14f0:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    14f4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    14f8:	0b3a0e03 	bleq	e84d0c <__Stack_Size+0xe8490c>
    14fc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1500:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1504:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1508:	00130119 	andseq	r0, r3, r9, lsl r1
    150c:	00051900 	andeq	r1, r5, r0, lsl #18
    1510:	0b3a0e03 	bleq	e84d24 <__Stack_Size+0xe84924>
    1514:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1518:	00001702 	andeq	r1, r0, r2, lsl #14
    151c:	0182891a 	orreq	r8, r2, sl, lsl r9
    1520:	31011101 	tstcc	r1, r1, lsl #2
    1524:	00130113 	andseq	r0, r3, r3, lsl r1
    1528:	828a1b00 	addhi	r1, sl, #0, 22
    152c:	18020001 	stmdane	r2, {r0}
    1530:	00184291 	mulseq	r8, r1, r2
    1534:	82891c00 	addhi	r1, r9, #0, 24
    1538:	01110101 	tsteq	r1, r1, lsl #2
    153c:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1540:	00130113 	andseq	r0, r3, r3, lsl r1
    1544:	82891d00 	addhi	r1, r9, #0, 26
    1548:	01110101 	tsteq	r1, r1, lsl #2
    154c:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1550:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1554:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1558:	0b3b0b3a 	bleq	ec4248 <__Stack_Size+0xec3e48>
    155c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1560:	341f0000 	ldrcc	r0, [pc], #-0	; 1568 <__Stack_Size+0x1168>
    1564:	3a0e0300 	bcc	38216c <__Stack_Size+0x381d6c>
    1568:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    156c:	00170213 	andseq	r0, r7, r3, lsl r2
    1570:	012e2000 			; <UNDEFINED> instruction: 0x012e2000
    1574:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1578:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    157c:	01111927 	tsteq	r1, r7, lsr #18
    1580:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1584:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1588:	21000013 	tstcs	r0, r3, lsl r0
    158c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1590:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1594:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1598:	05220000 	streq	r0, [r2, #-0]!
    159c:	02133100 	andseq	r3, r3, #0, 2
    15a0:	23000017 	movwcs	r0, #23
    15a4:	13310005 	teqne	r1, #5
    15a8:	00001802 	andeq	r1, r0, r2, lsl #16
    15ac:	11010b24 	tstne	r1, r4, lsr #22
    15b0:	00061201 	andeq	r1, r6, r1, lsl #4
    15b4:	00342500 	eorseq	r2, r4, r0, lsl #10
    15b8:	17021331 	smladxne	r2, r1, r3, r1
    15bc:	1d260000 	stcne	0, cr0, [r6, #-0]
    15c0:	11133101 	tstne	r3, r1, lsl #2
    15c4:	58061201 	stmdapl	r6, {r0, r9, ip}
    15c8:	0105590b 	tsteq	r5, fp, lsl #18
    15cc:	27000013 	smladcs	r0, r3, r0, r0
    15d0:	00018289 	andeq	r8, r1, r9, lsl #5
    15d4:	13310111 	teqne	r1, #1073741828	; 0x40000004
    15d8:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
    15dc:	11010182 	smlabbne	r1, r2, r1, r0
    15e0:	00133101 	andseq	r3, r3, r1, lsl #2
    15e4:	012e2900 			; <UNDEFINED> instruction: 0x012e2900
    15e8:	01111331 	tsteq	r1, r1, lsr r3
    15ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    15f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    15f4:	2a000013 	bcs	1648 <__Stack_Size+0x1248>
    15f8:	0e03012e 	adfeqsp	f0, f3, #0.5
    15fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1600:	0b201927 	bleq	807aa4 <__Stack_Size+0x8076a4>
    1604:	00001301 	andeq	r1, r0, r1, lsl #6
    1608:	0300342b 	movweq	r3, #1067	; 0x42b
    160c:	3b0b3a08 	blcc	2cfe34 <__Stack_Size+0x2cfa34>
    1610:	00134905 	andseq	r4, r3, r5, lsl #18
    1614:	011d2c00 	tsteq	sp, r0, lsl #24
    1618:	01521331 	cmpeq	r2, r1, lsr r3
    161c:	0b581755 	bleq	1607378 <__Stack_Size+0x1606f78>
    1620:	13010559 	movwne	r0, #5465	; 0x1559
    1624:	0b2d0000 	bleq	b4162c <__Stack_Size+0xb4122c>
    1628:	00175501 	andseq	r5, r7, r1, lsl #10
    162c:	012e2e00 			; <UNDEFINED> instruction: 0x012e2e00
    1630:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1634:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1638:	13491927 	movtne	r1, #39207	; 0x9927
    163c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1640:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1644:	00130119 	andseq	r0, r3, r9, lsl r1
    1648:	012e2f00 			; <UNDEFINED> instruction: 0x012e2f00
    164c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1650:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1654:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1658:	00001301 	andeq	r1, r0, r1, lsl #6
    165c:	49000530 	stmdbmi	r0, {r4, r5, r8, sl}
    1660:	31000013 	tstcc	r0, r3, lsl r0
    1664:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1668:	0b3a0e03 	bleq	e84e7c <__Stack_Size+0xe84a7c>
    166c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1670:	0000193c 	andeq	r1, r0, ip, lsr r9
    1674:	01110100 	tsteq	r1, r0, lsl #2
    1678:	0b130e25 	bleq	4c4f14 <__Stack_Size+0x4c4b14>
    167c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1680:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1684:	00001710 	andeq	r1, r0, r0, lsl r7
    1688:	0b002402 	bleq	a698 <__Stack_Size+0xa298>
    168c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1690:	0300000e 	movweq	r0, #14
    1694:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1698:	0b3b0b3a 	bleq	ec4388 <__Stack_Size+0xec3f88>
    169c:	00001349 	andeq	r1, r0, r9, asr #6
    16a0:	03001604 	movweq	r1, #1540	; 0x604
    16a4:	3b0b3a0e 	blcc	2cfee4 <__Stack_Size+0x2cfae4>
    16a8:	0013490b 	andseq	r4, r3, fp, lsl #18
    16ac:	00350500 	eorseq	r0, r5, r0, lsl #10
    16b0:	00001349 	andeq	r1, r0, r9, asr #6
    16b4:	0b010406 	bleq	426d4 <__Stack_Size+0x422d4>
    16b8:	3b0b3a0b 	blcc	2cfeec <__Stack_Size+0x2cfaec>
    16bc:	0013010b 	andseq	r0, r3, fp, lsl #2
    16c0:	00280700 	eoreq	r0, r8, r0, lsl #14
    16c4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    16c8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    16cc:	1c080300 	stcne	3, cr0, [r8], {-0}
    16d0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    16d4:	0b0b0113 	bleq	2c1b28 <__Stack_Size+0x2c1728>
    16d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16dc:	00001301 	andeq	r1, r0, r1, lsl #6
    16e0:	03000d0a 	movweq	r0, #3338	; 0xd0a
    16e4:	3b0b3a08 	blcc	2cff0c <__Stack_Size+0x2cfb0c>
    16e8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    16ec:	0b00000b 	bleq	1720 <__Stack_Size+0x1320>
    16f0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    16f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16f8:	0b381349 	bleq	e06424 <__Stack_Size+0xe06024>
    16fc:	160c0000 	strne	r0, [ip], -r0
    1700:	3a0e0300 	bcc	382308 <__Stack_Size+0x381f08>
    1704:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1708:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    170c:	0b0b0113 	bleq	2c1b60 <__Stack_Size+0x2c1760>
    1710:	0b3b0b3a 	bleq	ec4400 <__Stack_Size+0xec4000>
    1714:	00001301 	andeq	r1, r0, r1, lsl #6
    1718:	03000d0e 	movweq	r0, #3342	; 0xd0e
    171c:	3b0b3a0e 	blcc	2cff5c <__Stack_Size+0x2cfb5c>
    1720:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1724:	0f00000b 	svceq	0x0000000b
    1728:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    172c:	0b3a0e03 	bleq	e84f40 <__Stack_Size+0xe84b40>
    1730:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1734:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1738:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    173c:	00130119 	andseq	r0, r3, r9, lsl r1
    1740:	00051000 	andeq	r1, r5, r0
    1744:	0b3a0e03 	bleq	e84f58 <__Stack_Size+0xe84b58>
    1748:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    174c:	00001702 	andeq	r1, r0, r2, lsl #14
    1750:	01828911 	orreq	r8, r2, r1, lsl r9
    1754:	31011101 	tstcc	r1, r1, lsl #2
    1758:	00130113 	andseq	r0, r3, r3, lsl r1
    175c:	828a1200 	addhi	r1, sl, #0, 4
    1760:	18020001 	stmdane	r2, {r0}
    1764:	00184291 	mulseq	r8, r1, r2
    1768:	82891300 	addhi	r1, r9, #0, 6
    176c:	01110101 	tsteq	r1, r1, lsl #2
    1770:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1774:	00130113 	andseq	r0, r3, r3, lsl r1
    1778:	82891400 	addhi	r1, r9, #0, 8
    177c:	01110101 	tsteq	r1, r1, lsl #2
    1780:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1784:	15000013 	strne	r0, [r0, #-19]
    1788:	0b0b000f 	bleq	2c17cc <__Stack_Size+0x2c13cc>
    178c:	00001349 	andeq	r1, r0, r9, asr #6
    1790:	03003416 	movweq	r3, #1046	; 0x416
    1794:	3b0b3a0e 	blcc	2cffd4 <__Stack_Size+0x2cfbd4>
    1798:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    179c:	17000017 	smladne	r0, r7, r0, r0
    17a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    17a4:	0b3b0b3a 	bleq	ec4494 <__Stack_Size+0xec4094>
    17a8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    17ac:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
    17b0:	11010182 	smlabbne	r1, r2, r1, r0
    17b4:	00133101 	andseq	r3, r3, r1, lsl #2
    17b8:	00051900 	andeq	r1, r5, r0, lsl #18
    17bc:	0b3a0e03 	bleq	e84fd0 <__Stack_Size+0xe84bd0>
    17c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17c4:	00001802 	andeq	r1, r0, r2, lsl #16
    17c8:	0300341a 	movweq	r3, #1050	; 0x41a
    17cc:	3b0b3a0e 	blcc	2d000c <__Stack_Size+0x2cfc0c>
    17d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    17d4:	1b000017 	blne	1838 <__Stack_Size+0x1438>
    17d8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    17dc:	0b3a0e03 	bleq	e84ff0 <__Stack_Size+0xe84bf0>
    17e0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    17e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    17e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    17ec:	00130119 	andseq	r0, r3, r9, lsl r1
    17f0:	00051c00 	andeq	r1, r5, r0, lsl #24
    17f4:	0b3a0e03 	bleq	e85008 <__Stack_Size+0xe84c08>
    17f8:	1349053b 	movtne	r0, #38203	; 0x953b
    17fc:	00001802 	andeq	r1, r0, r2, lsl #16
    1800:	0300051d 	movweq	r0, #1309	; 0x51d
    1804:	3b0b3a0e 	blcc	2d0044 <__Stack_Size+0x2cfc44>
    1808:	02134905 	andseq	r4, r3, #81920	; 0x14000
    180c:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    1810:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1814:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1818:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    181c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    1820:	03193f01 	tsteq	r9, #1, 30
    1824:	3b0b3a0e 	blcc	2d0064 <__Stack_Size+0x2cfc64>
    1828:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    182c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1830:	97184006 	ldrls	r4, [r8, -r6]
    1834:	13011942 	movwne	r1, #6466	; 0x1942
    1838:	34200000 	strtcc	r0, [r0], #-0
    183c:	3a0e0300 	bcc	382444 <__Stack_Size+0x382044>
    1840:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1844:	21000013 	tstcs	r0, r3, lsl r0
    1848:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    184c:	0b3a0e03 	bleq	e85060 <__Stack_Size+0xe84c60>
    1850:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1854:	1301193c 	movwne	r1, #6460	; 0x193c
    1858:	05220000 	streq	r0, [r2, #-0]!
    185c:	00134900 	andseq	r4, r3, r0, lsl #18
    1860:	11010000 	mrsne	r0, (UNDEF: 1)
    1864:	11061000 	mrsne	r1, (UNDEF: 6)
    1868:	03011201 	movweq	r1, #4609	; 0x1201
    186c:	25081b08 	strcs	r1, [r8, #-2824]	; 0xb08
    1870:	00051308 	andeq	r1, r5, r8, lsl #6
    1874:	11010000 	mrsne	r0, (UNDEF: 1)
    1878:	130e2501 	movwne	r2, #58625	; 0xe501
    187c:	1b0e030b 	blne	3824b0 <__Stack_Size+0x3820b0>
    1880:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1884:	00171006 	andseq	r1, r7, r6
    1888:	00240200 	eoreq	r0, r4, r0, lsl #4
    188c:	0b3e0b0b 	bleq	f844c0 <__Stack_Size+0xf840c0>
    1890:	00000e03 	andeq	r0, r0, r3, lsl #28
    1894:	3f012e03 	svccc	0x00012e03
    1898:	3a0e0319 	bcc	382504 <__Stack_Size+0x382104>
    189c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    18a0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    18a4:	97184006 	ldrls	r4, [r8, -r6]
    18a8:	13011942 	movwne	r1, #6466	; 0x1942
    18ac:	34040000 	strcc	r0, [r4], #-0
    18b0:	3a0e0300 	bcc	3824b8 <__Stack_Size+0x3820b8>
    18b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    18b8:	05000013 	streq	r0, [r0, #-19]
    18bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18c0:	0b3b0b3a 	bleq	ec45b0 <__Stack_Size+0xec41b0>
    18c4:	17021349 	strne	r1, [r2, -r9, asr #6]
    18c8:	89060000 	stmdbhi	r6, {}	; <UNPREDICTABLE>
    18cc:	11000182 	smlabbne	r0, r2, r1, r0
    18d0:	00133101 	andseq	r3, r3, r1, lsl #2
    18d4:	000f0700 	andeq	r0, pc, r0, lsl #14
    18d8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    18dc:	34080000 	strcc	r0, [r8], #-0
    18e0:	3a0e0300 	bcc	3824e8 <__Stack_Size+0x3820e8>
    18e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    18e8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    18ec:	09000019 	stmdbeq	r0, {r0, r3, r4}
    18f0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18f4:	0b3b0b3a 	bleq	ec45e4 <__Stack_Size+0xec41e4>
    18f8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    18fc:	010a0000 	mrseq	r0, (UNDEF: 10)
    1900:	01134901 	tsteq	r3, r1, lsl #18
    1904:	0b000013 	bleq	1958 <__Stack_Size+0x1558>
    1908:	13490021 	movtne	r0, #36897	; 0x9021
    190c:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1910:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    1914:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    1918:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    191c:	0b3b0b3a 	bleq	ec460c <__Stack_Size+0xec420c>
    1920:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1924:	00001802 	andeq	r1, r0, r2, lsl #16
    1928:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    192c:	0f000013 	svceq	0x00000013
    1930:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1934:	0b3a0e03 	bleq	e85148 <__Stack_Size+0xe84d48>
    1938:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    193c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1940:	24100000 	ldrcs	r0, [r0], #-0
    1944:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1948:	0008030b 	andeq	r0, r8, fp, lsl #6
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000004fe 	strdeq	r0, [r0], -lr
       4:	01250002 			; <UNDEFINED> instruction: 0x01250002
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	41010000 	mrsmi	r0, (UNDEF: 1)
      1c:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
      20:	73006372 	movwvc	r6, #882	; 0x372
      24:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      2c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
      30:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      34:	50504100 	subspl	r4, r0, r0, lsl #2
      38:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      3c:	616d0000 	cmnvs	sp, r0
      40:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
      44:	00000100 	andeq	r0, r0, r0, lsl #2
      48:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
      4c:	30316632 	eorscc	r6, r1, r2, lsr r6
      50:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
      54:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
      58:	00000200 	andeq	r0, r0, r0, lsl #4
      5c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
      60:	30316632 	eorscc	r6, r1, r2, lsr r6
      64:	616d5f78 	smcvs	54776	; 0xd5f8
      68:	00682e70 	rsbeq	r2, r8, r0, ror lr
      6c:	73000002 	movwvc	r0, #2
      70:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      74:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      78:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
      7c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
      80:	73000002 	movwvc	r0, #2
      84:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      88:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      8c:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
      90:	00682e63 	rsbeq	r2, r8, r3, ror #28
      94:	73000002 	movwvc	r0, #2
      98:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      9c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      a0:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
      a4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
      a8:	74730000 	ldrbtvc	r0, [r3], #-0
      ac:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      b0:	5f783031 	svcpl	0x00783031
      b4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
      b8:	00682e74 	rsbeq	r2, r8, r4, ror lr
      bc:	3c000002 	stccc	0, cr0, [r0], {2}
      c0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
      c4:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
      c8:	0000003e 	andeq	r0, r0, lr, lsr r0
      cc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      d0:	31663233 	cmncc	r6, r3, lsr r2
      d4:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
      d8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
      dc:	00000200 	andeq	r0, r0, r0, lsl #4
      e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
      e4:	30316632 	eorscc	r6, r1, r2, lsr r6
      e8:	77705f78 			; <UNDEFINED> instruction: 0x77705f78
      ec:	00682e72 	rsbeq	r2, r8, r2, ror lr
      f0:	73000002 	movwvc	r0, #2
      f4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      fc:	616c665f 	cmnvs	ip, pc, asr r6
     100:	682e6873 	stmdavs	lr!, {r0, r1, r4, r5, r6, fp, sp, lr}
     104:	00000200 	andeq	r0, r0, r0, lsl #4
     108:	616e7964 	cmnvs	lr, r4, ror #18
     10c:	6578696d 	ldrbvs	r6, [r8, #-2413]!	; 0x96d
     110:	00682e6c 	rsbeq	r2, r8, ip, ror #28
     114:	73000003 	movwvc	r0, #3
     118:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     11c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     120:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     124:	6b636974 	blvs	18da6fc <__Stack_Size+0x18da2fc>
     128:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     12c:	00000000 	andeq	r0, r0, r0
     130:	31340205 	teqcc	r4, r5, lsl #4
     134:	d9030800 	stmdble	r3, {fp}
     138:	31230106 			; <UNDEFINED> instruction: 0x31230106
     13c:	221e304d 	andscs	r3, lr, #77	; 0x4d
     140:	5b202803 	blpl	80a154 <__Stack_Size+0x809d54>
     144:	56032d4d 	strpl	r2, [r3], -sp, asr #26
     148:	3f3f3f3c 	svccc	0x003f3f3c
     14c:	00694d3f 	rsbeq	r4, r9, pc, lsr sp
     150:	3f010402 	svccc	0x00010402
     154:	0402005d 	streq	r0, [r2], #-93	; 0x5d
     158:	18033f01 	stmdane	r3, {r0, r8, r9, sl, fp, ip, sp}
     15c:	4e6a2874 	mcrmi	8, 3, r2, cr10, cr4, {3}
     160:	1c241d22 	stcne	13, cr1, [r4], #-136	; 0xffffff78
     164:	2f2f2f2f 	svccs	0x002f2f2f
     168:	2f1c2431 	svccs	0x001c2431
     16c:	2f2f2f2f 	svccs	0x002f2f2f
     170:	282e0a03 	stmdacs	lr!, {r0, r1, r9, fp}
     174:	03207a03 			; <UNDEFINED> instruction: 0x03207a03
     178:	7a033c09 	bvc	cf1a4 <__Stack_Size+0xceda4>
     17c:	21212120 			; <UNDEFINED> instruction: 0x21212120
     180:	2f2f2f2b 	svccs	0x002f2f2b
     184:	2f3a3030 	svccs	0x003a3030
     188:	1f4d302f 	svcne	0x004d302f
     18c:	302d2d21 	eorcc	r2, sp, r1, lsr #26
     190:	4b4c4b30 	blmi	1312e58 <__Stack_Size+0x1312a58>
     194:	7437034b 	ldrtvc	r0, [r7], #-843	; 0x34b
     198:	86136a13 			; <UNDEFINED> instruction: 0x86136a13
     19c:	20774013 	rsbscs	r4, r7, r3, lsl r0
     1a0:	004c4b21 	subeq	r4, ip, r1, lsr #22
     1a4:	4b010402 	blmi	411b4 <__Stack_Size+0x40db4>
     1a8:	862d4c68 	strthi	r4, [sp], -r8, ror #24
     1ac:	4d3d5b17 	fldmdbxmi	sp!, {d5-d15}	;@ Deprecated
     1b0:	4a00da03 	bmi	369c4 <__Stack_Size+0x365c4>
     1b4:	00211f13 	eoreq	r1, r1, r3, lsl pc
     1b8:	3d010402 	cfstrscc	mvf0, [r1, #-8]
     1bc:	3c630367 	stclcc	3, cr0, [r3], #-412	; 0xfffffe64
     1c0:	033d3d2f 	teqeq	sp, #3008	; 0xbc0
     1c4:	2020789d 	mlacs	r0, sp, r8, r7
     1c8:	592f4b21 	stmdbpl	pc!, {r0, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
     1cc:	206c2d30 	rsbcs	r2, ip, r0, lsr sp
     1d0:	672f4b21 	strvs	r4, [pc, -r1, lsr #22]!
     1d4:	95032d30 	strls	r2, [r3, #-3376]	; 0xd30
     1d8:	85136607 	ldrhi	r6, [r3, #-1543]	; 0x607
     1dc:	32323232 	eorscc	r3, r2, #536870915	; 0x20000003
     1e0:	27083232 	smladxcs	r8, r2, r2, r3
     1e4:	593e5921 	ldmdbpl	lr!, {r0, r5, r8, fp, ip, lr}
     1e8:	593e593e 	ldmdbpl	lr!, {r1, r2, r3, r4, r5, r8, fp, ip, lr}
     1ec:	593e593e 	ldmdbpl	lr!, {r1, r2, r3, r4, r5, r8, fp, ip, lr}
     1f0:	032d5a3e 			; <UNDEFINED> instruction: 0x032d5a3e
     1f4:	20200810 	eorcs	r0, r0, r0, lsl r8
     1f8:	3e213d23 	cdpcc	13, 2, cr3, cr1, cr3, {1}
     1fc:	212f2f2d 			; <UNDEFINED> instruction: 0x212f2f2d
     200:	70032d3e 	andvc	r2, r3, lr, lsr sp
     204:	3d21202e 	stccc	0, cr2, [r1, #-184]!	; 0xffffff48
     208:	b1032d21 	tstlt	r3, r1, lsr #26
     20c:	1e142e78 	mrcne	14, 0, r2, cr4, cr8, {3}
     210:	2f3d3d25 	svccs	0x003d3d25
     214:	3d22211f 	stfccs	f2, [r2, #-124]!	; 0xffffff84
     218:	b3032c3f 	movwlt	r2, #15423	; 0x3c3f
     21c:	21208204 			; <UNDEFINED> instruction: 0x21208204
     220:	312d2f4b 			; <UNDEFINED> instruction: 0x312d2f4b
     224:	5a213f13 	bpl	84fe78 <__Stack_Size+0x84fa78>
     228:	59215b2d 	stmdbpl	r1!, {r0, r2, r3, r5, r8, r9, fp, ip, lr}
     22c:	c5032d21 	strgt	r2, [r3, #-3361]	; 0xd21
     230:	2f20587b 	svccs	0x0020587b
     234:	593e243f 	ldmdbpl	lr!, {r0, r1, r2, r3, r4, r5, sl, sp}
     238:	22211f2f 	eorcs	r1, r1, #47, 30	; 0xbc
     23c:	032c3f3d 			; <UNDEFINED> instruction: 0x032c3f3d
     240:	2e8204b6 	mcrcs	4, 4, r0, cr2, cr6, {5}
     244:	2d215921 	stccs	9, cr5, [r1, #-132]!	; 0xffffff7c
     248:	204a1d03 	subcs	r1, sl, r3, lsl #26
     24c:	b0034b21 	andlt	r4, r3, r1, lsr #22
     250:	4b213c7b 	blmi	84f444 <__Stack_Size+0x84f044>
     254:	22211f2f 	eorcs	r1, r1, #47, 30	; 0xbc
     258:	882c3f3d 	stmdahi	ip!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
     25c:	1f2f4b21 	svcne	0x002f4b21
     260:	3f3d2221 	svccc	0x003d2221
     264:	03ea032c 	mvneq	r0, #44, 6	; 0xb0000000
     268:	21232182 	smlawbcs	r3, r2, r1, r2
     26c:	593e2f1c 	ldmdbpl	lr!, {r2, r3, r4, r8, r9, sl, fp, sp}
     270:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
     274:	032d2159 			; <UNDEFINED> instruction: 0x032d2159
     278:	20827c94 	umullcs	r7, r2, r4, ip
     27c:	1f2f4b21 	svcne	0x002f4b21
     280:	3f3d2221 	svccc	0x003d2221
     284:	9009032c 	andls	r0, r9, ip, lsr #6
     288:	2f4b2120 	svccs	0x004b2120
     28c:	3d22211f 	stfccs	f2, [r2, #-124]!	; 0xffffff84
     290:	81032c3f 	tsthi	r3, pc, lsr ip
     294:	31209004 			; <UNDEFINED> instruction: 0x31209004
     298:	4b2f232b 	blmi	bc8f4c <__Stack_Size+0xbc8b4c>
     29c:	01040200 	mrseq	r0, R12_usr
     2a0:	02005806 	andeq	r5, r0, #393216	; 0x60000
     2a4:	4b060104 	blmi	1806bc <__Stack_Size+0x1802bc>
     2a8:	2e0a033d 	mcrcs	3, 0, r0, cr10, cr13, {1}
     2ac:	232b3120 			; <UNDEFINED> instruction: 0x232b3120
     2b0:	02004b2f 	andeq	r4, r0, #48128	; 0xbc00
     2b4:	58060104 	stmdapl	r6, {r2, r8}
     2b8:	02040200 	andeq	r0, r4, #0, 4
     2bc:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     2c0:	02005803 	andeq	r5, r0, #196608	; 0x30000
     2c4:	21060304 	tstcs	r6, r4, lsl #6
     2c8:	7bf2033d 	blvc	ffc80fc4 <SCS_BASE+0x1fc72fc4>
     2cc:	4b21202e 	blmi	84838c <__Stack_Size+0x847f8c>
     2d0:	22211f2f 	eorcs	r1, r1, #47, 30	; 0xbc
     2d4:	032b403d 			; <UNDEFINED> instruction: 0x032b403d
     2d8:	21209009 			; <UNDEFINED> instruction: 0x21209009
     2dc:	211f2f4b 	tstcs	pc, fp, asr #30
     2e0:	2b403d22 	blcs	100f770 <__Stack_Size+0x100f370>
     2e4:	4b212097 	blmi	848548 <__Stack_Size+0x848148>
     2e8:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
     2ec:	2c3f3d30 	ldccs	13, cr3, [pc], #-192	; 234 <_Minimum_Stack_Size+0x134>
     2f0:	4b2120a5 	blmi	84858c <__Stack_Size+0x84818c>
     2f4:	22211f2f 	eorcs	r1, r1, #47, 30	; 0xbc
     2f8:	972c3f3d 			; <UNDEFINED> instruction: 0x972c3f3d
     2fc:	2f4b2120 	svccs	0x004b2120
     300:	3d22211f 	stfccs	f2, [r2, #-124]!	; 0xffffff84
     304:	20982c3f 	addscs	r2, r8, pc, lsr ip
     308:	1f2f4b21 	svcne	0x002f4b21
     30c:	3f3d2221 	svccc	0x003d2221
     310:	2120972c 			; <UNDEFINED> instruction: 0x2120972c
     314:	211f2f4b 	tstcs	pc, fp, asr #30
     318:	2c3f3d22 	ldccs	13, cr3, [pc], #-136	; 298 <_Minimum_Stack_Size+0x198>
     31c:	4b212097 	blmi	848580 <__Stack_Size+0x848180>
     320:	22211f2f 	eorcs	r1, r1, #47, 30	; 0xbc
     324:	972c3f3d 			; <UNDEFINED> instruction: 0x972c3f3d
     328:	2f4b2120 	svccs	0x004b2120
     32c:	3d22211f 	stfccs	f2, [r2, #-124]!	; 0xffffff84
     330:	20962c3f 	addscs	r2, r6, pc, lsr ip
     334:	1f2f3d21 	svcne	0x002f3d21
     338:	3f3d2221 	svccc	0x003d2221
     33c:	5940872c 	stmdbpl	r0, {r2, r3, r5, r8, r9, sl, pc}^
     340:	2e0b032b 	cdpcs	3, 0, cr0, cr11, cr11, {1}
     344:	2005e203 	andcs	lr, r5, r3, lsl #4
     348:	4d3e3d32 	ldcmi	13, cr3, [lr, #-200]!	; 0xffffff38
     34c:	2f37242f 	svccs	0x0037242f
     350:	31302f2f 	teqcc	r0, pc, lsr #30
     354:	221e227a 	andscs	r2, lr, #-1610612729	; 0xa0000007
     358:	2f2f2b2c 	svccs	0x002f2b2c
     35c:	695b2f31 	ldmdbvs	fp, {r0, r4, r5, r8, r9, sl, fp, sp}^
     360:	68215b59 	stmdavs	r1!, {r0, r3, r4, r6, r8, r9, fp, ip, lr}
     364:	2f1f595a 	svccs	0x001f595a
     368:	21a43d92 			; <UNDEFINED> instruction: 0x21a43d92
     36c:	22160867 	andscs	r0, r6, #6750208	; 0x670000
     370:	13402d4e 	movtne	r2, #3406	; 0xd4e
     374:	2220864b 	eorcs	r8, r0, #78643200	; 0x4b00000
     378:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     37c:	4c4d3e01 	mcrrmi	14, 0, r3, sp, cr1
     380:	ce032d21 	cdpgt	13, 0, cr2, cr3, cr1, {1}
     384:	31205879 			; <UNDEFINED> instruction: 0x31205879
     388:	4c2f231d 	stcmi	3, cr2, [pc], #-116	; 31c <_Minimum_Stack_Size+0x21c>
     38c:	01040200 	mrseq	r0, R12_usr
     390:	02002006 	andeq	r2, r0, #6
     394:	2f060304 	svccs	0x00060304
     398:	03040200 	movweq	r0, #16896	; 0x4200
     39c:	2b23333b 	blcs	8cd090 <__Stack_Size+0x8ccc90>
     3a0:	3c01c603 	stccc	6, cr12, [r1], {3}
     3a4:	6a595922 	bvs	1656834 <__Stack_Size+0x1656434>
     3a8:	5c2d5a59 	stcpl	10, cr5, [sp], #-356	; 0xfffffe9c
     3ac:	593d5921 	ldmdbpl	sp!, {r0, r5, r8, fp, ip, lr}
     3b0:	3d673f59 	stclcc	15, cr3, [r7, #-356]!	; 0xfffffe9c
     3b4:	59593d59 	ldmdbpl	r9, {r0, r3, r4, r6, r8, sl, fp, ip, sp}^
     3b8:	412d683d 			; <UNDEFINED> instruction: 0x412d683d
     3bc:	03040200 	movweq	r0, #16896	; 0x4200
     3c0:	04020032 	streq	r0, [r2], #-50	; 0x32
     3c4:	02003d03 	andeq	r3, r0, #3, 26	; 0xc0
     3c8:	003d0304 	eorseq	r0, sp, r4, lsl #6
     3cc:	3e030402 	cdpcc	4, 0, cr0, cr3, cr2, {0}
     3d0:	03040200 	movweq	r0, #16896	; 0x4200
     3d4:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     3d8:	02005903 	andeq	r5, r0, #49152	; 0xc000
     3dc:	00590304 	subseq	r0, r9, r4, lsl #6
     3e0:	3e030402 	cdpcc	4, 0, cr0, cr3, cr2, {0}
     3e4:	03040200 	movweq	r0, #16896	; 0x4200
     3e8:	04020059 	streq	r0, [r2], #-89	; 0x59
     3ec:	02005903 	andeq	r5, r0, #49152	; 0xc000
     3f0:	003e0304 	eorseq	r0, lr, r4, lsl #6
     3f4:	59030402 	stmdbpl	r3, {r1, sl}
     3f8:	03040200 	movweq	r0, #16896	; 0x4200
     3fc:	04020059 	streq	r0, [r2], #-89	; 0x59
     400:	02003e03 	andeq	r3, r0, #3, 28	; 0x30
     404:	00590304 	subseq	r0, r9, r4, lsl #6
     408:	59030402 	stmdbpl	r3, {r1, sl}
     40c:	03040200 	movweq	r0, #16896	; 0x4200
     410:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     414:	02005903 	andeq	r5, r0, #49152	; 0xc000
     418:	00590304 	subseq	r0, r9, r4, lsl #6
     41c:	3e030402 	cdpcc	4, 0, cr0, cr3, cr2, {0}
     420:	03040200 	movweq	r0, #16896	; 0x4200
     424:	04020059 	streq	r0, [r2], #-89	; 0x59
     428:	02005903 	andeq	r5, r0, #49152	; 0xc000
     42c:	003e0304 	eorseq	r0, lr, r4, lsl #6
     430:	59030402 	stmdbpl	r3, {r1, sl}
     434:	03040200 	movweq	r0, #16896	; 0x4200
     438:	04020059 	streq	r0, [r2], #-89	; 0x59
     43c:	02003e03 	andeq	r3, r0, #3, 28	; 0x30
     440:	003d0304 	eorseq	r0, sp, r4, lsl #6
     444:	3d030402 	cfstrscc	mvf0, [r3, #-8]
     448:	03040200 	movweq	r0, #16896	; 0x4200
     44c:	033c5b03 	teqeq	ip, #3072	; 0xc00
     450:	c2034a27 	andgt	r4, r3, #159744	; 0x27000
     454:	3d20ba00 	vstmdbcc	r0!, {s22-s21}
     458:	4b4b4b59 	blmi	12d31c4 <__Stack_Size+0x12d2dc4>
     45c:	20581603 	subscs	r1, r8, r3, lsl #12
     460:	2f3d3d2f 	svccs	0x003d3d2f
     464:	587fbe03 	ldmdapl	pc!, {r0, r1, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
     468:	3c00c403 	cfstrscc	mvf12, [r0], {3}
     46c:	032c314b 			; <UNDEFINED> instruction: 0x032c314b
     470:	4e9001a3 	fmlmidp	f0, f0, f3
     474:	2f2f3d40 	svccs	0x002f3d40
     478:	31251b2f 			; <UNDEFINED> instruction: 0x31251b2f
     47c:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!	; 0xffffff78
     480:	3d30316a 	ldfccs	f3, [r0, #-424]!	; 0xfffffe58
     484:	034c513e 	movteq	r5, #49470	; 0xc13e
     488:	22747cec 	rsbscs	r7, r4, #236, 24	; 0xec00
     48c:	30303131 	eorscc	r3, r0, r1, lsr r1
     490:	2d3d4b30 	vldmdbcs	sp!, {d4-d27}
     494:	4a02d403 	bmi	b54a8 <__Stack_Size+0xb50a8>
     498:	95032101 	strls	r2, [r3, #-257]	; 0x101
     49c:	6a133c02 	bvs	4cf4ac <__Stack_Size+0x4cf0ac>
     4a0:	07024016 	smladeq	r2, r6, r0, r4
     4a4:	00010100 	andeq	r0, r1, r0, lsl #2
     4a8:	5fc40205 	svcpl	0x00c40205
     4ac:	d2030800 	andle	r0, r3, #0, 16
     4b0:	03320103 	teqeq	r2, #-1073741824	; 0xc0000000
     4b4:	3d3d2e0f 	ldccc	14, cr2, [sp, #-60]!	; 0xffffffc4
     4b8:	4d4b5c59 	stclmi	12, cr5, [fp, #-356]	; 0xfffffe9c
     4bc:	2f232b23 	svccs	0x00232b23
     4c0:	304a1303 	subcc	r1, sl, r3, lsl #6
     4c4:	214b4b32 	cmpcs	fp, r2, lsr fp
     4c8:	2f592f28 	svccs	0x00592f28
     4cc:	2f4b4b4b 	svccs	0x004b4b4b
     4d0:	6e034b4b 	vmlsvs.f64	d4, d3, d11
     4d4:	1103212e 	tstne	r3, lr, lsr #2
     4d8:	5c4b3620 	mcrrpl	6, 2, r3, fp, cr0
     4dc:	4b2f592f 	blmi	bd69a0 <__Stack_Size+0xbd65a0>
     4e0:	5b5b4b4b 	blpl	16d3214 <__Stack_Size+0x16d2e14>
     4e4:	4b595951 	blmi	1656a30 <__Stack_Size+0x1656630>
     4e8:	01e6035b 	mvneq	r0, fp, asr r3
     4ec:	9d034b2e 	vstrls	d4, [r3, #-184]	; 0xffffff48
     4f0:	5c3d2e7e 	ldcpl	14, cr2, [sp], #-504	; 0xfffffe08
     4f4:	5c3d5b3d 	ldcpl	11, cr5, [sp], #-244	; 0xffffff0c
     4f8:	62032f5c 	andvs	r2, r3, #92, 30	; 0x170
     4fc:	0007024a 	andeq	r0, r7, sl, asr #4
     500:	01250101 			; <UNDEFINED> instruction: 0x01250101
     504:	00020000 	andeq	r0, r2, r0
     508:	0000002d 	andeq	r0, r0, sp, lsr #32
     50c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     510:	0101000d 	tsteq	r1, sp
     514:	00000101 	andeq	r0, r0, r1, lsl #2
     518:	00000100 	andeq	r0, r0, r0, lsl #2
     51c:	50504101 	subspl	r4, r0, r1, lsl #2
     520:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     524:	74730000 	ldrbtvc	r0, [r3], #-0
     528:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     52c:	5f783031 	svcpl	0x00783031
     530:	632e7469 			; <UNDEFINED> instruction: 0x632e7469
     534:	00000100 	andeq	r0, r0, r0, lsl #2
     538:	02050000 	andeq	r0, r5, #0
     53c:	08003e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, sp}
     540:	03012303 	movweq	r2, #4867	; 0x1303
     544:	0200200b 	andeq	r2, r0, #11
     548:	03160104 	tsteq	r6, #4, 2
     54c:	0200200b 	andeq	r2, r0, #11
     550:	03160104 	tsteq	r6, #4, 2
     554:	0200200b 	andeq	r2, r0, #11
     558:	03160104 	tsteq	r6, #4, 2
     55c:	0200200b 	andeq	r2, r0, #11
     560:	03160104 	tsteq	r6, #4, 2
     564:	0b03200b 	bleq	c8598 <__Stack_Size+0xc8198>
     568:	200b0320 	andcs	r0, fp, r0, lsr #6
     56c:	13200b03 			; <UNDEFINED> instruction: 0x13200b03
     570:	032e0b03 			; <UNDEFINED> instruction: 0x032e0b03
     574:	0b03200b 	bleq	c85a8 <__Stack_Size+0xc81a8>
     578:	200b0320 	andcs	r0, fp, r0, lsr #6
     57c:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     580:	0b03200b 	bleq	c85b4 <__Stack_Size+0xc81b4>
     584:	200b0320 	andcs	r0, fp, r0, lsr #6
     588:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     58c:	0b03200b 	bleq	c85c0 <__Stack_Size+0xc81c0>
     590:	200b0320 	andcs	r0, fp, r0, lsr #6
     594:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     598:	0b03200b 	bleq	c85cc <__Stack_Size+0xc81cc>
     59c:	200b0320 	andcs	r0, fp, r0, lsr #6
     5a0:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     5a4:	0c03200b 	stceq	0, cr2, [r3], {11}
     5a8:	200c0320 	andcs	r0, ip, r0, lsr #6
     5ac:	03200c03 			; <UNDEFINED> instruction: 0x03200c03
     5b0:	0b03200b 	bleq	c85e4 <__Stack_Size+0xc81e4>
     5b4:	200b0320 	andcs	r0, fp, r0, lsr #6
     5b8:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     5bc:	0c03200c 	stceq	0, cr2, [r3], {12}
     5c0:	200b0320 	andcs	r0, fp, r0, lsr #6
     5c4:	13200b03 			; <UNDEFINED> instruction: 0x13200b03
     5c8:	032e0b03 			; <UNDEFINED> instruction: 0x032e0b03
     5cc:	0b03200b 	bleq	c8600 <__Stack_Size+0xc8200>
     5d0:	200b0320 	andcs	r0, fp, r0, lsr #6
     5d4:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     5d8:	0b03200b 	bleq	c860c <__Stack_Size+0xc820c>
     5dc:	200b0320 	andcs	r0, fp, r0, lsr #6
     5e0:	13200b03 			; <UNDEFINED> instruction: 0x13200b03
     5e4:	032e0b03 			; <UNDEFINED> instruction: 0x032e0b03
     5e8:	0b03200b 	bleq	c861c <__Stack_Size+0xc821c>
     5ec:	200b0320 	andcs	r0, fp, r0, lsr #6
     5f0:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     5f4:	0c03200b 	stceq	0, cr2, [r3], {11}
     5f8:	200c0320 	andcs	r0, ip, r0, lsr #6
     5fc:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     600:	0b03200b 	bleq	c8634 <__Stack_Size+0xc8234>
     604:	200b0320 	andcs	r0, fp, r0, lsr #6
     608:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     60c:	0b03200b 	bleq	c8640 <__Stack_Size+0xc8240>
     610:	200b0320 	andcs	r0, fp, r0, lsr #6
     614:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     618:	0b03200b 	bleq	c864c <__Stack_Size+0xc824c>
     61c:	200b0320 	andcs	r0, fp, r0, lsr #6
     620:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     624:	0102200c 	tsteq	r2, ip
     628:	62010100 	andvs	r0, r1, #0, 2
     62c:	02000000 	andeq	r0, r0, #0
     630:	00002800 	andeq	r2, r0, r0, lsl #16
     634:	fb010200 	blx	40e3e <__Stack_Size+0x40a3e>
     638:	01000d0e 	tsteq	r0, lr, lsl #26
     63c:	00010101 	andeq	r0, r1, r1, lsl #2
     640:	00010000 	andeq	r0, r1, r0
     644:	50410100 	subpl	r0, r1, r0, lsl #2
     648:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     64c:	64000063 	strvs	r0, [r0], #-99	; 0x63
     650:	685f6c78 	ldmdavs	pc, {r3, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     654:	632e6c61 			; <UNDEFINED> instruction: 0x632e6c61
     658:	00000100 	andeq	r0, r0, r0, lsl #2
     65c:	02050000 	andeq	r0, r5, #0
     660:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
     664:	313e2616 	teqcc	lr, r6, lsl r6
     668:	32153216 	andscc	r3, r5, #1610612737	; 0x60000001
     66c:	02003520 	andeq	r3, r0, #32, 10	; 0x8000000
     670:	3c060104 	stfccs	f0, [r6], {4}
     674:	03040200 	movweq	r0, #16896	; 0x4200
     678:	315b2f06 	cmpcc	fp, r6, lsl #30
     67c:	02003520 	andeq	r3, r0, #32, 10	; 0x8000000
     680:	2e060104 	adfcss	f0, f6, f4
     684:	5d4b3006 	stclpl	0, cr3, [fp, #-24]	; 0xffffffe8
     688:	164e1731 			; <UNDEFINED> instruction: 0x164e1731
     68c:	01000202 	tsteq	r0, r2, lsl #4
     690:	00015401 	andeq	r5, r1, r1, lsl #8
     694:	3f000200 	svccc	0x00000200
     698:	02000000 	andeq	r0, r0, #0
     69c:	0d0efb01 	vstreq	d15, [lr, #-4]
     6a0:	01010100 	mrseq	r0, (UNDEF: 17)
     6a4:	00000001 	andeq	r0, r0, r1
     6a8:	01000001 	tsteq	r0, r1
     6ac:	2f505041 	svccs	0x00505041
     6b0:	00637273 	rsbeq	r7, r3, r3, ror r2
     6b4:	2f505041 	svccs	0x00505041
     6b8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     6bc:	6e796400 	cdpvs	4, 7, cr6, cr9, cr0, {0}
     6c0:	78696d61 	stmdavc	r9!, {r0, r5, r6, r8, sl, fp, sp, lr}^
     6c4:	632e6c65 			; <UNDEFINED> instruction: 0x632e6c65
     6c8:	00000100 	andeq	r0, r0, r0, lsl #2
     6cc:	5f6c7864 	svcpl	0x006c7864
     6d0:	2e6c6168 	powcsez	f6, f4, #0.0
     6d4:	00020068 	andeq	r0, r2, r8, rrx
     6d8:	05000000 	streq	r0, [r0, #-0]
     6dc:	003f8402 	eorseq	r8, pc, r2, lsl #8
     6e0:	01130308 	tsteq	r3, r8, lsl #6
     6e4:	5b221e24 	blpl	887f7c <__Stack_Size+0x887b7c>
     6e8:	1385413d 	orrne	r4, r5, #1073741839	; 0x4000000f
     6ec:	1e512532 	mrcne	5, 2, r2, cr1, cr2, {1}
     6f0:	22221e22 	eorcs	r1, r2, #544	; 0x220
     6f4:	50232f3d 	eorpl	r2, r3, sp, lsr pc
     6f8:	211e2235 	tstcs	lr, r5, lsr r2
     6fc:	00206203 	eoreq	r6, r0, r3, lsl #4
     700:	03010402 	movweq	r0, #5122	; 0x1402
     704:	02002e1f 	andeq	r2, r0, #496	; 0x1f0
     708:	594b0304 	stmdbpl	fp, {r2, r8, r9}^
     70c:	50301e22 	eorspl	r1, r0, r2, lsr #28
     710:	3f4c4b31 	svccc	0x004c4b31
     714:	302f402f 	eorcc	r4, pc, pc, lsr #32
     718:	7830221e 	ldmdavc	r0!, {r1, r2, r3, r4, r9, sp}
     71c:	334c5b24 	movtcc	r5, #52004	; 0xcb24
     720:	b23f2f30 	eorslt	r2, pc, #48, 30	; 0xc0
     724:	1f212d3d 	svcne	0x00212d3d
     728:	3d4e222f 	sfmcc	f2, 2, [lr, #-188]	; 0xffffff44
     72c:	312e1903 			; <UNDEFINED> instruction: 0x312e1903
     730:	585e037c 	ldmdapl	lr, {r2, r3, r4, r5, r6, r8, r9}^
     734:	34252f2f 	strtcc	r2, [r5], #-3887	; 0xf2f
     738:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
     73c:	303c7a03 	eorscc	r7, ip, r3, lsl #20
     740:	459e0903 	ldrmi	r0, [lr, #2307]	; 0x903
     744:	140359a5 	strne	r5, [r3], #-2469	; 0x9a5
     748:	2f1f4b82 	svccs	0x001f4b82
     74c:	2d3d4b22 	vldmdbcs	sp!, {d4-d20}
     750:	032f1f21 			; <UNDEFINED> instruction: 0x032f1f21
     754:	1a03206e 	bne	c8914 <__Stack_Size+0xc8514>
     758:	2267913c 	rsbcs	r9, r7, #60, 2
     75c:	22c80c03 	sbccs	r0, r8, #768	; 0x300
     760:	7a304f30 	bvc	c14428 <__Stack_Size+0xc14028>
     764:	6a136914 	bvs	4dabbc <__Stack_Size+0x4da7bc>
     768:	6a136a13 	bvs	4dafbc <__Stack_Size+0x4dabbc>
     76c:	4e136a13 	mrcmi	10, 0, r6, cr3, cr3, {0}
     770:	13691469 	cmnne	r9, #1761607680	; 0x69000000
     774:	3017692f 	andscc	r6, r7, pc, lsr #18
     778:	18311731 	ldmdane	r1!, {r0, r4, r5, r8, r9, sl, ip}
     77c:	0200133f 	andeq	r1, r0, #-67108864	; 0xfc000000
     780:	2e060104 	adfcss	f0, f6, f4
     784:	1e2f3106 	sufnee	f3, f7, f6
     788:	214e2222 	cmpcs	lr, r2, lsr #4
     78c:	01040200 	mrseq	r0, R12_usr
     790:	31062e06 	tstcc	r6, r6, lsl #28
     794:	221c2f30 	andscs	r2, ip, #48, 30	; 0xc0
     798:	5b312222 	blpl	c49028 <__Stack_Size+0xc48c28>
     79c:	00211f13 	eoreq	r1, r1, r3, lsl pc
     7a0:	06010402 	streq	r0, [r1], -r2, lsl #8
     7a4:	23300620 	teqcs	r0, #32, 12	; 0x2000000
     7a8:	211d231e 	tstcs	sp, lr, lsl r3
     7ac:	4e2d2322 	cdpmi	3, 2, cr2, cr13, cr2, {1}
     7b0:	04020021 	streq	r0, [r2], #-33	; 0x21
     7b4:	062e0601 	strteq	r0, [lr], -r1, lsl #12
     7b8:	1c213031 	stcne	0, cr3, [r1], #-196	; 0xffffff3c
     7bc:	03271e24 			; <UNDEFINED> instruction: 0x03271e24
     7c0:	302e7fb5 	strhtcc	r7, [lr], -r5
     7c4:	4a00cc03 	bmi	337d8 <__Stack_Size+0x333d8>
     7c8:	211f134d 	tstcs	pc, sp, asr #6
     7cc:	01040200 	mrseq	r0, R12_usr
     7d0:	33062006 	movwcc	r2, #24582	; 0x6006
     7d4:	207fbc03 	rsbscs	fp, pc, r3, lsl #24
     7d8:	2e00c103 	mvfcss	f4, f3
     7dc:	1c241d24 	stcne	13, cr1, [r4], #-144	; 0xffffff70
     7e0:	2d232321 	stccs	3, cr2, [r3, #-132]!	; 0xffffff7c
     7e4:	01000502 	tsteq	r0, r2, lsl #10
     7e8:	00020601 	andeq	r0, r2, r1, lsl #12
     7ec:	88000200 	stmdahi	r0, {r9}
     7f0:	02000000 	andeq	r0, r0, #0
     7f4:	0d0efb01 	vstreq	d15, [lr, #-4]
     7f8:	01010100 	mrseq	r0, (UNDEF: 17)
     7fc:	00000001 	andeq	r0, r0, r1
     800:	01000001 	tsteq	r0, r1
     804:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     808:	30316632 	eorscc	r6, r1, r2, lsr r6
     80c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     810:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     814:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     818:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     81c:	5f783031 	svcpl	0x00783031
     820:	2f62696c 	svccs	0x0062696c
     824:	00636e69 	rsbeq	r6, r3, r9, ror #28
     828:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     82c:	31663233 	cmncc	r6, r3, lsr r2
     830:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     834:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     838:	0100632e 	tsteq	r0, lr, lsr #6
     83c:	74730000 	ldrbtvc	r0, [r3], #-0
     840:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     844:	5f783031 	svcpl	0x00783031
     848:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     84c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     850:	74730000 	ldrbtvc	r0, [r3], #-0
     854:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     858:	5f783031 	svcpl	0x00783031
     85c:	2e70616d 	rpwcssz	f6, f0, #5.0
     860:	00020068 	andeq	r0, r2, r8, rrx
     864:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     868:	31663233 	cmncc	r6, r3, lsr r2
     86c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     870:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     874:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     878:	00000000 	andeq	r0, r0, r0
     87c:	43000205 	movwmi	r0, #517	; 0x205
     880:	d6030800 	strle	r0, [r3], -r0, lsl #16
     884:	59170100 	ldmdbpl	r7, {r8}
     888:	17740e03 	ldrbne	r0, [r4, -r3, lsl #28]!
     88c:	740e0359 	strvc	r0, [lr], #-857	; 0x359
     890:	0c035917 	stceq	9, cr5, [r3], {23}
     894:	033d1474 	teqeq	sp, #116, 8	; 0x74000000
     898:	0314900b 	tsteq	r4, #11
     89c:	148203f6 	strne	r0, [r2], #1014	; 0x3f6
     8a0:	4a0a032f 	bmi	281564 <__Stack_Size+0x281164>
     8a4:	0b032f14 	bleq	cc4fc <__Stack_Size+0xcc0fc>
     8a8:	0903154a 	stmdbeq	r3, {r1, r3, r6, r8, sl, ip}
     8ac:	660a032e 	strvs	r0, [sl], -lr, lsr #6
     8b0:	2e0a0315 	mcrcs	3, 0, r0, cr10, cr5, {0}
     8b4:	28660e03 	stmdacs	r6!, {r0, r1, r9, sl, fp}^
     8b8:	0333231d 	teqeq	r3, #1946157056	; 0x74000000
     8bc:	3e187412 	cfmvrdlcc	r7, mvd8
     8c0:	03294126 			; <UNDEFINED> instruction: 0x03294126
     8c4:	0f033c10 	svceq	0x00033c10
     8c8:	0c03174a 	stceq	7, cr1, [r3], {74}	; 0x4a
     8cc:	42501566 	subsmi	r1, r0, #427819008	; 0x19800000
     8d0:	4a700342 	bmi	1c015e0 <__Stack_Size+0x1c011e0>
     8d4:	20100334 	andscs	r0, r0, r4, lsr r3
     8d8:	203c0c03 	eorscs	r0, ip, r3, lsl #24
     8dc:	02003124 	andeq	r3, r0, #36, 2
     8e0:	2e060104 	adfcss	f0, f6, f4
     8e4:	20190306 	andscs	r0, r9, r6, lsl #6
     8e8:	74680330 	strbtvc	r0, [r8], #-816	; 0x330
     8ec:	035d332f 	cmpeq	sp, #-1140850688	; 0xbc000000
     8f0:	202e7ab2 	strhtcs	r7, [lr], -r2
     8f4:	25314c27 	ldrcs	r4, [r1, #-3111]!	; 0xc27
     8f8:	4d214b29 	fstmdbxmi	r1!, {d4-d23}	;@ Deprecated
     8fc:	036b2330 	cmneq	fp, #48, 6	; 0xc0000000
     900:	4c244a0c 	stcmi	10, cr4, [r4], #-48	; 0xffffffd0
     904:	4b2a2431 	blmi	a899d0 <__Stack_Size+0xa895d0>
     908:	6b23304d 	blvs	8cca44 <__Stack_Size+0x8cc644>
     90c:	243c0c03 	ldrtcs	r0, [ip], #-3075	; 0xc03
     910:	0336314c 	teqeq	r6, #76, 2
     914:	3f212e78 	svccc	0x00212e78
     918:	31304d4b 	teqcc	r0, fp, asr #26
     91c:	033c0903 	teqeq	ip, #49152	; 0xc000
     920:	23312077 	teqcs	r1, #119	; 0x77
     924:	03313f1d 	teqeq	r1, #29, 30	; 0x74
     928:	6c232e0a 	stcvs	14, cr2, [r3], #-40	; 0xffffffd8
     92c:	20740d03 	rsbscs	r0, r4, r3, lsl #26
     930:	20790327 	rsbscs	r0, r9, r7, lsr #6
     934:	25323027 	ldrcs	r3, [r2, #-39]!	; 0x27
     938:	30314c1b 	eorscc	r4, r1, fp, lsl ip
     93c:	0a033132 	beq	cce0c <__Stack_Size+0xcca0c>
     940:	036c233c 	cmneq	ip, #60, 6	; 0xf0000000
     944:	27204a0d 	strcs	r4, [r0, -sp, lsl #20]!
     948:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     94c:	1c243130 	stfnes	f3, [r4], #-192	; 0xffffff40
     950:	2330224c 	teqcs	r0, #76, 4	; 0xc0000004
     954:	4a0e036b 	bmi	381708 <__Stack_Size+0x381308>
     958:	7a032620 	bvc	ca1e0 <__Stack_Size+0xc9de0>
     95c:	31302620 	teqcc	r0, r0, lsr #12
     960:	3f211b33 	svccc	0x00211b33
     964:	233d1c24 	teqcs	sp, #36, 24	; 0x2400
     968:	036b2330 	cmneq	fp, #48, 6	; 0xc0000000
     96c:	03206614 			; <UNDEFINED> instruction: 0x03206614
     970:	033e200f 	teqeq	lr, #15
     974:	0c032e77 	stceq	14, cr2, [r3], {119}	; 0x77
     978:	2e750320 	cdpcs	3, 7, cr0, cr5, cr0, {1}
     97c:	21200b03 			; <UNDEFINED> instruction: 0x21200b03
     980:	3e1e223d 	mrccc	2, 0, r2, cr14, cr13, {1}
     984:	03207203 			; <UNDEFINED> instruction: 0x03207203
     988:	23372e15 	teqcs	r7, #336	; 0x150
     98c:	3e30231d 	mrccc	3, 1, r2, cr0, cr13, {0}
     990:	03206903 			; <UNDEFINED> instruction: 0x03206903
     994:	3f232017 	svccc	0x00232017
     998:	032e6403 			; <UNDEFINED> instruction: 0x032e6403
     99c:	03302e1c 	teqeq	r0, #28, 28	; 0x1c0
     9a0:	1e032062 	cdpne	0, 0, cr2, cr3, cr2, {3}
     9a4:	033f2320 	teqeq	pc, #32, 6	; 0x80000000
     9a8:	23032e5d 	movwcs	r2, #15965	; 0x3e5d
     9ac:	5b034c20 	blpl	d3a34 <__Stack_Size+0xd3634>
     9b0:	20250320 	eorcs	r0, r5, r0, lsr #6
     9b4:	6b313f23 	blvs	c50648 <__Stack_Size+0xc50248>
     9b8:	20741003 	rsbscs	r1, r4, r3
     9bc:	35314c26 	ldrcc	r4, [r1, #-3110]!	; 0xc26
     9c0:	212e7903 			; <UNDEFINED> instruction: 0x212e7903
     9c4:	304d4b3e 	subcc	r4, sp, lr, lsr fp
     9c8:	225a5b31 	subscs	r5, sl, #50176	; 0xc400
     9cc:	314c3232 	cmpcc	ip, r2, lsr r2
     9d0:	036c2379 	cmneq	ip, #-469762047	; 0xe4000001
     9d4:	09037418 	stmdbeq	r3, {r3, r4, sl, ip, sp, lr}
     9d8:	2e770320 	cdpcs	3, 7, cr0, cr7, cr0, {1}
     9dc:	21200903 			; <UNDEFINED> instruction: 0x21200903
     9e0:	2073033f 	rsbscs	r0, r3, pc, lsr r3
     9e4:	302e0d03 	eorcc	r0, lr, r3, lsl #26
     9e8:	3e3f7631 	mrccc	6, 1, r7, cr15, cr1, {1}
     9ec:	07026b23 	streq	r6, [r2, -r3, lsr #22]
     9f0:	7e010100 	adfvcs	f0, f1, f0
     9f4:	02000001 	andeq	r0, r0, #1
     9f8:	00009900 	andeq	r9, r0, r0, lsl #18
     9fc:	fb010200 	blx	41206 <__Stack_Size+0x40e06>
     a00:	01000d0e 	tsteq	r0, lr, lsl #26
     a04:	00010101 	andeq	r0, r1, r1, lsl #2
     a08:	00010000 	andeq	r0, r1, r0
     a0c:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
     a10:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a14:	5f783031 	svcpl	0x00783031
     a18:	2f62696c 	svccs	0x0062696c
     a1c:	00637273 	rsbeq	r7, r3, r3, ror r2
     a20:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a24:	30316632 	eorscc	r6, r1, r2, lsr r6
     a28:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a2c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     a30:	73000063 	movwvc	r0, #99	; 0x63
     a34:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a38:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a3c:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     a40:	00632e6f 	rsbeq	r2, r3, pc, ror #28
     a44:	73000001 	movwvc	r0, #1
     a48:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a4c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a50:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     a54:	00682e65 	rsbeq	r2, r8, r5, ror #28
     a58:	73000002 	movwvc	r0, #2
     a5c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a60:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a64:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     a68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a6c:	74730000 	ldrbtvc	r0, [r3], #-0
     a70:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a74:	5f783031 	svcpl	0x00783031
     a78:	6f697067 	svcvs	0x00697067
     a7c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a80:	74730000 	ldrbtvc	r0, [r3], #-0
     a84:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a88:	5f783031 	svcpl	0x00783031
     a8c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     a90:	00020068 	andeq	r0, r2, r8, rrx
     a94:	05000000 	streq	r0, [r0, #-0]
     a98:	00478002 	subeq	r8, r7, r2
     a9c:	01330308 	teqeq	r3, r8, lsl #6
     aa0:	2a4bf524 	bcs	12fdf38 <__Stack_Size+0x12fdb38>
     aa4:	4bac1703 	blmi	feb066b8 <SCS_BASE+0x1eaf86b8>
     aa8:	4b2e7003 	blmi	b9cabc <__Stack_Size+0xb9c6bc>
     aac:	4b324b32 	blmi	c9377c <__Stack_Size+0xc9337c>
     ab0:	4b2e0903 	blmi	b82ec4 <__Stack_Size+0xb82ac4>
     ab4:	03425932 	movteq	r5, #10546	; 0x2932
     ab8:	12032e7a 	andne	r2, r3, #1952	; 0x7a0
     abc:	2d4c2182 	stfcse	f2, [ip, #-520]	; 0xfffffdf8
     ac0:	034a0f03 	movteq	r0, #44803	; 0xaf03
     ac4:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     ac8:	200c0320 	andcs	r0, ip, r0, lsr #6
     acc:	74033325 	strvc	r3, [r3], #-805	; 0x325
     ad0:	3e333520 	cfabs64cc	mvdx3, mvdx3
     ad4:	30302222 	eorscc	r2, r0, r2, lsr #4
     ad8:	343d3030 	ldrtcc	r3, [sp], #-48	; 0x30
     adc:	33224d1d 			; <UNDEFINED> instruction: 0x33224d1d
     ae0:	04020022 	streq	r0, [r2], #-34	; 0x22
     ae4:	2e660302 	cdpcs	3, 6, cr0, cr6, cr2, {0}
     ae8:	253c1f03 	ldrcs	r1, [ip, #-3843]!	; 0xf03
     aec:	303e2130 	eorscc	r2, lr, r0, lsr r1
     af0:	3d30302f 	ldccc	0, cr3, [r0, #-188]!	; 0xffffff44
     af4:	224d1d34 	subcs	r1, sp, #52, 26	; 0xd00
     af8:	02002231 	andeq	r2, r0, #268435459	; 0x10000003
     afc:	69030204 	stmdbvs	r3, {r2, r9}
     b00:	3c1b032e 	ldccc	3, cr0, [fp], {46}	; 0x2e
     b04:	142e0d03 	strtne	r0, [lr], #-3331	; 0xd03
     b08:	0d032f3d 	stceq	15, cr2, [r3, #-244]	; 0xffffff0c
     b0c:	0903193c 	stmdbeq	r3, {r2, r3, r4, r5, r8, fp, ip}
     b10:	4a0a032e 	bmi	2817d0 <__Stack_Size+0x2813d0>
     b14:	0c032116 	stfeqs	f2, [r3], {22}
     b18:	0903192e 	stmdbeq	r3, {r1, r2, r3, r5, r8, fp, ip}
     b1c:	4a0a032e 	bmi	2817dc <__Stack_Size+0x2813dc>
     b20:	0d032116 	stfeqs	f2, [r3, #-88]	; 0xffffffa8
     b24:	0e03172e 	cdpeq	7, 0, cr1, cr3, cr14, {1}
     b28:	1103172e 	tstne	r3, lr, lsr #14
     b2c:	3222182e 	eorcc	r1, r2, #3014656	; 0x2e0000
     b30:	162e0e03 	strtne	r0, [lr], -r3, lsl #28
     b34:	192e0e03 	stmdbne	lr!, {r0, r1, r9, sl, fp}
     b38:	22222230 	eorcs	r2, r2, #48, 4
     b3c:	2e100322 	cdpcs	3, 1, cr0, cr0, cr2, {1}
     b40:	305a3019 	subscc	r3, sl, r9, lsl r0
     b44:	16580c03 	ldrbne	r0, [r8], -r3, lsl #24
     b48:	27662703 	strbcs	r2, [r6, -r3, lsl #14]!
     b4c:	22234525 	eorcs	r4, r3, #155189248	; 0x9400000
     b50:	4c2f1f23 	stcmi	15, cr1, [pc], #-140	; acc <__Stack_Size+0x6cc>
     b54:	2e7a0328 	cdpcs	3, 7, cr0, cr10, cr8, {1}
     b58:	20700326 	rsbscs	r0, r0, r6, lsr #6
     b5c:	342e0a03 	strtcc	r0, [lr], #-2563	; 0xa03
     b60:	4d22314b 	stfmis	f3, [r2, #-300]!	; 0xfffffed4
     b64:	19661003 	stmdbne	r6!, {r0, r1, ip}^
     b68:	27827903 	strcs	r7, [r2, r3, lsl #18]
     b6c:	3d301e22 	ldccc	14, cr1, [r0, #-136]!	; 0xffffff78
     b70:	01000502 	tsteq	r0, r2, lsl #10
     b74:	0001ce01 	andeq	ip, r1, r1, lsl #28
     b78:	9a000200 	bls	1380 <__Stack_Size+0xf80>
     b7c:	02000000 	andeq	r0, r0, #0
     b80:	0d0efb01 	vstreq	d15, [lr, #-4]
     b84:	01010100 	mrseq	r0, (UNDEF: 17)
     b88:	00000001 	andeq	r0, r0, r1
     b8c:	01000001 	tsteq	r0, r1
     b90:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b94:	30316632 	eorscc	r6, r1, r2, lsr r6
     b98:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     b9c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     ba0:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     ba4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ba8:	5f783031 	svcpl	0x00783031
     bac:	2f62696c 	svccs	0x0062696c
     bb0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     bb4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     bb8:	31663233 	cmncc	r6, r3, lsr r2
     bbc:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     bc0:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     bc4:	00010063 	andeq	r0, r1, r3, rrx
     bc8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     bcc:	31663233 	cmncc	r6, r3, lsr r2
     bd0:	745f7830 	ldrbvc	r7, [pc], #-2096	; bd8 <__Stack_Size+0x7d8>
     bd4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     bd8:	00020068 	andeq	r0, r2, r8, rrx
     bdc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     be0:	31663233 	cmncc	r6, r3, lsr r2
     be4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; b2c <__Stack_Size+0x72c>
     be8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     bec:	00000200 	andeq	r0, r0, r0, lsl #4
     bf0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     bf4:	30316632 	eorscc	r6, r1, r2, lsr r6
     bf8:	766e5f78 	uqsub16vc	r5, lr, r8
     bfc:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     c00:	00000200 	andeq	r0, r0, r0, lsl #4
     c04:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
     c08:	336d7865 	cmncc	sp, #6619136	; 0x650000
     c0c:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
     c10:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
     c14:	00000200 	andeq	r0, r0, r0, lsl #4
     c18:	02050000 	andeq	r0, r5, #0
     c1c:	080049d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, lr}
     c20:	15012403 	strne	r2, [r1, #-1027]	; 0x403
     c24:	2f4b2d21 	svccs	0x004b2d21
     c28:	0200302f 	andeq	r3, r0, #47	; 0x2f
     c2c:	00220304 	eoreq	r0, r2, r4, lsl #6
     c30:	2c030402 	cfstrscs	mvf0, [r3], {2}
     c34:	03040200 	movweq	r0, #16896	; 0x4200
     c38:	04020022 	streq	r0, [r2], #-34	; 0x22
     c3c:	02001e03 	andeq	r1, r0, #3, 28	; 0x30
     c40:	00220304 	eoreq	r0, r2, r4, lsl #6
     c44:	2c030402 	cfstrscs	mvf0, [r3], {2}
     c48:	4a0b0324 	bmi	2c18e0 <__Stack_Size+0x2c14e0>
     c4c:	211e3e15 	tstcs	lr, r5, lsl lr
     c50:	2321212f 			; <UNDEFINED> instruction: 0x2321212f
     c54:	213d213e 	teqcs	sp, lr, lsr r1
     c58:	17661703 	strbne	r1, [r6, -r3, lsl #14]!
     c5c:	039e0e03 	orrseq	r0, lr, #3, 28	; 0x30
     c60:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     c64:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
     c68:	78032823 	stmdavc	r3, {r0, r1, r5, fp, sp}
     c6c:	3d1c242e 	cfldrscc	mvf2, [ip, #-184]	; 0xffffff48
     c70:	95312c31 	ldrls	r2, [r1, #-3121]!	; 0xc31
     c74:	2b241f2c 	blcs	90892c <__Stack_Size+0x90852c>
     c78:	22212f24 	eorcs	r2, r1, #36, 30	; 0x90
     c7c:	211f2131 	tstcs	pc, r1, lsr r1	; <UNPREDICTABLE>
     c80:	49215049 	stmdbmi	r1!, {r0, r3, r6, ip, lr}
     c84:	149e0e03 	ldrne	r0, [lr], #3587	; 0xe03
     c88:	0321212f 			; <UNDEFINED> instruction: 0x0321212f
     c8c:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     c90:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     c94:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     c98:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     c9c:	03162e0d 	tsteq	r6, #13, 28	; 0xd0
     ca0:	03133c0b 	tsteq	r3, #2816	; 0xb00
     ca4:	2f132e0b 	svccs	0x00132e0b
     ca8:	19580b03 	ldmdbne	r8, {r0, r1, r8, r9, fp}^
     cac:	6609034c 	strvs	r0, [r9], -ip, asr #6
     cb0:	16660a03 	strbtne	r0, [r6], -r3, lsl #20
     cb4:	16660b03 	strbtne	r0, [r6], -r3, lsl #22
     cb8:	13ba0c03 			; <UNDEFINED> instruction: 0x13ba0c03
     cbc:	660b032f 	strvs	r0, [fp], -pc, lsr #6
     cc0:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
     cc4:	660b0366 	strvs	r0, [fp], -r6, ror #6
     cc8:	10032f13 	andne	r2, r3, r3, lsl pc
     ccc:	0b03174a 	bleq	c69fc <__Stack_Size+0xc65fc>
     cd0:	0b03139e 	bleq	c5b50 <__Stack_Size+0xc5750>
     cd4:	12031382 	andne	r1, r3, #134217730	; 0x8000002
     cd8:	221e2782 	andscs	r2, lr, #34078720	; 0x2080000
     cdc:	74130332 	ldrvc	r0, [r3], #-818	; 0x332
     ce0:	40225a19 	eormi	r5, r2, r9, lsl sl
     ce4:	03741a03 	cmneq	r4, #12288	; 0x3000
     ce8:	77030109 	strvc	r0, [r3, -r9, lsl #2]
     cec:	20090320 	andcs	r0, r9, r0, lsr #6
     cf0:	3f1e314b 	svccc	0x001e314b
     cf4:	26702d25 	ldrbtcs	r2, [r0], -r5, lsr #26
     cf8:	3d221e23 	stccc	14, cr1, [r2, #-140]!	; 0xffffff74
     cfc:	24207803 	strtcs	r7, [r0], #-2051	; 0x803
     d00:	66110324 	ldrvs	r0, [r1], -r4, lsr #6
     d04:	1c010c03 	stcne	12, cr0, [r1], {3}
     d08:	0b033030 	bleq	ccdd0 <__Stack_Size+0xcc9d0>
     d0c:	740f032e 	strvc	r0, [pc], #-814	; d14 <__Stack_Size+0x914>
     d10:	1e010903 	cdpne	9, 0, cr0, cr1, cr3, {0}
     d14:	900f0330 	andls	r0, pc, r0, lsr r3	; <UNPREDICTABLE>
     d18:	1e010903 	cdpne	9, 0, cr0, cr1, cr3, {0}
     d1c:	90150330 	andsls	r0, r5, r0, lsr r3
     d20:	1c010c03 	stcne	12, cr0, [r1], {3}
     d24:	0b033030 	bleq	ccdec <__Stack_Size+0xcc9ec>
     d28:	7411032e 	ldrvc	r0, [r1], #-814	; 0x32e
     d2c:	30223f19 	eorcc	r3, r2, r9, lsl pc
     d30:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
     d34:	3340223d 	movtcc	r2, #573	; 0x23d
     d38:	4a0f0323 	bmi	3c19cc <__Stack_Size+0x3c15cc>
     d3c:	30200903 	eorcc	r0, r0, r3, lsl #18
     d40:	04022332 	streq	r2, [r2], #-818	; 0x332
     d44:	e7010100 	str	r0, [r1, -r0, lsl #2]
     d48:	02000000 	andeq	r0, r0, #0
     d4c:	00009800 	andeq	r9, r0, r0, lsl #16
     d50:	fb010200 	blx	4155a <__Stack_Size+0x4115a>
     d54:	01000d0e 	tsteq	r0, lr, lsl #26
     d58:	00010101 	andeq	r0, r1, r1, lsl #2
     d5c:	00010000 	andeq	r0, r1, r0
     d60:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
     d64:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     d68:	5f783031 	svcpl	0x00783031
     d6c:	2f62696c 	svccs	0x0062696c
     d70:	00637273 	rsbeq	r7, r3, r3, ror r2
     d74:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d78:	30316632 	eorscc	r6, r1, r2, lsr r6
     d7c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d80:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     d84:	73000063 	movwvc	r0, #99	; 0x63
     d88:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     d8c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d90:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     d94:	0100632e 	tsteq	r0, lr, lsr #6
     d98:	74730000 	ldrbtvc	r0, [r3], #-0
     d9c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     da0:	5f783031 	svcpl	0x00783031
     da4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     da8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     dac:	74730000 	ldrbtvc	r0, [r3], #-0
     db0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     db4:	5f783031 	svcpl	0x00783031
     db8:	2e70616d 	rpwcssz	f6, f0, #5.0
     dbc:	00020068 	andeq	r0, r2, r8, rrx
     dc0:	726f6300 	rsbvc	r6, pc, #0, 6
     dc4:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
     dc8:	616d5f33 	cmnvs	sp, r3, lsr pc
     dcc:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
     dd0:	00020068 	andeq	r0, r2, r8, rrx
     dd4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     dd8:	31663233 	cmncc	r6, r3, lsr r2
     ddc:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
     de0:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
     de4:	00000200 	andeq	r0, r0, r0, lsl #4
     de8:	02050000 	andeq	r0, r5, #0
     dec:	08004cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, lr}
     df0:	0100c303 	tsteq	r0, r3, lsl #6
     df4:	032d5a21 			; <UNDEFINED> instruction: 0x032d5a21
     df8:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
     dfc:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
     e00:	31186615 	tstcc	r8, r5, lsl r6
     e04:	0c032331 	stceq	3, cr2, [r3], {49}	; 0x31
     e08:	14031658 	strne	r1, [r3], #-1624	; 0x658
     e0c:	0f031a66 	svceq	0x00031a66
     e10:	20710320 	rsbscs	r0, r1, r0, lsr #6
     e14:	23313123 	teqcs	r1, #-1073741816	; 0xc0000008
     e18:	0333235b 	teqeq	r3, #1811939329	; 0x6c000001
     e1c:	5b14660c 	blpl	51a654 <__Stack_Size+0x51a254>
     e20:	0f035b4d 	svceq	0x00035b4d
     e24:	0b031866 	bleq	c6fc4 <__Stack_Size+0xc6bc4>
     e28:	740d033c 	strvc	r0, [sp], #-828	; 0x33c
     e2c:	00080216 	andeq	r0, r8, r6, lsl r2
     e30:	019c0101 	orrseq	r0, ip, r1, lsl #2
     e34:	00020000 	andeq	r0, r2, r0
     e38:	00000084 	andeq	r0, r0, r4, lsl #1
     e3c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     e40:	0101000d 	tsteq	r1, sp
     e44:	00000101 	andeq	r0, r0, r1, lsl #2
     e48:	00000100 	andeq	r0, r0, r0, lsl #2
     e4c:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     e50:	31663233 	cmncc	r6, r3, lsr r2
     e54:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     e58:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
     e5c:	73006372 	movwvc	r6, #882	; 0x372
     e60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     e64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e68:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     e6c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     e70:	74730000 	ldrbtvc	r0, [r3], #-0
     e74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     e78:	5f783031 	svcpl	0x00783031
     e7c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     e80:	00010063 	andeq	r0, r1, r3, rrx
     e84:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     e88:	31663233 	cmncc	r6, r3, lsr r2
     e8c:	745f7830 	ldrbvc	r7, [pc], #-2096	; e94 <__Stack_Size+0xa94>
     e90:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     e94:	00020068 	andeq	r0, r2, r8, rrx
     e98:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     e9c:	31663233 	cmncc	r6, r3, lsr r2
     ea0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; de8 <__Stack_Size+0x9e8>
     ea4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     ea8:	00000200 	andeq	r0, r0, r0, lsl #4
     eac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     eb0:	30316632 	eorscc	r6, r1, r2, lsr r6
     eb4:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     eb8:	00682e63 	rsbeq	r2, r8, r3, ror #28
     ebc:	00000002 	andeq	r0, r0, r2
     ec0:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
     ec4:	0308004d 	movweq	r0, #32845	; 0x804d
     ec8:	140100fc 	strne	r0, [r1], #-252	; 0xfc
     ecc:	4d694d5b 	stclmi	13, cr4, [r9, #-364]!	; 0xfffffe94
     ed0:	7412034d 	ldrvc	r0, [r2], #-845	; 0x34d
     ed4:	7a032618 	bvc	ca73c <__Stack_Size+0xca33c>
     ed8:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
     edc:	8235034f 	eorshi	r0, r5, #1006632961	; 0x3c000001
     ee0:	31313118 	teqcc	r1, r8, lsl r1
     ee4:	164a0e03 	strbne	r0, [sl], -r3, lsl #28
     ee8:	19661503 	stmdbne	r6!, {r0, r1, r8, sl, ip}^
     eec:	03233f31 			; <UNDEFINED> instruction: 0x03233f31
     ef0:	03164a0d 	tsteq	r6, #53248	; 0xd000
     ef4:	3118660f 	tstcc	r8, pc, lsl #12
     ef8:	0f032331 	svceq	0x00032331
     efc:	032f1358 			; <UNDEFINED> instruction: 0x032f1358
     f00:	31186615 	tstcc	r8, r5, lsl r6
     f04:	12032331 	andne	r2, r3, #-1006632960	; 0xc4000000
     f08:	31311858 	teqcc	r1, r8, asr r8
     f0c:	58120323 	ldmdapl	r2, {r0, r1, r5, r8, r9}
     f10:	31313118 	teqcc	r1, r8, lsl r1
     f14:	284a1403 	stmdacs	sl, {r0, r1, sl, ip}^
     f18:	0333231d 	teqeq	r3, #1946157056	; 0x74000000
     f1c:	03167412 	tsteq	r6, #301989888	; 0x12000000
     f20:	31186611 	tstcc	r8, r1, lsl r6
     f24:	10032331 	andne	r2, r3, r1, lsr r3
     f28:	03341858 	teqeq	r4, #88, 16	; 0x580000
     f2c:	2323207a 			; <UNDEFINED> instruction: 0x2323207a
     f30:	0324214e 			; <UNDEFINED> instruction: 0x0324214e
     f34:	03165812 	tsteq	r6, #1179648	; 0x120000
     f38:	03176612 	tsteq	r7, #18874368	; 0x1200000
     f3c:	0316820e 	tsteq	r6, #-536870912	; 0xe0000000
     f40:	1c16660c 	ldcne	6, cr6, [r6], {12}
     f44:	33513e24 	cmpcc	r1, #36, 28	; 0x240
     f48:	1c321e23 	ldcne	14, cr1, [r2], #-140	; 0xffffff74
     f4c:	323f2732 	eorscc	r2, pc, #13107200	; 0xc80000
     f50:	223c0c03 	eorscs	r0, ip, #768	; 0x300
     f54:	214d321f 	cmpcs	sp, pc, lsl r2
     f58:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
     f5c:	312f213f 			; <UNDEFINED> instruction: 0x312f213f
     f60:	27c81603 	strbcs	r1, [r8, r3, lsl #12]
     f64:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
     f68:	1e277416 	mcrne	4, 1, r7, cr7, cr6, {0}
     f6c:	17033222 	strne	r3, [r3, -r2, lsr #4]
     f70:	221e2774 	andscs	r2, lr, #116, 14	; 0x1d00000
     f74:	74150332 	ldrvc	r0, [r5], #-818	; 0x332
     f78:	32221e27 	eorcc	r1, r2, #624	; 0x270
     f7c:	27741603 	ldrbcs	r1, [r4, -r3, lsl #12]!
     f80:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
     f84:	0316740d 	tsteq	r6, #218103808	; 0xd000000
     f88:	0316660c 	tsteq	r6, #12, 12	; 0xc00000
     f8c:	03176611 	tsteq	r7, #17825792	; 0x1100000
     f90:	09036617 	stmdbeq	r3, {r0, r1, r2, r4, r9, sl, sp, lr}
     f94:	303e2201 	eorscc	r2, lr, r1, lsl #4
     f98:	03263222 			; <UNDEFINED> instruction: 0x03263222
     f9c:	c3034a0b 	movwgt	r4, #14859	; 0x3a0b
     fa0:	00216679 	eoreq	r6, r1, r9, ror r6
     fa4:	35020402 	strcc	r0, [r2, #-1026]	; 0x402
     fa8:	02040200 	andeq	r0, r4, #0, 4
     fac:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     fb0:	02003d02 	andeq	r3, r0, #2, 26	; 0x80
     fb4:	20060104 	andcs	r0, r6, r4, lsl #2
     fb8:	0a034d06 	beq	d43d8 <__Stack_Size+0xd3fd8>
     fbc:	06b3033c 			; <UNDEFINED> instruction: 0x06b3033c
     fc0:	12031466 	andne	r1, r3, #1711276032	; 0x66000000
     fc4:	0b031990 	bleq	c760c <__Stack_Size+0xc720c>
     fc8:	7411033c 	ldrvc	r0, [r1], #-828	; 0x33c
     fcc:	00060218 	andeq	r0, r6, r8, lsl r2
     fd0:	00b10101 	adcseq	r0, r1, r1, lsl #2
     fd4:	00020000 	andeq	r0, r2, r0
     fd8:	00000075 	andeq	r0, r0, r5, ror r0
     fdc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     fe0:	0101000d 	tsteq	r1, sp
     fe4:	00000101 	andeq	r0, r0, r1, lsl #2
     fe8:	00000100 	andeq	r0, r0, r0, lsl #2
     fec:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     ff0:	31663233 	cmncc	r6, r3, lsr r2
     ff4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     ff8:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
     ffc:	73006372 	movwvc	r6, #882	; 0x372
    1000:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1004:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1008:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    100c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1010:	74730000 	ldrbtvc	r0, [r3], #-0
    1014:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1018:	5f783031 	svcpl	0x00783031
    101c:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
    1020:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    1024:	00010063 	andeq	r0, r1, r3, rrx
    1028:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    102c:	31663233 	cmncc	r6, r3, lsr r2
    1030:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1038 <__Stack_Size+0xc38>
    1034:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1038:	00020068 	andeq	r0, r2, r8, rrx
    103c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1040:	31663233 	cmncc	r6, r3, lsr r2
    1044:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; f8c <__Stack_Size+0xb8c>
    1048:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    104c:	00000200 	andeq	r0, r0, r0, lsl #4
    1050:	02050000 	andeq	r0, r5, #0
    1054:	080050f0 	stmdaeq	r0, {r4, r5, r6, r7, ip, lr}
    1058:	24012b03 	strcs	r2, [r1], #-2819	; 0xb03
    105c:	0d034e22 	stceq	14, cr4, [r3, #-136]	; 0xffffff78
    1060:	0f031666 	svceq	0x00031666
    1064:	4c3e1666 	ldcmi	6, cr1, [lr], #-408	; 0xfffffe68
    1068:	0d035c30 	stceq	12, cr5, [r3, #-192]	; 0xffffff40
    106c:	221e2666 	andscs	r2, lr, #106954752	; 0x6600000
    1070:	660c0340 	strvs	r0, [ip], -r0, asr #6
    1074:	0e032f13 	mcreq	15, 0, r2, cr3, cr3, {0}
    1078:	010a034a 	tsteq	sl, sl, asr #6
    107c:	0323323e 			; <UNDEFINED> instruction: 0x0323323e
    1080:	06022e09 	streq	r2, [r2], -r9, lsl #28
    1084:	d7010100 	strle	r0, [r1, -r0, lsl #2]
    1088:	02000004 	andeq	r0, r0, #4
    108c:	00009700 	andeq	r9, r0, r0, lsl #14
    1090:	fb010200 	blx	4189a <__Stack_Size+0x4149a>
    1094:	01000d0e 	tsteq	r0, lr, lsl #26
    1098:	00010101 	andeq	r0, r1, r1, lsl #2
    109c:	00010000 	andeq	r0, r1, r0
    10a0:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    10a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10a8:	5f783031 	svcpl	0x00783031
    10ac:	2f62696c 	svccs	0x0062696c
    10b0:	00637273 	rsbeq	r7, r3, r3, ror r2
    10b4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10b8:	30316632 	eorscc	r6, r1, r2, lsr r6
    10bc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    10c0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    10c4:	73000063 	movwvc	r0, #99	; 0x63
    10c8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10d0:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    10d4:	0100632e 	tsteq	r0, lr, lsr #6
    10d8:	74730000 	ldrbtvc	r0, [r3], #-0
    10dc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10e0:	5f783031 	svcpl	0x00783031
    10e4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    10e8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10ec:	74730000 	ldrbtvc	r0, [r3], #-0
    10f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10f4:	5f783031 	svcpl	0x00783031
    10f8:	2e70616d 	rpwcssz	f6, f0, #5.0
    10fc:	00020068 	andeq	r0, r2, r8, rrx
    1100:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1104:	31663233 	cmncc	r6, r3, lsr r2
    1108:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1110 <__Stack_Size+0xd10>
    110c:	682e6d69 	stmdavs	lr!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}
    1110:	00000200 	andeq	r0, r0, r0, lsl #4
    1114:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1118:	30316632 	eorscc	r6, r1, r2, lsr r6
    111c:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1120:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1124:	00000002 	andeq	r0, r0, r2
    1128:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
    112c:	03080051 	movweq	r0, #32849	; 0x8051
    1130:	240117ee 	strcs	r1, [r1], #-2030	; 0x7ee
    1134:	211f2168 	tstcs	pc, r8, ror #2
    1138:	5c2b4023 	stcpl	0, cr4, [fp], #-140	; 0xffffff74
    113c:	1b032123 	blne	c95d0 <__Stack_Size+0xc91d0>
    1140:	2168242e 	cmncs	r8, lr, lsr #8
    1144:	33242a24 			; <UNDEFINED> instruction: 0x33242a24
    1148:	242a3263 	strtcs	r3, [sl], #-611	; 0x263
    114c:	d5032123 	strle	r2, [r3, #-291]	; 0x123
    1150:	ec242e68 	stc	14, cr2, [r4], #-416	; 0xfffffe60
    1154:	2e77034b 	cdpcs	3, 7, cr0, cr7, cr11, {2}
    1158:	03591508 	cmpeq	r9, #8, 10	; 0x2000000
    115c:	034b3c09 	movteq	r3, #48137	; 0xbc09
    1160:	61032e1f 	tstvs	r3, pc, lsl lr
    1164:	324b322e 	subcc	r3, fp, #-536870910	; 0xe0000002
    1168:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    116c:	4259324b 	subsmi	r3, r9, #-1342177276	; 0xb0000004
    1170:	032e7a03 			; <UNDEFINED> instruction: 0x032e7a03
    1174:	59199015 	ldmdbpl	r9, {r0, r2, r4, ip, pc}
    1178:	30313177 	eorscc	r3, r1, r7, ror r1
    117c:	01040200 	mrseq	r0, R12_usr
    1180:	4d063c06 	stcmi	12, cr3, [r6, #-24]	; 0xffffffe8
    1184:	03581103 	cmpeq	r8, #-1073741824	; 0xc0000000
    1188:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    118c:	200a0320 	andcs	r0, sl, r0, lsr #6
    1190:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    1194:	3f2b501d 	svccc	0x002b501d
    1198:	032e0903 			; <UNDEFINED> instruction: 0x032e0903
    119c:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    11a0:	251b2220 	ldrcs	r2, [fp, #-544]	; 0x220
    11a4:	03206903 			; <UNDEFINED> instruction: 0x03206903
    11a8:	00252012 	eoreq	r2, r5, r2, lsl r0
    11ac:	06010402 	streq	r0, [r1], -r2, lsl #8
    11b0:	15030620 	strne	r0, [r3, #-1568]	; 0x620
    11b4:	2e76034a 	cdpcs	3, 7, cr0, cr6, cr10, {2}
    11b8:	1d26311d 	stfnes	f3, [r6, #-116]!	; 0xffffff8c
    11bc:	0a031c35 	beq	c8298 <__Stack_Size+0xc7e98>
    11c0:	2323314a 			; <UNDEFINED> instruction: 0x2323314a
    11c4:	03581003 	cmpeq	r8, #3
    11c8:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    11cc:	200a0320 	andcs	r0, sl, r0, lsr #6
    11d0:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    11d4:	2b314d1d 	blcs	c54650 <__Stack_Size+0xc54250>
    11d8:	231d2323 	tstcs	sp, #-1946157056	; 0x8c000000
    11dc:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    11e0:	31201203 			; <UNDEFINED> instruction: 0x31201203
    11e4:	0022231d 	eoreq	r2, r2, sp, lsl r3
    11e8:	06010402 	streq	r0, [r1], -r2, lsl #8
    11ec:	3152063c 	cmpcc	r2, ip, lsr r6
    11f0:	3f31231d 	svccc	0x0031231d
    11f4:	79033f40 	stmdbvc	r3, {r6, r8, r9, sl, fp, ip, sp}
    11f8:	4e312720 	cdpmi	7, 3, cr2, cr1, cr0, {1}
    11fc:	10032323 	andne	r2, r3, r3, lsr #6
    1200:	010a034a 	tsteq	sl, sl, asr #6
    1204:	03207603 			; <UNDEFINED> instruction: 0x03207603
    1208:	235b200a 	cmpcs	fp, #10
    120c:	501d2623 	andspl	r2, sp, r3, lsr #12
    1210:	1d23232b 	stcne	3, cr2, [r3, #-172]!	; 0xffffff54
    1214:	6e033123 	adfvssp	f3, f3, f3
    1218:	20120320 	andscs	r0, r2, r0, lsr #6
    121c:	22231d31 	eorcs	r1, r3, #3136	; 0xc40
    1220:	01040200 	mrseq	r0, R12_usr
    1224:	52063c06 	andpl	r3, r6, #1536	; 0x600
    1228:	200a0331 	andcs	r0, sl, r1, lsr r3
    122c:	232e7303 			; <UNDEFINED> instruction: 0x232e7303
    1230:	03233531 			; <UNDEFINED> instruction: 0x03233531
    1234:	0a032076 	beq	c9414 <__Stack_Size+0xc9014>
    1238:	2e790320 	cdpcs	3, 7, cr0, cr9, cr0, {1}
    123c:	03200a03 			; <UNDEFINED> instruction: 0x03200a03
    1240:	0a032076 	beq	c9420 <__Stack_Size+0xc9020>
    1244:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    1248:	24200a03 	strtcs	r0, [r0], #-2563	; 0xa03
    124c:	10032323 	andne	r2, r3, r3, lsr #6
    1250:	010a034a 	tsteq	sl, sl, asr #6
    1254:	03207603 			; <UNDEFINED> instruction: 0x03207603
    1258:	235b200a 	cmpcs	fp, #10
    125c:	501d2623 	andspl	r2, sp, r3, lsr #12
    1260:	1d23312b 	stfnes	f3, [r3, #-172]!	; 0xffffff54
    1264:	6e033123 	adfvssp	f3, f3, f3
    1268:	20120320 	andscs	r0, r2, r0, lsr #6
    126c:	20740331 	rsbscs	r0, r4, r1, lsr r3
    1270:	30200c03 	eorcc	r0, r0, r3, lsl #24
    1274:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
    1278:	2e060104 	adfcss	f0, f6, f4
    127c:	311d5206 	tstcc	sp, r6, lsl #4
    1280:	03232340 			; <UNDEFINED> instruction: 0x03232340
    1284:	034a0198 	movteq	r0, #41368	; 0xa198
    1288:	1003010d 	andne	r0, r3, sp, lsl #2
    128c:	3d141208 	lfmcc	f1, 4, [r4, #-32]	; 0xffffffe0
    1290:	0321212f 			; <UNDEFINED> instruction: 0x0321212f
    1294:	2f142e0c 	svccs	0x00142e0c
    1298:	21212121 			; <UNDEFINED> instruction: 0x21212121
    129c:	0c032121 	stfeqs	f2, [r3], {33}	; 0x21
    12a0:	1e22142e 	cdpne	4, 2, cr1, cr2, cr14, {1}
    12a4:	21212121 			; <UNDEFINED> instruction: 0x21212121
    12a8:	142e0c03 	strtne	r0, [lr], #-3075	; 0xc03
    12ac:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
    12b0:	0d032121 	stfeqs	f2, [r3, #-132]	; 0xffffff7c
    12b4:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    12b8:	660e034f 	strvs	r0, [lr], -pc, asr #6
    12bc:	6b232b1a 	blvs	8cbf2c <__Stack_Size+0x8cbb2c>
    12c0:	03581903 	cmpeq	r8, #49152	; 0xc000
    12c4:	232b010a 			; <UNDEFINED> instruction: 0x232b010a
    12c8:	4a140333 	bmi	501f9c <__Stack_Size+0x501b9c>
    12cc:	2e180319 	mrccs	3, 0, r0, cr8, cr9, {0}
    12d0:	4a160319 	bmi	581f3c <__Stack_Size+0x581b3c>
    12d4:	2b010a03 	blcs	43ae8 <__Stack_Size+0x436e8>
    12d8:	0d033323 	stceq	3, cr3, [r3, #-140]	; 0xffffff74
    12dc:	1103174a 	tstne	r3, sl, asr #14
    12e0:	02920374 	addseq	r0, r2, #116, 6	; 0xd0000001
    12e4:	234d2301 	movtcs	r2, #54017	; 0xd301
    12e8:	207dee03 	rsbscs	lr, sp, r3, lsl #28
    12ec:	20661703 	rsbcs	r1, r6, r3, lsl #14
    12f0:	20780328 	rsbscs	r0, r8, r8, lsr #6
    12f4:	2c2e0a03 	stccs	10, cr0, [lr], #-12
    12f8:	e4034022 	str	r4, [r3], #-34	; 0x22
    12fc:	4d232e01 	stcmi	14, cr2, [r3, #-4]!
    1300:	7e9a0323 	cdpvc	3, 9, cr0, cr10, cr3, {1}
    1304:	00ef0320 	rsceq	r0, pc, r0, lsr #6
    1308:	20090366 	andcs	r0, r9, r6, ror #6
    130c:	03233f3f 			; <UNDEFINED> instruction: 0x03233f3f
    1310:	202e7f98 	mlacs	lr, r8, pc, r7	; <UNPREDICTABLE>
    1314:	31200a03 			; <UNDEFINED> instruction: 0x31200a03
    1318:	03314b28 	teqeq	r1, #40, 22	; 0xa000
    131c:	28202e19 	stmdacs	r0!, {r0, r3, r4, r9, sl, fp, sp}
    1320:	663d0331 			; <UNDEFINED> instruction: 0x663d0331
    1324:	13032318 	movwne	r2, #13080	; 0x3318
    1328:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    132c:	2e160323 	cdpcs	3, 1, cr0, cr6, cr3, {1}
    1330:	234d231a 	movtcs	r2, #54042	; 0xd31a
    1334:	032e1d03 			; <UNDEFINED> instruction: 0x032e1d03
    1338:	2323200c 			; <UNDEFINED> instruction: 0x2323200c
    133c:	2e790327 	cdpcs	3, 7, cr0, cr9, cr7, {1}
    1340:	78033227 	stmdavc	r3, {r0, r1, r2, r5, r9, ip, sp}
    1344:	242a322e 	strtcs	r3, [sl], #-558	; 0x22e
    1348:	0332251c 	teqeq	r2, #28, 10	; 0x7000000
    134c:	32242e78 	eorcc	r2, r4, #120, 28	; 0x780
    1350:	03232323 			; <UNDEFINED> instruction: 0x03232323
    1354:	23192e12 	tstcs	r9, #288	; 0x120
    1358:	1203234d 	andne	r2, r3, #872415233	; 0x34000001
    135c:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    1360:	2e12033f 	mrccs	3, 0, r0, cr2, cr15, {1}
    1364:	234d2319 	movtcs	r2, #54041	; 0xd319
    1368:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    136c:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    1370:	1d1a2e0e 	ldcne	14, cr2, [sl, #-56]	; 0xffffffc8
    1374:	0e034f23 	cdpeq	15, 0, cr4, cr3, cr3, {1}
    1378:	231d1a66 	tstcs	sp, #417792	; 0x66000
    137c:	660f034f 	strvs	r0, [pc], -pc, asr #6
    1380:	4f231d1a 	svcmi	0x00231d1a
    1384:	1a660f03 	bne	1984f98 <__Stack_Size+0x1984b98>
    1388:	034f231d 	movteq	r2, #62237	; 0xf31d
    138c:	23196612 	tstcs	r9, #18874368	; 0x1200000
    1390:	1103234d 	tstne	r3, sp, asr #6
    1394:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    1398:	2e11033f 	mrccs	3, 0, r0, cr1, cr15, {1}
    139c:	234d2319 	movtcs	r2, #54041	; 0xd319
    13a0:	192e1103 	stmdbne	lr!, {r0, r1, r8, ip}
    13a4:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    13a8:	231a2e10 	tstcs	sl, #16, 28	; 0x100
    13ac:	1003234d 	andne	r2, r3, sp, asr #6
    13b0:	4d231a2e 	vstmdbmi	r3!, {s2-s47}
    13b4:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    13b8:	234d231a 	movtcs	r2, #54042	; 0xd31a
    13bc:	1a2e1003 	bne	b853d0 <__Stack_Size+0xb84fd0>
    13c0:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    13c4:	23192e10 	tstcs	r9, #16, 28	; 0x100
    13c8:	1003234d 	andne	r2, r3, sp, asr #6
    13cc:	3123192e 			; <UNDEFINED> instruction: 0x3123192e
    13d0:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    13d4:	234d2319 	movtcs	r2, #54041	; 0xd319
    13d8:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    13dc:	033f3123 	teqeq	pc, #-1073741816	; 0xc0000008
    13e0:	23192e10 	tstcs	r9, #16, 28	; 0x100
    13e4:	0f03234b 	svceq	0x0003234b
    13e8:	4b23192e 	blmi	8c78a8 <__Stack_Size+0x8c74a8>
    13ec:	2e100323 	cdpcs	3, 1, cr0, cr0, cr3, {1}
    13f0:	3f4b2319 	svccc	0x004b2319
    13f4:	192e0f03 	stmdbne	lr!, {r0, r1, r8, r9, sl, fp}
    13f8:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    13fc:	23192e10 	tstcs	r9, #16, 28	; 0x100
    1400:	0f033f4b 	svceq	0x00033f4b
    1404:	4b23192e 	blmi	8c78c4 <__Stack_Size+0x8c74c4>
    1408:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    140c:	3f4b2319 	svccc	0x004b2319
    1410:	192e1403 	stmdbne	lr!, {r0, r1, sl, ip}
    1414:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1418:	66120369 	ldrvs	r0, [r2], -r9, ror #6
    141c:	20790319 	rsbscs	r0, r9, r9, lsl r3
    1420:	1e036927 	cdpne	9, 0, cr6, cr3, cr7, {1}
    1424:	79031966 	stmdbvc	r3, {r1, r2, r5, r6, r8, fp, ip}
    1428:	4d682720 	stclmi	7, cr2, [r8, #-128]!	; 0xffffff80
    142c:	1d693469 	cfstrdne	mvd3, [r9, #-420]!	; 0xfffffe5c
    1430:	580e0331 	stmdapl	lr, {r0, r4, r5, r8, r9}
    1434:	4f231d1a 	svcmi	0x00231d1a
    1438:	1a661003 	bne	198544c <__Stack_Size+0x198504c>
    143c:	034f231d 	movteq	r2, #62237	; 0xf31d
    1440:	1d1a660e 	ldcne	6, cr6, [sl, #-56]	; 0xffffffc8
    1444:	10034f23 	andne	r4, r3, r3, lsr #30
    1448:	03691866 	cmneq	r9, #6684672	; 0x660000
    144c:	69195818 	ldmdbvs	r9, {r3, r4, fp, ip, lr}
    1450:	18581203 	ldmdane	r8, {r0, r1, r9, ip}^
    1454:	58110369 	ldmdapl	r1, {r0, r3, r5, r6, r8, r9}
    1458:	0c036918 	stceq	9, cr6, [r3], {24}
    145c:	0c031758 	stceq	7, cr1, [r3], {88}	; 0x58
    1460:	0d03172e 	stceq	7, cr1, [r3, #-184]	; 0xffffff48
    1464:	0d03172e 	stceq	7, cr1, [r3, #-184]	; 0xffffff48
    1468:	0d03172e 	stceq	7, cr1, [r3, #-184]	; 0xffffff48
    146c:	0d03172e 	stceq	7, cr1, [r3, #-184]	; 0xffffff48
    1470:	1303172e 	movwne	r1, #14126	; 0x372e
    1474:	0369183c 	cmneq	r9, #60, 16	; 0x3c0000
    1478:	69185813 	ldmdbvs	r8, {r0, r1, r4, fp, ip, lr}
    147c:	746ffb03 	strbtvc	pc, [pc], #-2819	; 1484 <__Stack_Size+0x1084>	; <UNPREDICTABLE>
    1480:	0a032820 	beq	cb508 <__Stack_Size+0xcb108>
    1484:	20760320 	rsbscs	r0, r6, r0, lsr #6
    1488:	03201303 			; <UNDEFINED> instruction: 0x03201303
    148c:	03402e73 	movteq	r2, #3699	; 0xe73
    1490:	1803206e 	stmdane	r3, {r1, r2, r3, r5, r6, sp}
    1494:	323f4d20 	eorscc	r4, pc, #32, 26	; 0x800
    1498:	1103694d 	tstne	r3, sp, asr #18
    149c:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
    14a0:	694d3233 	stmdbvs	sp, {r0, r1, r4, r5, r9, ip, sp}^
    14a4:	e1032c30 	tst	r3, r0, lsr ip
    14a8:	69182e0f 	ldmdbvs	r8, {r0, r1, r2, r3, r9, sl, fp, sp}
    14ac:	18581303 	ldmdane	r8, {r0, r1, r8, r9, ip}^
    14b0:	6f820369 	svcvs	0x00820369
    14b4:	09032074 	stmdbeq	r3, {r2, r4, r5, r6, sp}
    14b8:	20770320 	rsbscs	r0, r7, r0, lsr #6
    14bc:	234a0903 	movtcs	r0, #43267	; 0xa903
    14c0:	2e200333 	mcrcs	3, 1, r0, cr0, cr3, {1}
    14c4:	302e6003 	eorcc	r6, lr, r3
    14c8:	16033331 			; <UNDEFINED> instruction: 0x16033331
    14cc:	2e6a032e 	cdpcs	3, 6, cr0, cr10, cr14, {1}
    14d0:	13ea0330 	mvnne	r0, #48, 6	; 0xc0000000
    14d4:	6c96033c 	ldcvs	3, cr0, [r6], {60}	; 0x3c
    14d8:	13ea0320 	mvnne	r0, #32, 6	; 0x80000000
    14dc:	1f215a20 	svcne	0x00215a20
    14e0:	4b322421 	blmi	c8a56c <__Stack_Size+0xc8a16c>
    14e4:	03312446 	teqeq	r1, #1174405120	; 0x46000000
    14e8:	03206c8f 			; <UNDEFINED> instruction: 0x03206c8f
    14ec:	032013f2 			; <UNDEFINED> instruction: 0x032013f2
    14f0:	03206c9a 			; <UNDEFINED> instruction: 0x03206c9a
    14f4:	91032e74 	tstls	r3, r4, ror lr
    14f8:	215a2e14 	cmpcs	sl, r4, lsl lr
    14fc:	40243824 	eormi	r3, r4, r4, lsr #16
    1500:	1c322a2f 	ldcne	10, cr2, [r2], #-188	; 0xffffff44
    1504:	ea033124 	b	cd99c <__Stack_Size+0xcd59c>
    1508:	0322206b 			; <UNDEFINED> instruction: 0x0322206b
    150c:	032e1495 			; <UNDEFINED> instruction: 0x032e1495
    1510:	03206be9 			; <UNDEFINED> instruction: 0x03206be9
    1514:	182e10e0 	stmdane	lr!, {r5, r6, r7, ip}
    1518:	580b033f 	stmdapl	fp, {r0, r1, r2, r3, r4, r5, r8, r9}
    151c:	0b032117 	bleq	c9980 <__Stack_Size+0xc9580>
    1520:	0321172e 			; <UNDEFINED> instruction: 0x0321172e
    1524:	21172e0b 	tstcs	r7, fp, lsl #28
    1528:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    152c:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    1530:	0a032117 	beq	c9994 <__Stack_Size+0xc9594>
    1534:	0321172e 			; <UNDEFINED> instruction: 0x0321172e
    1538:	031a2e18 	tsteq	sl, #24, 28	; 0x180
    153c:	18032e09 	stmdane	r3, {r0, r3, r9, sl, fp, sp}
    1540:	1603184a 	strne	r1, [r3], -sl, asr #16
    1544:	0109034a 	tsteq	r9, sl, asr #6
    1548:	222c2222 	eorcs	r2, ip, #536870914	; 0x20000002
    154c:	01040200 	mrseq	r0, R12_usr
    1550:	02002006 	andeq	r2, r0, #6
    1554:	22060104 	andcs	r0, r6, #4, 2
    1558:	20150343 	andscs	r0, r5, r3, asr #6
    155c:	00040218 	andeq	r0, r4, r8, lsl r2
    1560:	01d60101 	bicseq	r0, r6, r1, lsl #2
    1564:	00020000 	andeq	r0, r2, r0
    1568:	0000009b 	muleq	r0, fp, r0
    156c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1570:	0101000d 	tsteq	r1, sp
    1574:	00000101 	andeq	r0, r0, r1, lsl #2
    1578:	00000100 	andeq	r0, r0, r0, lsl #2
    157c:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1580:	31663233 	cmncc	r6, r3, lsr r2
    1584:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1588:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    158c:	73006372 	movwvc	r6, #882	; 0x372
    1590:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1594:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1598:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    159c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    15a0:	74730000 	ldrbtvc	r0, [r3], #-0
    15a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    15a8:	5f783031 	svcpl	0x00783031
    15ac:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    15b0:	00632e74 	rsbeq	r2, r3, r4, ror lr
    15b4:	73000001 	movwvc	r0, #1
    15b8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    15bc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15c0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    15c4:	00682e65 	rsbeq	r2, r8, r5, ror #28
    15c8:	73000002 	movwvc	r0, #2
    15cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    15d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15d4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    15d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    15dc:	74730000 	ldrbtvc	r0, [r3], #-0
    15e0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    15e4:	5f783031 	svcpl	0x00783031
    15e8:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    15ec:	00682e74 	rsbeq	r2, r8, r4, ror lr
    15f0:	73000002 	movwvc	r0, #2
    15f4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    15f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15fc:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1600:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1604:	00000000 	andeq	r0, r0, r0
    1608:	5bc00205 	blpl	ff001e24 <SCS_BASE+0x1eff3e24>
    160c:	da030800 	ble	c3614 <__Stack_Size+0xc3214>
    1610:	08240100 	stmdaeq	r4!, {r8}
    1614:	581b033f 	ldmdapl	fp, {r0, r1, r2, r3, r4, r5, r8, r9}
    1618:	5c2e6603 	stcpl	6, cr6, [lr], #-12
    161c:	40594059 	subsmi	r4, r9, r9, asr r0
    1620:	42594059 	subsmi	r4, r9, #89	; 0x59
    1624:	032e7a03 			; <UNDEFINED> instruction: 0x032e7a03
    1628:	15037416 	strne	r7, [r3, #-1046]	; 0x416
    162c:	7a03263c 	bvc	caf24 <__Stack_Size+0xcab24>
    1630:	23322220 	teqcs	r2, #32, 4
    1634:	78032823 	stmdavc	r3, {r0, r1, r5, fp, sp}
    1638:	7a03282e 	bvc	cb6f8 <__Stack_Size+0xcb2f8>
    163c:	7a03342e 	bvc	ce6fc <__Stack_Size+0xce2fc>
    1640:	23323420 	teqcs	r2, #32, 8	; 0x20000000
    1644:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1648:	2e4e0322 	cdpcs	3, 4, cr0, cr14, cr2, {1}
    164c:	23203603 			; <UNDEFINED> instruction: 0x23203603
    1650:	241c4324 	ldrcs	r4, [ip], #-804	; 0x324
    1654:	3d4d674e 	stclcc	7, cr6, [sp, #-312]	; 0xfffffec8
    1658:	0b032f77 	bleq	cd43c <__Stack_Size+0xcd03c>
    165c:	1d401458 	cfstrdne	mvd1, [r0, #-352]	; 0xfffffea0
    1660:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
    1664:	032e1003 			; <UNDEFINED> instruction: 0x032e1003
    1668:	6b030115 	blvs	c1ac4 <__Stack_Size+0xc16c4>
    166c:	20150320 	andscs	r0, r5, r0, lsr #6
    1670:	03207603 			; <UNDEFINED> instruction: 0x03207603
    1674:	7603200a 	strvc	r2, [r3], -sl
    1678:	200a033c 	andcs	r0, sl, ip, lsr r3
    167c:	352e7803 	strcc	r7, [lr, #-2051]!	; 0x803
    1680:	2e0c0332 	mcrcs	3, 0, r0, cr12, cr2, {1}
    1684:	21212f14 			; <UNDEFINED> instruction: 0x21212f14
    1688:	1a2e0f03 	bne	b8529c <__Stack_Size+0xb84e9c>
    168c:	034f231d 	movteq	r2, #62237	; 0xf31d
    1690:	0d03661e 	stceq	6, cr6, [r3, #-120]	; 0xffffff88
    1694:	1e3e3320 	cdpne	3, 3, cr3, cr14, cr0, {1}
    1698:	22302230 	eorscs	r2, r0, #48, 4
    169c:	40222232 	eormi	r2, r2, r2, lsr r2
    16a0:	03581503 	cmpeq	r8, #12582912	; 0xc00000
    16a4:	242a010a 	strtcs	r0, [sl], #-266	; 0x10a
    16a8:	4a0f0334 	bmi	3c2380 <__Stack_Size+0x3c1f80>
    16ac:	11036818 	tstne	r3, r8, lsl r8
    16b0:	03671758 	cmneq	r7, #88, 14	; 0x1600000
    16b4:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    16b8:	13034f23 	movwne	r4, #16163	; 0x3f23
    16bc:	03671766 	cmneq	r7, #26738688	; 0x1980000
    16c0:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    16c4:	0f034f23 	svceq	0x00034f23
    16c8:	0d031866 	stceq	8, cr1, [r3, #-408]	; 0xfffffe68
    16cc:	0321174a 			; <UNDEFINED> instruction: 0x0321174a
    16d0:	03173c0c 	tsteq	r7, #12, 24	; 0xc00
    16d4:	3e17660e 	cfmsub32cc	mvax0, mvfx6, mvfx7, mvfx14
    16d8:	17660f03 	strbne	r0, [r6, -r3, lsl #30]!
    16dc:	580f034c 	stmdapl	pc, {r2, r3, r6, r8, r9}	; <UNPREDICTABLE>
    16e0:	4f231d1a 	svcmi	0x00231d1a
    16e4:	1a661003 	bne	19856f8 <__Stack_Size+0x19852f8>
    16e8:	034f231d 	movteq	r2, #62237	; 0xf31d
    16ec:	1d1a6610 	ldcne	6, cr6, [sl, #-64]	; 0xffffffc0
    16f0:	12034f23 	andne	r4, r3, #35, 30	; 0x8c
    16f4:	03671766 	cmneq	r7, #26738688	; 0x1980000
    16f8:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    16fc:	1b034f23 	blne	d5390 <__Stack_Size+0xd4f90>
    1700:	09031a66 	stmdbeq	r3, {r1, r2, r5, r6, r9, fp, ip}
    1704:	4a23032e 	bmi	8c23c4 <__Stack_Size+0x8c1fc4>
    1708:	4a1b0318 	bmi	6c2370 <__Stack_Size+0x6c1f70>
    170c:	03010f03 	movweq	r0, #7939	; 0x1f03
    1710:	0a032071 	beq	c98dc <__Stack_Size+0xc94dc>
    1714:	1e303320 	cdpne	3, 3, cr3, cr0, cr0, {1}
    1718:	22302230 	eorscs	r2, r0, #48, 4
    171c:	00304232 	eorseq	r4, r0, r2, lsr r2
    1720:	1d010402 	cfstrsne	mvf0, [r1, #-8]
    1724:	01040200 	mrseq	r0, R12_usr
    1728:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    172c:	244e2201 	strbcs	r2, [lr], #-513	; 0x201
    1730:	03202303 			; <UNDEFINED> instruction: 0x03202303
    1734:	023d010a 	eorseq	r0, sp, #-2147483646	; 0x80000002
    1738:	01010004 	tsteq	r1, r4
    173c:	000000a0 	andeq	r0, r0, r0, lsr #1
    1740:	00390002 	eorseq	r0, r9, r2
    1744:	01020000 	mrseq	r0, (UNDEF: 2)
    1748:	000d0efb 	strdeq	r0, [sp], -fp
    174c:	01010101 	tsteq	r1, r1, lsl #2
    1750:	01000000 	mrseq	r0, (UNDEF: 0)
    1754:	73010000 	movwvc	r0, #4096	; 0x1000
    1758:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    175c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1760:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1764:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1768:	6f630000 	svcvs	0x00630000
    176c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1770:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 15c4 <__Stack_Size+0x11c4>
    1774:	6f726361 	svcvs	0x00726361
    1778:	0100732e 	tsteq	r0, lr, lsr #6
    177c:	00000000 	andeq	r0, r0, r0
    1780:	5f040205 	svcpl	0x00040205
    1784:	34030800 	strcc	r0, [r3], #-2048	; 0x800
    1788:	0b032101 	bleq	c9b94 <__Stack_Size+0xc9794>
    178c:	0b032120 	bleq	c9c14 <__Stack_Size+0xc9814>
    1790:	0b032120 	bleq	c9c18 <__Stack_Size+0xc9818>
    1794:	0b032f20 	bleq	cd41c <__Stack_Size+0xcd01c>
    1798:	0b032f20 	bleq	cd420 <__Stack_Size+0xcd020>
    179c:	0b032f20 	bleq	cd424 <__Stack_Size+0xcd024>
    17a0:	0b032120 	bleq	c9c28 <__Stack_Size+0xc9828>
    17a4:	0b032f20 	bleq	cd42c <__Stack_Size+0xcd02c>
    17a8:	032f2f20 			; <UNDEFINED> instruction: 0x032f2f20
    17ac:	032f200a 			; <UNDEFINED> instruction: 0x032f200a
    17b0:	032f200b 			; <UNDEFINED> instruction: 0x032f200b
    17b4:	032f200b 			; <UNDEFINED> instruction: 0x032f200b
    17b8:	032f200b 			; <UNDEFINED> instruction: 0x032f200b
    17bc:	0321200a 			; <UNDEFINED> instruction: 0x0321200a
    17c0:	0321200b 			; <UNDEFINED> instruction: 0x0321200b
    17c4:	0321200b 			; <UNDEFINED> instruction: 0x0321200b
    17c8:	0321200b 			; <UNDEFINED> instruction: 0x0321200b
    17cc:	032f200b 			; <UNDEFINED> instruction: 0x032f200b
    17d0:	032f200b 			; <UNDEFINED> instruction: 0x032f200b
    17d4:	0321200a 			; <UNDEFINED> instruction: 0x0321200a
    17d8:	0221200b 	eoreq	r2, r1, #11
    17dc:	01010001 	tsteq	r1, r1
    17e0:	0000005f 	andeq	r0, r0, pc, asr r0
    17e4:	003b0002 	eorseq	r0, fp, r2
    17e8:	01020000 	mrseq	r0, (UNDEF: 2)
    17ec:	000d0efb 	strdeq	r0, [sp], -fp
    17f0:	01010101 	tsteq	r1, r1, lsl #2
    17f4:	01000000 	mrseq	r0, (UNDEF: 0)
    17f8:	73010000 	movwvc	r0, #4096	; 0x1000
    17fc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1800:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1804:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1808:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    180c:	74730000 	ldrbtvc	r0, [r3], #-0
    1810:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1814:	5f783031 	svcpl	0x00783031
    1818:	74636576 	strbtvc	r6, [r3], #-1398	; 0x576
    181c:	632e726f 			; <UNDEFINED> instruction: 0x632e726f
    1820:	00000100 	andeq	r0, r0, r0, lsl #2
    1824:	02050000 	andeq	r0, r5, #0
    1828:	08005f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    182c:	01019103 	tsteq	r1, r3, lsl #2
    1830:	01040200 	mrseq	r0, R12_usr
    1834:	02003e7b 	andeq	r3, r0, #1968	; 0x7b0
    1838:	3e6c0104 	powcce	f0, f4, f4
    183c:	0f022f50 	svceq	0x00022f50
    1840:	Address 0x00001840 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000001c 	andeq	r0, r0, ip, lsl r0
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000084 	andeq	r0, r0, r4, lsl #1
      20:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      24:	56018e02 	strpl	r8, [r1], -r2, lsl #28
      28:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
      2c:	000b4300 	andeq	r4, fp, r0, lsl #6
      30:	00000018 	andeq	r0, r0, r8, lsl r0
      34:	00000000 	andeq	r0, r0, r0
      38:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
      3c:	0000004e 	andeq	r0, r0, lr, asr #32
      40:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
      44:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
      48:	0c0e6501 	cfstr32eq	mvfx6, [lr], {1}
      4c:	0000001c 	andeq	r0, r0, ip, lsl r0
      50:	00000000 	andeq	r0, r0, r0
      54:	08003206 	stmdaeq	r0, {r1, r2, r9, ip, sp}
      58:	00000086 	andeq	r0, r0, r6, lsl #1
      5c:	84200e41 	strthi	r0, [r0], #-3649	; 0xe41
      60:	86048505 	strhi	r8, [r4], -r5, lsl #10
      64:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
      68:	140e7c01 	strne	r7, [lr], #-3073	; 0xc01
      6c:	0000000c 	andeq	r0, r0, ip
      70:	00000000 	andeq	r0, r0, r0
      74:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
      78:	0000000c 	andeq	r0, r0, ip
      7c:	0000000c 	andeq	r0, r0, ip
      80:	00000000 	andeq	r0, r0, r0
      84:	08003298 	stmdaeq	r0, {r3, r4, r7, r9, ip, sp}
      88:	00000010 	andeq	r0, r0, r0, lsl r0
      8c:	0000000c 	andeq	r0, r0, ip
      90:	00000000 	andeq	r0, r0, r0
      94:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
      98:	00000014 	andeq	r0, r0, r4, lsl r0
      9c:	00000018 	andeq	r0, r0, r8, lsl r0
      a0:	00000000 	andeq	r0, r0, r0
      a4:	080032bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip, sp}
      a8:	00000044 	andeq	r0, r0, r4, asr #32
      ac:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      b0:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
      b4:	000ec4ce 	andeq	ip, lr, lr, asr #9
      b8:	0000000c 	andeq	r0, r0, ip
      bc:	00000000 	andeq	r0, r0, r0
      c0:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
      c8:	00000014 	andeq	r0, r0, r4, lsl r0
      cc:	00000000 	andeq	r0, r0, r0
      d0:	08003320 	stmdaeq	r0, {r5, r8, r9, ip, sp}
      d4:	0000001c 	andeq	r0, r0, ip, lsl r0
      d8:	83080e42 	movwhi	r0, #36418	; 0x8e42
      dc:	00018e02 	andeq	r8, r1, r2, lsl #28
      e0:	00000014 	andeq	r0, r0, r4, lsl r0
      e4:	00000000 	andeq	r0, r0, r0
      e8:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
      ec:	00000012 	andeq	r0, r0, r2, lsl r0
      f0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      f4:	00018e02 	andeq	r8, r1, r2, lsl #28
      f8:	00000018 	andeq	r0, r0, r8, lsl r0
      fc:	00000000 	andeq	r0, r0, r0
     100:	0800334e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, ip, sp}
     104:	0000002e 	andeq	r0, r0, lr, lsr #32
     108:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     10c:	50018e02 	andpl	r8, r1, r2, lsl #28
     110:	000ec4ce 	andeq	ip, lr, lr, asr #9
     114:	00000018 	andeq	r0, r0, r8, lsl r0
     118:	00000000 	andeq	r0, r0, r0
     11c:	0800337c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, ip, sp}
     120:	00000030 	andeq	r0, r0, r0, lsr r0
     124:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     128:	51018e02 	tstpl	r1, r2, lsl #28
     12c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000000 	andeq	r0, r0, r0
     138:	080033ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, ip, sp}
     13c:	0000004c 	andeq	r0, r0, ip, asr #32
     140:	0000001c 	andeq	r0, r0, ip, lsl r0
     144:	00000000 	andeq	r0, r0, r0
     148:	080033f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, ip, sp}
     14c:	00000094 	muleq	r0, r4, r0
     150:	83080e41 	movwhi	r0, #36417	; 0x8e41
     154:	77018e02 	strvc	r8, [r1, -r2, lsl #28]
     158:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     15c:	000b4300 	andeq	r4, fp, r0, lsl #6
     160:	00000018 	andeq	r0, r0, r8, lsl r0
     164:	00000000 	andeq	r0, r0, r0
     168:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
     16c:	0000002e 	andeq	r0, r0, lr, lsr #32
     170:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     174:	54018e02 	strpl	r8, [r1], #-3586	; 0xe02
     178:	000ec4ce 	andeq	ip, lr, lr, asr #9
     17c:	00000018 	andeq	r0, r0, r8, lsl r0
     180:	00000000 	andeq	r0, r0, r0
     184:	080034ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, sl, ip, sp}
     188:	00000014 	andeq	r0, r0, r4, lsl r0
     18c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     190:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     194:	000ec4ce 	andeq	ip, lr, lr, asr #9
     198:	0000001c 	andeq	r0, r0, ip, lsl r0
     19c:	00000000 	andeq	r0, r0, r0
     1a0:	080034ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, ip, sp}
     1a4:	0000003a 	andeq	r0, r0, sl, lsr r0
     1a8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     1ac:	53018e02 	movwpl	r8, #7682	; 0x1e02
     1b0:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     1b4:	000b4300 	andeq	r4, fp, r0, lsl #6
     1b8:	00000018 	andeq	r0, r0, r8, lsl r0
     1bc:	00000000 	andeq	r0, r0, r0
     1c0:	08003508 	stmdaeq	r0, {r3, r8, sl, ip, sp}
     1c4:	00000018 	andeq	r0, r0, r8, lsl r0
     1c8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1cc:	49018e02 	stmdbmi	r1, {r1, r9, sl, fp, pc}
     1d0:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1d4:	0000000c 	andeq	r0, r0, ip
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	08003520 	stmdaeq	r0, {r5, r8, sl, ip, sp}
     1e0:	00000006 	andeq	r0, r0, r6
     1e4:	00000018 	andeq	r0, r0, r8, lsl r0
     1e8:	00000000 	andeq	r0, r0, r0
     1ec:	08003526 	stmdaeq	r0, {r1, r2, r5, r8, sl, ip, sp}
     1f0:	0000001a 	andeq	r0, r0, sl, lsl r0
     1f4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     1f8:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     1fc:	000ec3ce 	andeq	ip, lr, lr, asr #7
     200:	00000018 	andeq	r0, r0, r8, lsl r0
     204:	00000000 	andeq	r0, r0, r0
     208:	08003540 	stmdaeq	r0, {r6, r8, sl, ip, sp}
     20c:	0000001c 	andeq	r0, r0, ip, lsl r0
     210:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     214:	48018e02 	stmdami	r1, {r1, r9, sl, fp, pc}
     218:	000ec4ce 	andeq	ip, lr, lr, asr #9
     21c:	00000024 	andeq	r0, r0, r4, lsr #32
     220:	00000000 	andeq	r0, r0, r0
     224:	0800355c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip, sp}
     228:	00000048 	andeq	r0, r0, r8, asr #32
     22c:	83100e41 	tsthi	r0, #1040	; 0x410
     230:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     234:	5b018e02 	blpl	63a44 <__Stack_Size+0x63644>
     238:	c4c5ce0a 	strbgt	ip, [r5], #3594	; 0xe0a
     23c:	43000ec3 	movwmi	r0, #3779	; 0xec3
     240:	0000000b 	andeq	r0, r0, fp
     244:	00000018 	andeq	r0, r0, r8, lsl r0
     248:	00000000 	andeq	r0, r0, r0
     24c:	080035a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip, sp}
     250:	0000001e 	andeq	r0, r0, lr, lsl r0
     254:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     258:	49018e02 	stmdbmi	r1, {r1, r9, sl, fp, pc}
     25c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     260:	00000014 	andeq	r0, r0, r4, lsl r0
     264:	00000000 	andeq	r0, r0, r0
     268:	080035c2 	stmdaeq	r0, {r1, r6, r7, r8, sl, ip, sp}
     26c:	00000012 	andeq	r0, r0, r2, lsl r0
     270:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     274:	00018e02 	andeq	r8, r1, r2, lsl #28
     278:	0000001c 	andeq	r0, r0, ip, lsl r0
     27c:	00000000 	andeq	r0, r0, r0
     280:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
     284:	00000034 	andeq	r0, r0, r4, lsr r0
     288:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     28c:	51018e02 	tstpl	r1, r2, lsl #28
     290:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     294:	000b4300 	andeq	r4, fp, r0, lsl #6
     298:	0000001c 	andeq	r0, r0, ip, lsl r0
     29c:	00000000 	andeq	r0, r0, r0
     2a0:	08003608 	stmdaeq	r0, {r3, r9, sl, ip, sp}
     2a4:	00000034 	andeq	r0, r0, r4, lsr r0
     2a8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     2ac:	51018e02 	tstpl	r1, r2, lsl #28
     2b0:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     2b4:	000b4300 	andeq	r4, fp, r0, lsl #6
     2b8:	00000020 	andeq	r0, r0, r0, lsr #32
     2bc:	00000000 	andeq	r0, r0, r0
     2c0:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
     2c4:	00000064 	andeq	r0, r0, r4, rrx
     2c8:	83100e41 	tsthi	r0, #1040	; 0x410
     2cc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     2d0:	69018e02 	stmdbvs	r1, {r1, r9, sl, fp, pc}
     2d4:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     2d8:	0000000e 	andeq	r0, r0, lr
     2dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	080036a0 	stmdaeq	r0, {r5, r7, r9, sl, ip, sp}
     2e8:	00000038 	andeq	r0, r0, r8, lsr r0
     2ec:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     2f0:	52018e02 	andpl	r8, r1, #2, 28
     2f4:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     2f8:	000b4300 	andeq	r4, fp, r0, lsl #6
     2fc:	0000001c 	andeq	r0, r0, ip, lsl r0
     300:	00000000 	andeq	r0, r0, r0
     304:	080036d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, sp}
     308:	00000038 	andeq	r0, r0, r8, lsr r0
     30c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     310:	52018e02 	andpl	r8, r1, #2, 28
     314:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     318:	000b4300 	andeq	r4, fp, r0, lsl #6
     31c:	0000001c 	andeq	r0, r0, ip, lsl r0
     320:	00000000 	andeq	r0, r0, r0
     324:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
     328:	00000034 	andeq	r0, r0, r4, lsr r0
     32c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     330:	86038504 	strhi	r8, [r3], -r4, lsl #10
     334:	58018e02 	stmdapl	r1, {r1, r9, sl, fp, pc}
     338:	0000100e 	andeq	r1, r0, lr
     33c:	0000001c 	andeq	r0, r0, ip, lsl r0
     340:	00000000 	andeq	r0, r0, r0
     344:	08003744 	stmdaeq	r0, {r2, r6, r8, r9, sl, ip, sp}
     348:	0000003c 	andeq	r0, r0, ip, lsr r0
     34c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     350:	86038504 	strhi	r8, [r3], -r4, lsl #10
     354:	5c018e02 	stcpl	14, cr8, [r1], {2}
     358:	0000100e 	andeq	r1, r0, lr
     35c:	0000001c 	andeq	r0, r0, ip, lsl r0
     360:	00000000 	andeq	r0, r0, r0
     364:	08003780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp}
     368:	00000038 	andeq	r0, r0, r8, lsr r0
     36c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     370:	52018e02 	andpl	r8, r1, #2, 28
     374:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     378:	000b4300 	andeq	r4, fp, r0, lsl #6
     37c:	0000001c 	andeq	r0, r0, ip, lsl r0
     380:	00000000 	andeq	r0, r0, r0
     384:	080037b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, ip, sp}
     388:	00000038 	andeq	r0, r0, r8, lsr r0
     38c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     390:	52018e02 	andpl	r8, r1, #2, 28
     394:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     398:	000b4300 	andeq	r4, fp, r0, lsl #6
     39c:	00000024 	andeq	r0, r0, r4, lsr #32
     3a0:	00000000 	andeq	r0, r0, r0
     3a4:	080037f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp}
     3a8:	0000004c 	andeq	r0, r0, ip, asr #32
     3ac:	83100e41 	tsthi	r0, #1040	; 0x410
     3b0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     3b4:	5b018e02 	blpl	63bc4 <__Stack_Size+0x637c4>
     3b8:	c4c5ce0a 	strbgt	ip, [r5], #3594	; 0xe0a
     3bc:	43000ec3 	movwmi	r0, #3779	; 0xec3
     3c0:	0000000b 	andeq	r0, r0, fp
     3c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     3c8:	00000000 	andeq	r0, r0, r0
     3cc:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
     3d0:	00000038 	andeq	r0, r0, r8, lsr r0
     3d4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     3d8:	52018e02 	andpl	r8, r1, #2, 28
     3dc:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     3e0:	000b4300 	andeq	r4, fp, r0, lsl #6
     3e4:	0000001c 	andeq	r0, r0, ip, lsl r0
     3e8:	00000000 	andeq	r0, r0, r0
     3ec:	08003874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp}
     3f0:	00000038 	andeq	r0, r0, r8, lsr r0
     3f4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     3f8:	52018e02 	andpl	r8, r1, #2, 28
     3fc:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     400:	000b4300 	andeq	r4, fp, r0, lsl #6
     404:	0000001c 	andeq	r0, r0, ip, lsl r0
     408:	00000000 	andeq	r0, r0, r0
     40c:	080038ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, ip, sp}
     410:	00000038 	andeq	r0, r0, r8, lsr r0
     414:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     418:	52018e02 	andpl	r8, r1, #2, 28
     41c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     420:	000b4300 	andeq	r4, fp, r0, lsl #6
     424:	0000001c 	andeq	r0, r0, ip, lsl r0
     428:	00000000 	andeq	r0, r0, r0
     42c:	080038e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip, sp}
     430:	00000038 	andeq	r0, r0, r8, lsr r0
     434:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     438:	52018e02 	andpl	r8, r1, #2, 28
     43c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     440:	000b4300 	andeq	r4, fp, r0, lsl #6
     444:	0000001c 	andeq	r0, r0, ip, lsl r0
     448:	00000000 	andeq	r0, r0, r0
     44c:	0800391c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip, sp}
     450:	00000038 	andeq	r0, r0, r8, lsr r0
     454:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     458:	52018e02 	andpl	r8, r1, #2, 28
     45c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     460:	000b4300 	andeq	r4, fp, r0, lsl #6
     464:	0000001c 	andeq	r0, r0, ip, lsl r0
     468:	00000000 	andeq	r0, r0, r0
     46c:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
     470:	00000038 	andeq	r0, r0, r8, lsr r0
     474:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     478:	52018e02 	andpl	r8, r1, #2, 28
     47c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     480:	000b4300 	andeq	r4, fp, r0, lsl #6
     484:	0000001c 	andeq	r0, r0, ip, lsl r0
     488:	00000000 	andeq	r0, r0, r0
     48c:	0800398c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip, sp}
     490:	00000034 	andeq	r0, r0, r4, lsr r0
     494:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     498:	51018e02 	tstpl	r1, r2, lsl #28
     49c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     4a0:	000b4300 	andeq	r4, fp, r0, lsl #6
     4a4:	00000018 	andeq	r0, r0, r8, lsl r0
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	080039c0 	stmdaeq	r0, {r6, r7, r8, fp, ip, sp}
     4b0:	0000001a 	andeq	r0, r0, sl, lsl r0
     4b4:	83100e41 	tsthi	r0, #1040	; 0x410
     4b8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     4bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c0:	0000001c 	andeq	r0, r0, ip, lsl r0
     4c4:	00000000 	andeq	r0, r0, r0
     4c8:	080039da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, fp, ip, sp}
     4cc:	0000008e 	andeq	r0, r0, lr, lsl #1
     4d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     4d4:	41018e02 	tstmi	r1, r2, lsl #28
     4d8:	4102280e 	tstmi	r2, lr, lsl #16
     4dc:	0000080e 	andeq	r0, r0, lr, lsl #16
     4e0:	00000014 	andeq	r0, r0, r4, lsl r0
     4e4:	00000000 	andeq	r0, r0, r0
     4e8:	08003a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, ip, sp}
     4ec:	00000054 	andeq	r0, r0, r4, asr r0
     4f0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     4f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f8:	00000018 	andeq	r0, r0, r8, lsl r0
     4fc:	00000000 	andeq	r0, r0, r0
     500:	08003abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip, sp}
     504:	00000030 	andeq	r0, r0, r0, lsr r0
     508:	83100e41 	tsthi	r0, #1040	; 0x410
     50c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     510:	00018e02 	andeq	r8, r1, r2, lsl #28
     514:	00000018 	andeq	r0, r0, r8, lsl r0
     518:	00000000 	andeq	r0, r0, r0
     51c:	08003aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, ip, sp}
     520:	00000014 	andeq	r0, r0, r4, lsl r0
     524:	83080e41 	movwhi	r0, #36417	; 0x8e41
     528:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     52c:	000ec3ce 	andeq	ip, lr, lr, asr #7
     530:	0000000c 	andeq	r0, r0, ip
     534:	00000000 	andeq	r0, r0, r0
     538:	08003b00 	stmdaeq	r0, {r8, r9, fp, ip, sp}
     53c:	00000018 	andeq	r0, r0, r8, lsl r0
     540:	00000018 	andeq	r0, r0, r8, lsl r0
     544:	00000000 	andeq	r0, r0, r0
     548:	08003b18 	stmdaeq	r0, {r3, r4, r8, r9, fp, ip, sp}
     54c:	00000030 	andeq	r0, r0, r0, lsr r0
     550:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     554:	52018e02 	andpl	r8, r1, #2, 28
     558:	000ec4ce 	andeq	ip, lr, lr, asr #9
     55c:	00000020 	andeq	r0, r0, r0, lsr #32
     560:	00000000 	andeq	r0, r0, r0
     564:	08003b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, ip, sp}
     568:	00000032 	andeq	r0, r0, r2, lsr r0
     56c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     570:	86038504 	strhi	r8, [r3], -r4, lsl #10
     574:	55018e02 	strpl	r8, [r1, #-3586]	; 0xe02
     578:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
     57c:	0000000e 	andeq	r0, r0, lr
     580:	00000018 	andeq	r0, r0, r8, lsl r0
     584:	00000000 	andeq	r0, r0, r0
     588:	08003b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp}
     58c:	00000044 	andeq	r0, r0, r4, asr #32
     590:	83080e41 	movwhi	r0, #36417	; 0x8e41
     594:	5c018e02 	stcpl	14, cr8, [r1], {2}
     598:	000ec3ce 	andeq	ip, lr, lr, asr #7
     59c:	00000018 	andeq	r0, r0, r8, lsl r0
     5a0:	00000000 	andeq	r0, r0, r0
     5a4:	08003bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp}
     5a8:	0000007e 	andeq	r0, r0, lr, ror r0
     5ac:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5b0:	7b018e02 	blvc	63dc0 <__Stack_Size+0x639c0>
     5b4:	000ec3ce 	andeq	ip, lr, lr, asr #7
     5b8:	00000014 	andeq	r0, r0, r4, lsl r0
     5bc:	00000000 	andeq	r0, r0, r0
     5c0:	08003c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp, ip, sp}
     5c4:	00000104 	andeq	r0, r0, r4, lsl #2
     5c8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5d0:	00000018 	andeq	r0, r0, r8, lsl r0
     5d4:	00000000 	andeq	r0, r0, r0
     5d8:	08003d40 	stmdaeq	r0, {r6, r8, sl, fp, ip, sp}
     5dc:	00000034 	andeq	r0, r0, r4, lsr r0
     5e0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     5e4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     5e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5ec:	00000024 	andeq	r0, r0, r4, lsr #32
     5f0:	00000000 	andeq	r0, r0, r0
     5f4:	08003d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, sp}
     5f8:	00000048 	andeq	r0, r0, r8, asr #32
     5fc:	83100e41 	tsthi	r0, #1040	; 0x410
     600:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     604:	5a018e02 	bpl	63e14 <__Stack_Size+0x63a14>
     608:	c4c5ce0a 	strbgt	ip, [r5], #3594	; 0xe0a
     60c:	44000ec3 	strmi	r0, [r0], #-3779	; 0xec3
     610:	0000000b 	andeq	r0, r0, fp
     614:	0000001c 	andeq	r0, r0, ip, lsl r0
     618:	00000000 	andeq	r0, r0, r0
     61c:	08003dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip, sp}
     620:	0000007c 	andeq	r0, r0, ip, ror r0
     624:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     628:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     62c:	200e4301 	andcs	r4, lr, r1, lsl #6
     630:	000c0e74 	andeq	r0, ip, r4, ror lr
     634:	00000018 	andeq	r0, r0, r8, lsl r0
     638:	00000000 	andeq	r0, r0, r0
     63c:	08003e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip, sp}
     640:	00000030 	andeq	r0, r0, r0, lsr r0
     644:	83080e41 	movwhi	r0, #36417	; 0x8e41
     648:	53018e02 	movwpl	r8, #7682	; 0x1e02
     64c:	000ec3ce 	andeq	ip, lr, lr, asr #7
     650:	0000000c 	andeq	r0, r0, ip
     654:	00000000 	andeq	r0, r0, r0
     658:	08003e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, ip, sp}
     65c:	00000008 	andeq	r0, r0, r8
     660:	00000018 	andeq	r0, r0, r8, lsl r0
     664:	00000000 	andeq	r0, r0, r0
     668:	08005fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, ip, lr}
     66c:	00000194 	muleq	r0, r4, r1
     670:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     674:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     678:	280e4101 	stmdacs	lr, {r0, r8, lr}
     67c:	0000000c 	andeq	r0, r0, ip
     680:	00000000 	andeq	r0, r0, r0
     684:	08003e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, sp}
     688:	0000000c 	andeq	r0, r0, ip
     68c:	0000000c 	andeq	r0, r0, ip
     690:	00000000 	andeq	r0, r0, r0
     694:	08003e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
     698:	00000014 	andeq	r0, r0, r4, lsl r0
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     6a4:	7c020001 	stcvc	0, cr0, [r2], {1}
     6a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	0000069c 	muleq	r0, ip, r6
     6b4:	08003e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, sp}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	0000069c 	muleq	r0, ip, r6
     6c4:	08003e92 	stmdaeq	r0, {r1, r4, r7, r9, sl, fp, ip, sp}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	0000069c 	muleq	r0, ip, r6
     6d4:	08003e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, ip, sp}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	0000069c 	muleq	r0, ip, r6
     6e4:	08003e96 	stmdaeq	r0, {r1, r2, r4, r7, r9, sl, fp, ip, sp}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	0000069c 	muleq	r0, ip, r6
     6f4:	08003e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp, ip, sp}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	0000069c 	muleq	r0, ip, r6
     704:	08003e9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, fp, ip, sp}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	0000069c 	muleq	r0, ip, r6
     714:	08003e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, ip, sp}
     718:	00000002 	andeq	r0, r0, r2
     71c:	0000000c 	andeq	r0, r0, ip
     720:	0000069c 	muleq	r0, ip, r6
     724:	08003e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp, ip, sp}
     728:	00000002 	andeq	r0, r0, r2
     72c:	0000000c 	andeq	r0, r0, ip
     730:	0000069c 	muleq	r0, ip, r6
     734:	08003ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp, ip, sp}
     738:	00000004 	andeq	r0, r0, r4
     73c:	0000000c 	andeq	r0, r0, ip
     740:	0000069c 	muleq	r0, ip, r6
     744:	08003ea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, ip, sp}
     748:	00000002 	andeq	r0, r0, r2
     74c:	0000000c 	andeq	r0, r0, ip
     750:	0000069c 	muleq	r0, ip, r6
     754:	08003ea6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, fp, ip, sp}
     758:	00000002 	andeq	r0, r0, r2
     75c:	0000000c 	andeq	r0, r0, ip
     760:	0000069c 	muleq	r0, ip, r6
     764:	08003ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, ip, sp}
     768:	00000002 	andeq	r0, r0, r2
     76c:	0000000c 	andeq	r0, r0, ip
     770:	0000069c 	muleq	r0, ip, r6
     774:	08003eaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, fp, ip, sp}
     778:	00000002 	andeq	r0, r0, r2
     77c:	0000000c 	andeq	r0, r0, ip
     780:	0000069c 	muleq	r0, ip, r6
     784:	08003eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp, ip, sp}
     788:	00000002 	andeq	r0, r0, r2
     78c:	0000000c 	andeq	r0, r0, ip
     790:	0000069c 	muleq	r0, ip, r6
     794:	08003eae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, fp, ip, sp}
     798:	00000002 	andeq	r0, r0, r2
     79c:	0000000c 	andeq	r0, r0, ip
     7a0:	0000069c 	muleq	r0, ip, r6
     7a4:	08003eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, ip, sp}
     7a8:	00000002 	andeq	r0, r0, r2
     7ac:	0000000c 	andeq	r0, r0, ip
     7b0:	0000069c 	muleq	r0, ip, r6
     7b4:	08003eb2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, fp, ip, sp}
     7b8:	00000002 	andeq	r0, r0, r2
     7bc:	0000000c 	andeq	r0, r0, ip
     7c0:	0000069c 	muleq	r0, ip, r6
     7c4:	08003eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, ip, sp}
     7c8:	00000002 	andeq	r0, r0, r2
     7cc:	0000000c 	andeq	r0, r0, ip
     7d0:	0000069c 	muleq	r0, ip, r6
     7d4:	08003eb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, fp, ip, sp}
     7d8:	00000002 	andeq	r0, r0, r2
     7dc:	0000000c 	andeq	r0, r0, ip
     7e0:	0000069c 	muleq	r0, ip, r6
     7e4:	08003eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip, sp}
     7e8:	00000002 	andeq	r0, r0, r2
     7ec:	0000000c 	andeq	r0, r0, ip
     7f0:	0000069c 	muleq	r0, ip, r6
     7f4:	08003eba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, fp, ip, sp}
     7f8:	00000002 	andeq	r0, r0, r2
     7fc:	0000000c 	andeq	r0, r0, ip
     800:	0000069c 	muleq	r0, ip, r6
     804:	08003ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, ip, sp}
     808:	00000002 	andeq	r0, r0, r2
     80c:	0000000c 	andeq	r0, r0, ip
     810:	0000069c 	muleq	r0, ip, r6
     814:	08003ebe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp}
     818:	00000002 	andeq	r0, r0, r2
     81c:	0000000c 	andeq	r0, r0, ip
     820:	0000069c 	muleq	r0, ip, r6
     824:	08003ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, ip, sp}
     828:	00000002 	andeq	r0, r0, r2
     82c:	0000000c 	andeq	r0, r0, ip
     830:	0000069c 	muleq	r0, ip, r6
     834:	08003ec2 	stmdaeq	r0, {r1, r6, r7, r9, sl, fp, ip, sp}
     838:	00000002 	andeq	r0, r0, r2
     83c:	0000000c 	andeq	r0, r0, ip
     840:	0000069c 	muleq	r0, ip, r6
     844:	08003ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp, ip, sp}
     848:	00000002 	andeq	r0, r0, r2
     84c:	0000000c 	andeq	r0, r0, ip
     850:	0000069c 	muleq	r0, ip, r6
     854:	08003ec6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, fp, ip, sp}
     858:	00000002 	andeq	r0, r0, r2
     85c:	0000000c 	andeq	r0, r0, ip
     860:	0000069c 	muleq	r0, ip, r6
     864:	08003ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, ip, sp}
     868:	00000002 	andeq	r0, r0, r2
     86c:	0000000c 	andeq	r0, r0, ip
     870:	0000069c 	muleq	r0, ip, r6
     874:	08003eca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, fp, ip, sp}
     878:	00000002 	andeq	r0, r0, r2
     87c:	0000000c 	andeq	r0, r0, ip
     880:	0000069c 	muleq	r0, ip, r6
     884:	08003ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, ip, sp}
     888:	00000002 	andeq	r0, r0, r2
     88c:	0000000c 	andeq	r0, r0, ip
     890:	0000069c 	muleq	r0, ip, r6
     894:	08003ece 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, fp, ip, sp}
     898:	00000002 	andeq	r0, r0, r2
     89c:	0000000c 	andeq	r0, r0, ip
     8a0:	0000069c 	muleq	r0, ip, r6
     8a4:	08003ed0 	stmdaeq	r0, {r4, r6, r7, r9, sl, fp, ip, sp}
     8a8:	00000002 	andeq	r0, r0, r2
     8ac:	0000000c 	andeq	r0, r0, ip
     8b0:	0000069c 	muleq	r0, ip, r6
     8b4:	08003ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, ip, sp}
     8b8:	00000002 	andeq	r0, r0, r2
     8bc:	0000000c 	andeq	r0, r0, ip
     8c0:	0000069c 	muleq	r0, ip, r6
     8c4:	08003ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, ip, sp}
     8c8:	00000002 	andeq	r0, r0, r2
     8cc:	0000000c 	andeq	r0, r0, ip
     8d0:	0000069c 	muleq	r0, ip, r6
     8d4:	08003ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip, sp}
     8d8:	00000002 	andeq	r0, r0, r2
     8dc:	0000000c 	andeq	r0, r0, ip
     8e0:	0000069c 	muleq	r0, ip, r6
     8e4:	08003ed8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, fp, ip, sp}
     8e8:	00000002 	andeq	r0, r0, r2
     8ec:	0000000c 	andeq	r0, r0, ip
     8f0:	0000069c 	muleq	r0, ip, r6
     8f4:	08003eda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, fp, ip, sp}
     8f8:	00000002 	andeq	r0, r0, r2
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	0000069c 	muleq	r0, ip, r6
     904:	08003edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp, ip, sp}
     908:	00000004 	andeq	r0, r0, r4
     90c:	0000000c 	andeq	r0, r0, ip
     910:	0000069c 	muleq	r0, ip, r6
     914:	08003ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, ip, sp}
     918:	00000002 	andeq	r0, r0, r2
     91c:	0000000c 	andeq	r0, r0, ip
     920:	0000069c 	muleq	r0, ip, r6
     924:	08003ee2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, fp, ip, sp}
     928:	00000002 	andeq	r0, r0, r2
     92c:	0000000c 	andeq	r0, r0, ip
     930:	0000069c 	muleq	r0, ip, r6
     934:	08003ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp, ip, sp}
     938:	00000002 	andeq	r0, r0, r2
     93c:	0000000c 	andeq	r0, r0, ip
     940:	0000069c 	muleq	r0, ip, r6
     944:	08003ee6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, fp, ip, sp}
     948:	00000002 	andeq	r0, r0, r2
     94c:	0000000c 	andeq	r0, r0, ip
     950:	0000069c 	muleq	r0, ip, r6
     954:	08003ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, ip, sp}
     958:	00000002 	andeq	r0, r0, r2
     95c:	0000000c 	andeq	r0, r0, ip
     960:	0000069c 	muleq	r0, ip, r6
     964:	08003eea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, fp, ip, sp}
     968:	00000002 	andeq	r0, r0, r2
     96c:	0000000c 	andeq	r0, r0, ip
     970:	0000069c 	muleq	r0, ip, r6
     974:	08003eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
     978:	00000002 	andeq	r0, r0, r2
     97c:	0000000c 	andeq	r0, r0, ip
     980:	0000069c 	muleq	r0, ip, r6
     984:	08003eee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
     988:	00000002 	andeq	r0, r0, r2
     98c:	0000000c 	andeq	r0, r0, ip
     990:	0000069c 	muleq	r0, ip, r6
     994:	08003ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp, ip, sp}
     998:	00000004 	andeq	r0, r0, r4
     99c:	0000000c 	andeq	r0, r0, ip
     9a0:	0000069c 	muleq	r0, ip, r6
     9a4:	08003ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     9a8:	00000002 	andeq	r0, r0, r2
     9ac:	0000000c 	andeq	r0, r0, ip
     9b0:	0000069c 	muleq	r0, ip, r6
     9b4:	08003ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     9b8:	00000002 	andeq	r0, r0, r2
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	0000069c 	muleq	r0, ip, r6
     9c4:	08003ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     9c8:	00000002 	andeq	r0, r0, r2
     9cc:	0000000c 	andeq	r0, r0, ip
     9d0:	0000069c 	muleq	r0, ip, r6
     9d4:	08003efa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     9d8:	00000002 	andeq	r0, r0, r2
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	0000069c 	muleq	r0, ip, r6
     9e4:	08003efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     9e8:	00000002 	andeq	r0, r0, r2
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	0000069c 	muleq	r0, ip, r6
     9f4:	08003efe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     9f8:	00000002 	andeq	r0, r0, r2
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	0000069c 	muleq	r0, ip, r6
     a04:	08003f00 	stmdaeq	r0, {r8, r9, sl, fp, ip, sp}
     a08:	00000002 	andeq	r0, r0, r2
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	0000069c 	muleq	r0, ip, r6
     a14:	08003f02 	stmdaeq	r0, {r1, r8, r9, sl, fp, ip, sp}
     a18:	00000002 	andeq	r0, r0, r2
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	0000069c 	muleq	r0, ip, r6
     a24:	08003f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, ip, sp}
     a28:	00000002 	andeq	r0, r0, r2
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	0000069c 	muleq	r0, ip, r6
     a34:	08003f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip, sp}
     a38:	00000002 	andeq	r0, r0, r2
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	0000069c 	muleq	r0, ip, r6
     a44:	08003f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip, sp}
     a48:	00000002 	andeq	r0, r0, r2
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	0000069c 	muleq	r0, ip, r6
     a54:	08003f0a 	stmdaeq	r0, {r1, r3, r8, r9, sl, fp, ip, sp}
     a58:	00000002 	andeq	r0, r0, r2
     a5c:	0000000c 	andeq	r0, r0, ip
     a60:	0000069c 	muleq	r0, ip, r6
     a64:	08003f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp, ip, sp}
     a68:	00000002 	andeq	r0, r0, r2
     a6c:	0000000c 	andeq	r0, r0, ip
     a70:	0000069c 	muleq	r0, ip, r6
     a74:	08003f0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sl, fp, ip, sp}
     a78:	00000002 	andeq	r0, r0, r2
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	0000069c 	muleq	r0, ip, r6
     a84:	08003f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, ip, sp}
     a88:	00000002 	andeq	r0, r0, r2
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	0000069c 	muleq	r0, ip, r6
     a94:	08003f12 	stmdaeq	r0, {r1, r4, r8, r9, sl, fp, ip, sp}
     a98:	00000002 	andeq	r0, r0, r2
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	0000069c 	muleq	r0, ip, r6
     aa4:	08003f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip, sp}
     aa8:	00000002 	andeq	r0, r0, r2
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	0000069c 	muleq	r0, ip, r6
     ab4:	08003f16 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, fp, ip, sp}
     ab8:	00000002 	andeq	r0, r0, r2
     abc:	0000000c 	andeq	r0, r0, ip
     ac0:	0000069c 	muleq	r0, ip, r6
     ac4:	08003f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, ip, sp}
     ac8:	00000002 	andeq	r0, r0, r2
     acc:	0000000c 	andeq	r0, r0, ip
     ad0:	0000069c 	muleq	r0, ip, r6
     ad4:	08003f1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, fp, ip, sp}
     ad8:	00000002 	andeq	r0, r0, r2
     adc:	0000000c 	andeq	r0, r0, ip
     ae0:	0000069c 	muleq	r0, ip, r6
     ae4:	08003f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp, ip, sp}
     ae8:	00000002 	andeq	r0, r0, r2
     aec:	0000000c 	andeq	r0, r0, ip
     af0:	0000069c 	muleq	r0, ip, r6
     af4:	08003f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp}
     af8:	00000002 	andeq	r0, r0, r2
     afc:	0000000c 	andeq	r0, r0, ip
     b00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b04:	7c020001 	stcvc	0, cr0, [r2], {1}
     b08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b0c:	00000014 	andeq	r0, r0, r4, lsl r0
     b10:	00000afc 	strdeq	r0, [r0], -ip
     b14:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
     b18:	0000000c 	andeq	r0, r0, ip
     b1c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b20:	00018e02 	andeq	r8, r1, r2, lsl #28
     b24:	0000000c 	andeq	r0, r0, ip
     b28:	00000afc 	strdeq	r0, [r0], -ip
     b2c:	08003f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp, ip, sp}
     b30:	00000004 	andeq	r0, r0, r4
     b34:	0000000c 	andeq	r0, r0, ip
     b38:	00000afc 	strdeq	r0, [r0], -ip
     b3c:	08003f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip, sp}
     b40:	00000004 	andeq	r0, r0, r4
     b44:	00000018 	andeq	r0, r0, r8, lsl r0
     b48:	00000afc 	strdeq	r0, [r0], -ip
     b4c:	08003f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, ip, sp}
     b50:	0000001e 	andeq	r0, r0, lr, lsl r0
     b54:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b58:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b5c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b60:	0000001c 	andeq	r0, r0, ip, lsl r0
     b64:	00000afc 	strdeq	r0, [r0], -ip
     b68:	08003f52 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, fp, ip, sp}
     b6c:	00000024 	andeq	r0, r0, r4, lsr #32
     b70:	83180e41 	tsthi	r8, #1040	; 0x410
     b74:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     b78:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     b7c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b80:	0000000c 	andeq	r0, r0, ip
     b84:	00000afc 	strdeq	r0, [r0], -ip
     b88:	08003f76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
     b8c:	00000008 	andeq	r0, r0, r8
     b90:	0000000c 	andeq	r0, r0, ip
     b94:	00000afc 	strdeq	r0, [r0], -ip
     b98:	08003f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp}
     b9c:	00000004 	andeq	r0, r0, r4
     ba0:	0000000c 	andeq	r0, r0, ip
     ba4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ba8:	7c020001 	stcvc	0, cr0, [r2], {1}
     bac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bb0:	00000014 	andeq	r0, r0, r4, lsl r0
     bb4:	00000ba0 	andeq	r0, r0, r0, lsr #23
     bb8:	08003f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp, ip, sp}
     bbc:	0000002c 	andeq	r0, r0, ip, lsr #32
     bc0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     bc4:	00018e02 	andeq	r8, r1, r2, lsl #28
     bc8:	0000000c 	andeq	r0, r0, ip
     bcc:	00000ba0 	andeq	r0, r0, r0, lsr #23
     bd0:	08003fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp, ip, sp}
     bd4:	00000004 	andeq	r0, r0, r4
     bd8:	00000018 	andeq	r0, r0, r8, lsl r0
     bdc:	00000ba0 	andeq	r0, r0, r0, lsr #23
     be0:	08003fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip, sp}
     be4:	0000009c 	muleq	r0, ip, r0
     be8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     bec:	86038504 	strhi	r8, [r3], -r4, lsl #10
     bf0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bf4:	0000001c 	andeq	r0, r0, ip, lsl r0
     bf8:	00000ba0 	andeq	r0, r0, r0, lsr #23
     bfc:	08004050 	stmdaeq	r0, {r4, r6, lr}
     c00:	00000150 	andeq	r0, r0, r0, asr r1
     c04:	83180e41 	tsthi	r8, #1040	; 0x410
     c08:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     c0c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     c10:	00018e02 	andeq	r8, r1, r2, lsl #28
     c14:	00000014 	andeq	r0, r0, r4, lsl r0
     c18:	00000ba0 	andeq	r0, r0, r0, lsr #23
     c1c:	080041a0 	stmdaeq	r0, {r5, r7, r8, lr}
     c20:	00000020 	andeq	r0, r0, r0, lsr #32
     c24:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     c28:	00018e02 	andeq	r8, r1, r2, lsl #28
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000ba0 	andeq	r0, r0, r0, lsr #23
     c34:	080041c0 	stmdaeq	r0, {r6, r7, r8, lr}
     c38:	0000000c 	andeq	r0, r0, ip
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	00000ba0 	andeq	r0, r0, r0, lsr #23
     c44:	080041cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, lr}
     c48:	0000000c 	andeq	r0, r0, ip
     c4c:	0000000c 	andeq	r0, r0, ip
     c50:	00000ba0 	andeq	r0, r0, r0, lsr #23
     c54:	080041d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, lr}
     c58:	0000000c 	andeq	r0, r0, ip
     c5c:	0000000c 	andeq	r0, r0, ip
     c60:	00000ba0 	andeq	r0, r0, r0, lsr #23
     c64:	080041e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, lr}
     c68:	0000000c 	andeq	r0, r0, ip
     c6c:	0000000c 	andeq	r0, r0, ip
     c70:	00000ba0 	andeq	r0, r0, r0, lsr #23
     c74:	080041f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, lr}
     c78:	0000000c 	andeq	r0, r0, ip
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	00000ba0 	andeq	r0, r0, r0, lsr #23
     c84:	080041fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, lr}
     c88:	00000014 	andeq	r0, r0, r4, lsl r0
     c8c:	0000000c 	andeq	r0, r0, ip
     c90:	00000ba0 	andeq	r0, r0, r0, lsr #23
     c94:	08004210 	stmdaeq	r0, {r4, r9, lr}
     c98:	0000000c 	andeq	r0, r0, ip
     c9c:	0000000c 	andeq	r0, r0, ip
     ca0:	00000ba0 	andeq	r0, r0, r0, lsr #23
     ca4:	0800421c 	stmdaeq	r0, {r2, r3, r4, r9, lr}
     ca8:	00000010 	andeq	r0, r0, r0, lsl r0
     cac:	0000000c 	andeq	r0, r0, ip
     cb0:	00000ba0 	andeq	r0, r0, r0, lsr #23
     cb4:	0800422c 	stmdaeq	r0, {r2, r3, r5, r9, lr}
     cb8:	00000008 	andeq	r0, r0, r8
     cbc:	0000000c 	andeq	r0, r0, ip
     cc0:	00000ba0 	andeq	r0, r0, r0, lsr #23
     cc4:	08004234 	stmdaeq	r0, {r2, r4, r5, r9, lr}
     cc8:	00000004 	andeq	r0, r0, r4
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	00000ba0 	andeq	r0, r0, r0, lsr #23
     cd4:	08004238 	stmdaeq	r0, {r3, r4, r5, r9, lr}
     cd8:	00000006 	andeq	r0, r0, r6
     cdc:	0000000c 	andeq	r0, r0, ip
     ce0:	00000ba0 	andeq	r0, r0, r0, lsr #23
     ce4:	0800423e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, lr}
     ce8:	0000001a 	andeq	r0, r0, sl, lsl r0
     cec:	00000014 	andeq	r0, r0, r4, lsl r0
     cf0:	00000ba0 	andeq	r0, r0, r0, lsr #23
     cf4:	08004258 	stmdaeq	r0, {r3, r4, r6, r9, lr}
     cf8:	00000028 	andeq	r0, r0, r8, lsr #32
     cfc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     d00:	00018e02 	andeq	r8, r1, r2, lsl #28
     d04:	00000018 	andeq	r0, r0, r8, lsl r0
     d08:	00000ba0 	andeq	r0, r0, r0, lsr #23
     d0c:	08004280 	stmdaeq	r0, {r7, r9, lr}
     d10:	00000024 	andeq	r0, r0, r4, lsr #32
     d14:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     d18:	4c018e02 	stcmi	14, cr8, [r1], {2}
     d1c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     d20:	00000014 	andeq	r0, r0, r4, lsl r0
     d24:	00000ba0 	andeq	r0, r0, r0, lsr #23
     d28:	080042a4 	stmdaeq	r0, {r2, r5, r7, r9, lr}
     d2c:	00000030 	andeq	r0, r0, r0, lsr r0
     d30:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     d34:	00018e02 	andeq	r8, r1, r2, lsl #28
     d38:	00000018 	andeq	r0, r0, r8, lsl r0
     d3c:	00000ba0 	andeq	r0, r0, r0, lsr #23
     d40:	080042d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, lr}
     d44:	0000002c 	andeq	r0, r0, ip, lsr #32
     d48:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     d4c:	4f018e02 	svcmi	0x00018e02
     d50:	000ec4ce 	andeq	ip, lr, lr, asr #9
     d54:	0000000c 	andeq	r0, r0, ip
     d58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d5c:	7c020001 	stcvc	0, cr0, [r2], {1}
     d60:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d64:	0000000c 	andeq	r0, r0, ip
     d68:	00000d54 	andeq	r0, r0, r4, asr sp
     d6c:	08004300 	stmdaeq	r0, {r8, r9, lr}
     d70:	00000018 	andeq	r0, r0, r8, lsl r0
     d74:	0000000c 	andeq	r0, r0, ip
     d78:	00000d54 	andeq	r0, r0, r4, asr sp
     d7c:	08004318 	stmdaeq	r0, {r3, r4, r8, r9, lr}
     d80:	00000018 	andeq	r0, r0, r8, lsl r0
     d84:	0000000c 	andeq	r0, r0, ip
     d88:	00000d54 	andeq	r0, r0, r4, asr sp
     d8c:	08004330 	stmdaeq	r0, {r4, r5, r8, r9, lr}
     d90:	00000018 	andeq	r0, r0, r8, lsl r0
     d94:	0000000c 	andeq	r0, r0, ip
     d98:	00000d54 	andeq	r0, r0, r4, asr sp
     d9c:	08004348 	stmdaeq	r0, {r3, r6, r8, r9, lr}
     da0:	00000018 	andeq	r0, r0, r8, lsl r0
     da4:	0000000c 	andeq	r0, r0, ip
     da8:	00000d54 	andeq	r0, r0, r4, asr sp
     dac:	08004360 	stmdaeq	r0, {r5, r6, r8, r9, lr}
     db0:	00000010 	andeq	r0, r0, r0, lsl r0
     db4:	0000000c 	andeq	r0, r0, ip
     db8:	00000d54 	andeq	r0, r0, r4, asr sp
     dbc:	08004370 	stmdaeq	r0, {r4, r5, r6, r8, r9, lr}
     dc0:	0000000c 	andeq	r0, r0, ip
     dc4:	0000000c 	andeq	r0, r0, ip
     dc8:	00000d54 	andeq	r0, r0, r4, asr sp
     dcc:	0800437c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, lr}
     dd0:	0000000c 	andeq	r0, r0, ip
     dd4:	0000000c 	andeq	r0, r0, ip
     dd8:	00000d54 	andeq	r0, r0, r4, asr sp
     ddc:	08004388 	stmdaeq	r0, {r3, r7, r8, r9, lr}
     de0:	00000010 	andeq	r0, r0, r0, lsl r0
     de4:	0000000c 	andeq	r0, r0, ip
     de8:	00000d54 	andeq	r0, r0, r4, asr sp
     dec:	08004398 	stmdaeq	r0, {r3, r4, r7, r8, r9, lr}
     df0:	00000010 	andeq	r0, r0, r0, lsl r0
     df4:	0000000c 	andeq	r0, r0, ip
     df8:	00000d54 	andeq	r0, r0, r4, asr sp
     dfc:	080043a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, lr}
     e00:	00000018 	andeq	r0, r0, r8, lsl r0
     e04:	0000000c 	andeq	r0, r0, ip
     e08:	00000d54 	andeq	r0, r0, r4, asr sp
     e0c:	080043c0 	stmdaeq	r0, {r6, r7, r8, r9, lr}
     e10:	00000020 	andeq	r0, r0, r0, lsr #32
     e14:	0000000c 	andeq	r0, r0, ip
     e18:	00000d54 	andeq	r0, r0, r4, asr sp
     e1c:	080043e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, lr}
     e20:	0000000c 	andeq	r0, r0, ip
     e24:	0000000c 	andeq	r0, r0, ip
     e28:	00000d54 	andeq	r0, r0, r4, asr sp
     e2c:	080043ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, lr}
     e30:	00000028 	andeq	r0, r0, r8, lsr #32
     e34:	00000018 	andeq	r0, r0, r8, lsl r0
     e38:	00000d54 	andeq	r0, r0, r4, asr sp
     e3c:	08004414 	stmdaeq	r0, {r2, r4, sl, lr}
     e40:	00000036 	andeq	r0, r0, r6, lsr r0
     e44:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     e48:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
     e4c:	0000080e 	andeq	r0, r0, lr, lsl #16
     e50:	00000018 	andeq	r0, r0, r8, lsl r0
     e54:	00000d54 	andeq	r0, r0, r4, asr sp
     e58:	0800444a 	stmdaeq	r0, {r1, r3, r6, sl, lr}
     e5c:	00000042 	andeq	r0, r0, r2, asr #32
     e60:	83100e41 	tsthi	r0, #1040	; 0x410
     e64:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     e68:	00018e02 	andeq	r8, r1, r2, lsl #28
     e6c:	00000014 	andeq	r0, r0, r4, lsl r0
     e70:	00000d54 	andeq	r0, r0, r4, asr sp
     e74:	0800448c 	stmdaeq	r0, {r2, r3, r7, sl, lr}
     e78:	0000003c 	andeq	r0, r0, ip, lsr r0
     e7c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     e80:	00018e02 	andeq	r8, r1, r2, lsl #28
     e84:	00000014 	andeq	r0, r0, r4, lsl r0
     e88:	00000d54 	andeq	r0, r0, r4, asr sp
     e8c:	080044c8 	stmdaeq	r0, {r3, r6, r7, sl, lr}
     e90:	00000070 	andeq	r0, r0, r0, ror r0
     e94:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     e98:	00018e02 	andeq	r8, r1, r2, lsl #28
     e9c:	00000018 	andeq	r0, r0, r8, lsl r0
     ea0:	00000d54 	andeq	r0, r0, r4, asr sp
     ea4:	08004538 	stmdaeq	r0, {r3, r4, r5, r8, sl, lr}
     ea8:	00000048 	andeq	r0, r0, r8, asr #32
     eac:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     eb0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     eb4:	00018e02 	andeq	r8, r1, r2, lsl #28
     eb8:	00000018 	andeq	r0, r0, r8, lsl r0
     ebc:	00000d54 	andeq	r0, r0, r4, asr sp
     ec0:	08004580 	stmdaeq	r0, {r7, r8, sl, lr}
     ec4:	00000038 	andeq	r0, r0, r8, lsr r0
     ec8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ecc:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ed0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ed4:	00000018 	andeq	r0, r0, r8, lsl r0
     ed8:	00000d54 	andeq	r0, r0, r4, asr sp
     edc:	080045b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, lr}
     ee0:	00000048 	andeq	r0, r0, r8, asr #32
     ee4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ee8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     eec:	00018e02 	andeq	r8, r1, r2, lsl #28
     ef0:	00000014 	andeq	r0, r0, r4, lsl r0
     ef4:	00000d54 	andeq	r0, r0, r4, asr sp
     ef8:	08004600 	stmdaeq	r0, {r9, sl, lr}
     efc:	000000a0 	andeq	r0, r0, r0, lsr #1
     f00:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     f04:	00018e02 	andeq	r8, r1, r2, lsl #28
     f08:	00000018 	andeq	r0, r0, r8, lsl r0
     f0c:	00000d54 	andeq	r0, r0, r4, asr sp
     f10:	080046a0 	stmdaeq	r0, {r5, r7, r9, sl, lr}
     f14:	0000008c 	andeq	r0, r0, ip, lsl #1
     f18:	83100e41 	tsthi	r0, #1040	; 0x410
     f1c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     f20:	00018e02 	andeq	r8, r1, r2, lsl #28
     f24:	0000001c 	andeq	r0, r0, ip, lsl r0
     f28:	00000d54 	andeq	r0, r0, r4, asr sp
     f2c:	0800472c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, lr}
     f30:	00000054 	andeq	r0, r0, r4, asr r0
     f34:	83180e41 	tsthi	r8, #1040	; 0x410
     f38:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     f3c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     f40:	00018e02 	andeq	r8, r1, r2, lsl #28
     f44:	0000000c 	andeq	r0, r0, ip
     f48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f4c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f50:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f54:	0000001c 	andeq	r0, r0, ip, lsl r0
     f58:	00000f44 	andeq	r0, r0, r4, asr #30
     f5c:	08004780 	stmdaeq	r0, {r7, r8, r9, sl, lr}
     f60:	000000a4 	andeq	r0, r0, r4, lsr #1
     f64:	83080e41 	movwhi	r0, #36417	; 0x8e41
     f68:	02018e02 	andeq	r8, r1, #2, 28
     f6c:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
     f70:	0b42000e 	bleq	1080fb0 <__Stack_Size+0x1080bb0>
     f74:	00000018 	andeq	r0, r0, r8, lsl r0
     f78:	00000f44 	andeq	r0, r0, r4, asr #30
     f7c:	08004824 	stmdaeq	r0, {r2, r5, fp, lr}
     f80:	00000016 	andeq	r0, r0, r6, lsl r0
     f84:	83080e41 	movwhi	r0, #36417	; 0x8e41
     f88:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     f8c:	000ec3ce 	andeq	ip, lr, lr, asr #7
     f90:	0000001c 	andeq	r0, r0, ip, lsl r0
     f94:	00000f44 	andeq	r0, r0, r4, asr #30
     f98:	0800483a 	stmdaeq	r0, {r1, r3, r4, r5, fp, lr}
     f9c:	0000009c 	muleq	r0, ip, r0
     fa0:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     fa4:	86048505 	strhi	r8, [r4], -r5, lsl #10
     fa8:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     fac:	00000001 	andeq	r0, r0, r1
     fb0:	0000000c 	andeq	r0, r0, ip
     fb4:	00000f44 	andeq	r0, r0, r4, asr #30
     fb8:	080048d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, lr}
     fbc:	00000010 	andeq	r0, r0, r0, lsl r0
     fc0:	0000000c 	andeq	r0, r0, ip
     fc4:	00000f44 	andeq	r0, r0, r4, asr #30
     fc8:	080048e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, lr}
     fcc:	0000000c 	andeq	r0, r0, ip
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	00000f44 	andeq	r0, r0, r4, asr #30
     fd8:	080048f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, lr}
     fdc:	00000006 	andeq	r0, r0, r6
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000f44 	andeq	r0, r0, r4, asr #30
     fe8:	080048f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, lr}
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	00000f44 	andeq	r0, r0, r4, asr #30
     ff8:	08004904 	stmdaeq	r0, {r2, r8, fp, lr}
     ffc:	00000006 	andeq	r0, r0, r6
    1000:	0000000c 	andeq	r0, r0, ip
    1004:	00000f44 	andeq	r0, r0, r4, asr #30
    1008:	0800490a 	stmdaeq	r0, {r1, r3, r8, fp, lr}
    100c:	00000004 	andeq	r0, r0, r4
    1010:	0000000c 	andeq	r0, r0, ip
    1014:	00000f44 	andeq	r0, r0, r4, asr #30
    1018:	0800490e 	stmdaeq	r0, {r1, r2, r3, r8, fp, lr}
    101c:	00000004 	andeq	r0, r0, r4
    1020:	0000000c 	andeq	r0, r0, ip
    1024:	00000f44 	andeq	r0, r0, r4, asr #30
    1028:	08004912 	stmdaeq	r0, {r1, r4, r8, fp, lr}
    102c:	0000000a 	andeq	r0, r0, sl
    1030:	0000000c 	andeq	r0, r0, ip
    1034:	00000f44 	andeq	r0, r0, r4, asr #30
    1038:	0800491c 	stmdaeq	r0, {r2, r3, r4, r8, fp, lr}
    103c:	00000004 	andeq	r0, r0, r4
    1040:	0000000c 	andeq	r0, r0, ip
    1044:	00000f44 	andeq	r0, r0, r4, asr #30
    1048:	08004920 	stmdaeq	r0, {r5, r8, fp, lr}
    104c:	00000010 	andeq	r0, r0, r0, lsl r0
    1050:	0000000c 	andeq	r0, r0, ip
    1054:	00000f44 	andeq	r0, r0, r4, asr #30
    1058:	08004930 	stmdaeq	r0, {r4, r5, r8, fp, lr}
    105c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1060:	0000000c 	andeq	r0, r0, ip
    1064:	00000f44 	andeq	r0, r0, r4, asr #30
    1068:	0800494c 	stmdaeq	r0, {r2, r3, r6, r8, fp, lr}
    106c:	0000000c 	andeq	r0, r0, ip
    1070:	00000018 	andeq	r0, r0, r8, lsl r0
    1074:	00000f44 	andeq	r0, r0, r4, asr #30
    1078:	08004958 	stmdaeq	r0, {r3, r4, r6, r8, fp, lr}
    107c:	00000054 	andeq	r0, r0, r4, asr r0
    1080:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1084:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1088:	00000001 	andeq	r0, r0, r1
    108c:	00000014 	andeq	r0, r0, r4, lsl r0
    1090:	00000f44 	andeq	r0, r0, r4, asr #30
    1094:	080049ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, lr}
    1098:	0000002a 	andeq	r0, r0, sl, lsr #32
    109c:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
    10a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10a4:	0000000c 	andeq	r0, r0, ip
    10a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10ac:	7c020001 	stcvc	0, cr0, [r2], {1}
    10b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	000010a4 	andeq	r1, r0, r4, lsr #1
    10bc:	080049d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, lr}
    10c0:	00000034 	andeq	r0, r0, r4, lsr r0
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	000010a4 	andeq	r1, r0, r4, lsr #1
    10cc:	08004a0c 	stmdaeq	r0, {r2, r3, r9, fp, lr}
    10d0:	00000030 	andeq	r0, r0, r0, lsr r0
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	000010a4 	andeq	r1, r0, r4, lsr #1
    10dc:	08004a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, lr}
    10e0:	00000014 	andeq	r0, r0, r4, lsl r0
    10e4:	00000018 	andeq	r0, r0, r8, lsl r0
    10e8:	000010a4 	andeq	r1, r0, r4, lsr #1
    10ec:	08004a50 	stmdaeq	r0, {r4, r6, r9, fp, lr}
    10f0:	00000084 	andeq	r0, r0, r4, lsl #1
    10f4:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    10f8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    10fc:	00000001 	andeq	r0, r0, r1
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	000010a4 	andeq	r1, r0, r4, lsr #1
    1108:	08004ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, lr}
    110c:	0000000c 	andeq	r0, r0, ip
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	000010a4 	andeq	r1, r0, r4, lsr #1
    1118:	08004ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp, lr}
    111c:	00000004 	andeq	r0, r0, r4
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	000010a4 	andeq	r1, r0, r4, lsr #1
    1128:	08004ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, lr}
    112c:	00000004 	andeq	r0, r0, r4
    1130:	0000000c 	andeq	r0, r0, ip
    1134:	000010a4 	andeq	r1, r0, r4, lsr #1
    1138:	08004ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp, lr}
    113c:	00000004 	andeq	r0, r0, r4
    1140:	0000000c 	andeq	r0, r0, ip
    1144:	000010a4 	andeq	r1, r0, r4, lsr #1
    1148:	08004aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, lr}
    114c:	00000004 	andeq	r0, r0, r4
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	000010a4 	andeq	r1, r0, r4, lsr #1
    1158:	08004af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp, lr}
    115c:	00000006 	andeq	r0, r0, r6
    1160:	0000000c 	andeq	r0, r0, ip
    1164:	000010a4 	andeq	r1, r0, r4, lsr #1
    1168:	08004af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp, lr}
    116c:	00000004 	andeq	r0, r0, r4
    1170:	0000000c 	andeq	r0, r0, ip
    1174:	000010a4 	andeq	r1, r0, r4, lsr #1
    1178:	08004afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp, lr}
    117c:	0000000e 	andeq	r0, r0, lr
    1180:	0000000c 	andeq	r0, r0, ip
    1184:	000010a4 	andeq	r1, r0, r4, lsr #1
    1188:	08004b08 	stmdaeq	r0, {r3, r8, r9, fp, lr}
    118c:	00000020 	andeq	r0, r0, r0, lsr #32
    1190:	0000000c 	andeq	r0, r0, ip
    1194:	000010a4 	andeq	r1, r0, r4, lsr #1
    1198:	08004b28 	stmdaeq	r0, {r3, r5, r8, r9, fp, lr}
    119c:	0000000c 	andeq	r0, r0, ip
    11a0:	0000000c 	andeq	r0, r0, ip
    11a4:	000010a4 	andeq	r1, r0, r4, lsr #1
    11a8:	08004b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, lr}
    11ac:	00000018 	andeq	r0, r0, r8, lsl r0
    11b0:	0000000c 	andeq	r0, r0, ip
    11b4:	000010a4 	andeq	r1, r0, r4, lsr #1
    11b8:	08004b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, lr}
    11bc:	00000010 	andeq	r0, r0, r0, lsl r0
    11c0:	0000000c 	andeq	r0, r0, ip
    11c4:	000010a4 	andeq	r1, r0, r4, lsr #1
    11c8:	08004b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, lr}
    11cc:	00000020 	andeq	r0, r0, r0, lsr #32
    11d0:	0000000c 	andeq	r0, r0, ip
    11d4:	000010a4 	andeq	r1, r0, r4, lsr #1
    11d8:	08004b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, lr}
    11dc:	0000000c 	andeq	r0, r0, ip
    11e0:	0000000c 	andeq	r0, r0, ip
    11e4:	000010a4 	andeq	r1, r0, r4, lsr #1
    11e8:	08004b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, lr}
    11ec:	00000014 	andeq	r0, r0, r4, lsl r0
    11f0:	0000000c 	andeq	r0, r0, ip
    11f4:	000010a4 	andeq	r1, r0, r4, lsr #1
    11f8:	08004b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, lr}
    11fc:	00000010 	andeq	r0, r0, r0, lsl r0
    1200:	0000000c 	andeq	r0, r0, ip
    1204:	000010a4 	andeq	r1, r0, r4, lsr #1
    1208:	08004bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp, lr}
    120c:	00000010 	andeq	r0, r0, r0, lsl r0
    1210:	0000000c 	andeq	r0, r0, ip
    1214:	000010a4 	andeq	r1, r0, r4, lsr #1
    1218:	08004bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
    121c:	00000018 	andeq	r0, r0, r8, lsl r0
    1220:	0000000c 	andeq	r0, r0, ip
    1224:	000010a4 	andeq	r1, r0, r4, lsr #1
    1228:	08004bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, lr}
    122c:	00000020 	andeq	r0, r0, r0, lsr #32
    1230:	00000014 	andeq	r0, r0, r4, lsl r0
    1234:	000010a4 	andeq	r1, r0, r4, lsr #1
    1238:	08004bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp, lr}
    123c:	0000004c 	andeq	r0, r0, ip, asr #32
    1240:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1244:	00018e02 	andeq	r8, r1, r2, lsl #28
    1248:	0000000c 	andeq	r0, r0, ip
    124c:	000010a4 	andeq	r1, r0, r4, lsr #1
    1250:	08004c40 	stmdaeq	r0, {r6, sl, fp, lr}
    1254:	0000001c 	andeq	r0, r0, ip, lsl r0
    1258:	0000000c 	andeq	r0, r0, ip
    125c:	000010a4 	andeq	r1, r0, r4, lsr #1
    1260:	08004c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp, lr}
    1264:	00000018 	andeq	r0, r0, r8, lsl r0
    1268:	0000000c 	andeq	r0, r0, ip
    126c:	000010a4 	andeq	r1, r0, r4, lsr #1
    1270:	08004c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp, lr}
    1274:	00000018 	andeq	r0, r0, r8, lsl r0
    1278:	0000000c 	andeq	r0, r0, ip
    127c:	000010a4 	andeq	r1, r0, r4, lsr #1
    1280:	08004c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, lr}
    1284:	0000001c 	andeq	r0, r0, ip, lsl r0
    1288:	0000000c 	andeq	r0, r0, ip
    128c:	000010a4 	andeq	r1, r0, r4, lsr #1
    1290:	08004ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, lr}
    1294:	00000030 	andeq	r0, r0, r0, lsr r0
    1298:	0000000c 	andeq	r0, r0, ip
    129c:	000010a4 	andeq	r1, r0, r4, lsr #1
    12a0:	08004cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, lr}
    12a4:	00000014 	andeq	r0, r0, r4, lsl r0
    12a8:	0000000c 	andeq	r0, r0, ip
    12ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12b0:	7c020001 	stcvc	0, cr0, [r2], {1}
    12b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12b8:	00000018 	andeq	r0, r0, r8, lsl r0
    12bc:	000012a8 	andeq	r1, r0, r8, lsr #5
    12c0:	08004cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, lr}
    12c4:	0000001a 	andeq	r0, r0, sl, lsl r0
    12c8:	83080e41 	movwhi	r0, #36417	; 0x8e41
    12cc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
    12d0:	000ec3ce 	andeq	ip, lr, lr, asr #7
    12d4:	0000000c 	andeq	r0, r0, ip
    12d8:	000012a8 	andeq	r1, r0, r8, lsr #5
    12dc:	08004d06 	stmdaeq	r0, {r1, r2, r8, sl, fp, lr}
    12e0:	0000000a 	andeq	r0, r0, sl
    12e4:	0000000c 	andeq	r0, r0, ip
    12e8:	000012a8 	andeq	r1, r0, r8, lsr #5
    12ec:	08004d10 	stmdaeq	r0, {r4, r8, sl, fp, lr}
    12f0:	0000000c 	andeq	r0, r0, ip
    12f4:	0000000c 	andeq	r0, r0, ip
    12f8:	000012a8 	andeq	r1, r0, r8, lsr #5
    12fc:	08004d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, lr}
    1300:	00000014 	andeq	r0, r0, r4, lsl r0
    1304:	0000000c 	andeq	r0, r0, ip
    1308:	000012a8 	andeq	r1, r0, r8, lsr #5
    130c:	08004d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, lr}
    1310:	0000000c 	andeq	r0, r0, ip
    1314:	0000000c 	andeq	r0, r0, ip
    1318:	000012a8 	andeq	r1, r0, r8, lsr #5
    131c:	08004d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, lr}
    1320:	0000002c 	andeq	r0, r0, ip, lsr #32
    1324:	0000000c 	andeq	r0, r0, ip
    1328:	000012a8 	andeq	r1, r0, r8, lsr #5
    132c:	08004d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, lr}
    1330:	00000028 	andeq	r0, r0, r8, lsr #32
    1334:	0000000c 	andeq	r0, r0, ip
    1338:	000012a8 	andeq	r1, r0, r8, lsr #5
    133c:	08004d90 	stmdaeq	r0, {r4, r7, r8, sl, fp, lr}
    1340:	00000014 	andeq	r0, r0, r4, lsl r0
    1344:	0000000c 	andeq	r0, r0, ip
    1348:	000012a8 	andeq	r1, r0, r8, lsr #5
    134c:	08004da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, lr}
    1350:	00000010 	andeq	r0, r0, r0, lsl r0
    1354:	0000000c 	andeq	r0, r0, ip
    1358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    135c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1360:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1364:	0000000c 	andeq	r0, r0, ip
    1368:	00001354 	andeq	r1, r0, r4, asr r3
    136c:	08004db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, lr}
    1370:	0000003c 	andeq	r0, r0, ip, lsr r0
    1374:	0000000c 	andeq	r0, r0, ip
    1378:	00001354 	andeq	r1, r0, r4, asr r3
    137c:	08004df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp, lr}
    1380:	00000038 	andeq	r0, r0, r8, lsr r0
    1384:	0000000c 	andeq	r0, r0, ip
    1388:	00001354 	andeq	r1, r0, r4, asr r3
    138c:	08004e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, lr}
    1390:	00000014 	andeq	r0, r0, r4, lsl r0
    1394:	0000000c 	andeq	r0, r0, ip
    1398:	00001354 	andeq	r1, r0, r4, asr r3
    139c:	08004e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, lr}
    13a0:	0000000c 	andeq	r0, r0, ip
    13a4:	0000000c 	andeq	r0, r0, ip
    13a8:	00001354 	andeq	r1, r0, r4, asr r3
    13ac:	08004e48 	stmdaeq	r0, {r3, r6, r9, sl, fp, lr}
    13b0:	00000014 	andeq	r0, r0, r4, lsl r0
    13b4:	0000000c 	andeq	r0, r0, ip
    13b8:	00001354 	andeq	r1, r0, r4, asr r3
    13bc:	08004e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp, lr}
    13c0:	0000000c 	andeq	r0, r0, ip
    13c4:	0000000c 	andeq	r0, r0, ip
    13c8:	00001354 	andeq	r1, r0, r4, asr r3
    13cc:	08004e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, lr}
    13d0:	00000014 	andeq	r0, r0, r4, lsl r0
    13d4:	0000000c 	andeq	r0, r0, ip
    13d8:	00001354 	andeq	r1, r0, r4, asr r3
    13dc:	08004e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp, lr}
    13e0:	00000010 	andeq	r0, r0, r0, lsl r0
    13e4:	0000000c 	andeq	r0, r0, ip
    13e8:	00001354 	andeq	r1, r0, r4, asr r3
    13ec:	08004e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp, lr}
    13f0:	00000014 	andeq	r0, r0, r4, lsl r0
    13f4:	0000000c 	andeq	r0, r0, ip
    13f8:	00001354 	andeq	r1, r0, r4, asr r3
    13fc:	08004ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp, lr}
    1400:	00000014 	andeq	r0, r0, r4, lsl r0
    1404:	0000000c 	andeq	r0, r0, ip
    1408:	00001354 	andeq	r1, r0, r4, asr r3
    140c:	08004eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, lr}
    1410:	00000014 	andeq	r0, r0, r4, lsl r0
    1414:	0000000c 	andeq	r0, r0, ip
    1418:	00001354 	andeq	r1, r0, r4, asr r3
    141c:	08004ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, lr}
    1420:	00000018 	andeq	r0, r0, r8, lsl r0
    1424:	0000000c 	andeq	r0, r0, ip
    1428:	00001354 	andeq	r1, r0, r4, asr r3
    142c:	08004ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, lr}
    1430:	0000000c 	andeq	r0, r0, ip
    1434:	0000000c 	andeq	r0, r0, ip
    1438:	00001354 	andeq	r1, r0, r4, asr r3
    143c:	08004eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, lr}
    1440:	00000014 	andeq	r0, r0, r4, lsl r0
    1444:	0000000c 	andeq	r0, r0, ip
    1448:	00001354 	andeq	r1, r0, r4, asr r3
    144c:	08004f00 	stmdaeq	r0, {r8, r9, sl, fp, lr}
    1450:	00000020 	andeq	r0, r0, r0, lsr #32
    1454:	0000000c 	andeq	r0, r0, ip
    1458:	00001354 	andeq	r1, r0, r4, asr r3
    145c:	08004f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, lr}
    1460:	0000000c 	andeq	r0, r0, ip
    1464:	0000000c 	andeq	r0, r0, ip
    1468:	00001354 	andeq	r1, r0, r4, asr r3
    146c:	08004f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp, lr}
    1470:	00000010 	andeq	r0, r0, r0, lsl r0
    1474:	0000000c 	andeq	r0, r0, ip
    1478:	00001354 	andeq	r1, r0, r4, asr r3
    147c:	08004f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, lr}
    1480:	0000000c 	andeq	r0, r0, ip
    1484:	00000014 	andeq	r0, r0, r4, lsl r0
    1488:	00001354 	andeq	r1, r0, r4, asr r3
    148c:	08004f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, lr}
    1490:	00000084 	andeq	r0, r0, r4, lsl #1
    1494:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1498:	00018e02 	andeq	r8, r1, r2, lsl #28
    149c:	0000000c 	andeq	r0, r0, ip
    14a0:	00001354 	andeq	r1, r0, r4, asr r3
    14a4:	08004fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, lr}
    14a8:	00000018 	andeq	r0, r0, r8, lsl r0
    14ac:	0000000c 	andeq	r0, r0, ip
    14b0:	00001354 	andeq	r1, r0, r4, asr r3
    14b4:	08004fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, lr}
    14b8:	00000018 	andeq	r0, r0, r8, lsl r0
    14bc:	0000000c 	andeq	r0, r0, ip
    14c0:	00001354 	andeq	r1, r0, r4, asr r3
    14c4:	08004ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    14c8:	00000018 	andeq	r0, r0, r8, lsl r0
    14cc:	0000000c 	andeq	r0, r0, ip
    14d0:	00001354 	andeq	r1, r0, r4, asr r3
    14d4:	08005014 	stmdaeq	r0, {r2, r4, ip, lr}
    14d8:	00000018 	andeq	r0, r0, r8, lsl r0
    14dc:	0000000c 	andeq	r0, r0, ip
    14e0:	00001354 	andeq	r1, r0, r4, asr r3
    14e4:	0800502c 	stmdaeq	r0, {r2, r3, r5, ip, lr}
    14e8:	00000018 	andeq	r0, r0, r8, lsl r0
    14ec:	0000000c 	andeq	r0, r0, ip
    14f0:	00001354 	andeq	r1, r0, r4, asr r3
    14f4:	08005044 	stmdaeq	r0, {r2, r6, ip, lr}
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	0000000c 	andeq	r0, r0, ip
    1500:	00001354 	andeq	r1, r0, r4, asr r3
    1504:	08005050 	stmdaeq	r0, {r4, r6, ip, lr}
    1508:	0000000c 	andeq	r0, r0, ip
    150c:	0000000c 	andeq	r0, r0, ip
    1510:	00001354 	andeq	r1, r0, r4, asr r3
    1514:	0800505c 	stmdaeq	r0, {r2, r3, r4, r6, ip, lr}
    1518:	0000000c 	andeq	r0, r0, ip
    151c:	0000000c 	andeq	r0, r0, ip
    1520:	00001354 	andeq	r1, r0, r4, asr r3
    1524:	08005068 	stmdaeq	r0, {r3, r5, r6, ip, lr}
    1528:	00000028 	andeq	r0, r0, r8, lsr #32
    152c:	00000014 	andeq	r0, r0, r4, lsl r0
    1530:	00001354 	andeq	r1, r0, r4, asr r3
    1534:	08005090 	stmdaeq	r0, {r4, r7, ip, lr}
    1538:	0000002e 	andeq	r0, r0, lr, lsr #32
    153c:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1540:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    1544:	0000000c 	andeq	r0, r0, ip
    1548:	00001354 	andeq	r1, r0, r4, asr r3
    154c:	080050be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, ip, lr}
    1550:	00000012 	andeq	r0, r0, r2, lsl r0
    1554:	0000000c 	andeq	r0, r0, ip
    1558:	00001354 	andeq	r1, r0, r4, asr r3
    155c:	080050d0 	stmdaeq	r0, {r4, r6, r7, ip, lr}
    1560:	00000014 	andeq	r0, r0, r4, lsl r0
    1564:	0000000c 	andeq	r0, r0, ip
    1568:	00001354 	andeq	r1, r0, r4, asr r3
    156c:	080050e4 	stmdaeq	r0, {r2, r5, r6, r7, ip, lr}
    1570:	0000000c 	andeq	r0, r0, ip
    1574:	0000000c 	andeq	r0, r0, ip
    1578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    157c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1580:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1584:	0000000c 	andeq	r0, r0, ip
    1588:	00001574 	andeq	r1, r0, r4, ror r5
    158c:	080050f0 	stmdaeq	r0, {r4, r5, r6, r7, ip, lr}
    1590:	00000018 	andeq	r0, r0, r8, lsl r0
    1594:	0000000c 	andeq	r0, r0, ip
    1598:	00001574 	andeq	r1, r0, r4, ror r5
    159c:	08005108 	stmdaeq	r0, {r3, r8, ip, lr}
    15a0:	0000000c 	andeq	r0, r0, ip
    15a4:	0000000c 	andeq	r0, r0, ip
    15a8:	00001574 	andeq	r1, r0, r4, ror r5
    15ac:	08005114 	stmdaeq	r0, {r2, r4, r8, ip, lr}
    15b0:	00000028 	andeq	r0, r0, r8, lsr #32
    15b4:	0000000c 	andeq	r0, r0, ip
    15b8:	00001574 	andeq	r1, r0, r4, ror r5
    15bc:	0800513c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, lr}
    15c0:	00000018 	andeq	r0, r0, r8, lsl r0
    15c4:	0000000c 	andeq	r0, r0, ip
    15c8:	00001574 	andeq	r1, r0, r4, ror r5
    15cc:	08005154 	stmdaeq	r0, {r2, r4, r6, r8, ip, lr}
    15d0:	0000000c 	andeq	r0, r0, ip
    15d4:	0000000c 	andeq	r0, r0, ip
    15d8:	00001574 	andeq	r1, r0, r4, ror r5
    15dc:	08005160 	stmdaeq	r0, {r5, r6, r8, ip, lr}
    15e0:	0000001c 	andeq	r0, r0, ip, lsl r0
    15e4:	0000000c 	andeq	r0, r0, ip
    15e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15ec:	7c020001 	stcvc	0, cr0, [r2], {1}
    15f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15f4:	00000018 	andeq	r0, r0, r8, lsl r0
    15f8:	000015e4 	andeq	r1, r0, r4, ror #11
    15fc:	0800517c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, lr}
    1600:	00000032 	andeq	r0, r0, r2, lsr r0
    1604:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1608:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    160c:	00000001 	andeq	r0, r0, r1
    1610:	00000018 	andeq	r0, r0, r8, lsl r0
    1614:	000015e4 	andeq	r1, r0, r4, ror #11
    1618:	080051ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, ip, lr}
    161c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1620:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1624:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1628:	00000001 	andeq	r0, r0, r1
    162c:	00000024 	andeq	r0, r0, r4, lsr #32
    1630:	000015e4 	andeq	r1, r0, r4, ror #11
    1634:	080051e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, lr}
    1638:	000000c8 	andeq	r0, r0, r8, asr #1
    163c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1640:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1644:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1648:	620b4200 	andvs	r4, fp, #0, 4
    164c:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1650:	000b4200 	andeq	r4, fp, r0, lsl #4
    1654:	0000000c 	andeq	r0, r0, ip
    1658:	000015e4 	andeq	r1, r0, r4, ror #11
    165c:	080052b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, lr}
    1660:	0000003c 	andeq	r0, r0, ip, lsr r0
    1664:	00000018 	andeq	r0, r0, r8, lsl r0
    1668:	000015e4 	andeq	r1, r0, r4, ror #11
    166c:	080052ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, lr}
    1670:	00000074 	andeq	r0, r0, r4, ror r0
    1674:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1678:	86038504 	strhi	r8, [r3], -r4, lsl #10
    167c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1680:	00000018 	andeq	r0, r0, r8, lsl r0
    1684:	000015e4 	andeq	r1, r0, r4, ror #11
    1688:	08005360 	stmdaeq	r0, {r5, r6, r8, r9, ip, lr}
    168c:	00000088 	andeq	r0, r0, r8, lsl #1
    1690:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1694:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1698:	00000001 	andeq	r0, r0, r1
    169c:	00000018 	andeq	r0, r0, r8, lsl r0
    16a0:	000015e4 	andeq	r1, r0, r4, ror #11
    16a4:	080053e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, lr}
    16a8:	00000084 	andeq	r0, r0, r4, lsl #1
    16ac:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    16b0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    16b4:	00018e02 	andeq	r8, r1, r2, lsl #28
    16b8:	00000018 	andeq	r0, r0, r8, lsl r0
    16bc:	000015e4 	andeq	r1, r0, r4, ror #11
    16c0:	0800546c 	stmdaeq	r0, {r2, r3, r5, r6, sl, ip, lr}
    16c4:	00000068 	andeq	r0, r0, r8, rrx
    16c8:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    16cc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    16d0:	00000001 	andeq	r0, r0, r1
    16d4:	0000000c 	andeq	r0, r0, ip
    16d8:	000015e4 	andeq	r1, r0, r4, ror #11
    16dc:	080054d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip, lr}
    16e0:	00000022 	andeq	r0, r0, r2, lsr #32
    16e4:	0000000c 	andeq	r0, r0, ip
    16e8:	000015e4 	andeq	r1, r0, r4, ror #11
    16ec:	080054f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, sl, ip, lr}
    16f0:	00000012 	andeq	r0, r0, r2, lsl r0
    16f4:	0000000c 	andeq	r0, r0, ip
    16f8:	000015e4 	andeq	r1, r0, r4, ror #11
    16fc:	08005508 	stmdaeq	r0, {r3, r8, sl, ip, lr}
    1700:	00000014 	andeq	r0, r0, r4, lsl r0
    1704:	0000000c 	andeq	r0, r0, ip
    1708:	000015e4 	andeq	r1, r0, r4, ror #11
    170c:	0800551c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip, lr}
    1710:	00000010 	andeq	r0, r0, r0, lsl r0
    1714:	0000000c 	andeq	r0, r0, ip
    1718:	000015e4 	andeq	r1, r0, r4, ror #11
    171c:	0800552c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip, lr}
    1720:	00000012 	andeq	r0, r0, r2, lsl r0
    1724:	0000000c 	andeq	r0, r0, ip
    1728:	000015e4 	andeq	r1, r0, r4, ror #11
    172c:	0800553e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, sl, ip, lr}
    1730:	00000018 	andeq	r0, r0, r8, lsl r0
    1734:	0000000c 	andeq	r0, r0, ip
    1738:	000015e4 	andeq	r1, r0, r4, ror #11
    173c:	08005556 	stmdaeq	r0, {r1, r2, r4, r6, r8, sl, ip, lr}
    1740:	0000001c 	andeq	r0, r0, ip, lsl r0
    1744:	0000000c 	andeq	r0, r0, ip
    1748:	000015e4 	andeq	r1, r0, r4, ror #11
    174c:	08005572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, ip, lr}
    1750:	00000012 	andeq	r0, r0, r2, lsl r0
    1754:	0000000c 	andeq	r0, r0, ip
    1758:	000015e4 	andeq	r1, r0, r4, ror #11
    175c:	08005584 	stmdaeq	r0, {r2, r7, r8, sl, ip, lr}
    1760:	00000004 	andeq	r0, r0, r4
    1764:	0000000c 	andeq	r0, r0, ip
    1768:	000015e4 	andeq	r1, r0, r4, ror #11
    176c:	08005588 	stmdaeq	r0, {r3, r7, r8, sl, ip, lr}
    1770:	00000008 	andeq	r0, r0, r8
    1774:	0000000c 	andeq	r0, r0, ip
    1778:	000015e4 	andeq	r1, r0, r4, ror #11
    177c:	08005590 	stmdaeq	r0, {r4, r7, r8, sl, ip, lr}
    1780:	00000012 	andeq	r0, r0, r2, lsl r0
    1784:	0000000c 	andeq	r0, r0, ip
    1788:	000015e4 	andeq	r1, r0, r4, ror #11
    178c:	080055a2 	stmdaeq	r0, {r1, r5, r7, r8, sl, ip, lr}
    1790:	0000000e 	andeq	r0, r0, lr
    1794:	0000000c 	andeq	r0, r0, ip
    1798:	000015e4 	andeq	r1, r0, r4, ror #11
    179c:	080055b0 	stmdaeq	r0, {r4, r5, r7, r8, sl, ip, lr}
    17a0:	0000001a 	andeq	r0, r0, sl, lsl r0
    17a4:	00000018 	andeq	r0, r0, r8, lsl r0
    17a8:	000015e4 	andeq	r1, r0, r4, ror #11
    17ac:	080055ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, ip, lr}
    17b0:	00000034 	andeq	r0, r0, r4, lsr r0
    17b4:	83100e41 	tsthi	r0, #1040	; 0x410
    17b8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    17bc:	00018e02 	andeq	r8, r1, r2, lsl #28
    17c0:	00000014 	andeq	r0, r0, r4, lsl r0
    17c4:	000015e4 	andeq	r1, r0, r4, ror #11
    17c8:	080055fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, lr}
    17cc:	00000014 	andeq	r0, r0, r4, lsl r0
    17d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    17d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    17d8:	00000014 	andeq	r0, r0, r4, lsl r0
    17dc:	000015e4 	andeq	r1, r0, r4, ror #11
    17e0:	08005612 	stmdaeq	r0, {r1, r4, r9, sl, ip, lr}
    17e4:	0000001a 	andeq	r0, r0, sl, lsl r0
    17e8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    17ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    17f0:	00000014 	andeq	r0, r0, r4, lsl r0
    17f4:	000015e4 	andeq	r1, r0, r4, ror #11
    17f8:	0800562c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, lr}
    17fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1800:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1804:	00018e02 	andeq	r8, r1, r2, lsl #28
    1808:	0000000c 	andeq	r0, r0, ip
    180c:	000015e4 	andeq	r1, r0, r4, ror #11
    1810:	08005640 	stmdaeq	r0, {r6, r9, sl, ip, lr}
    1814:	00000006 	andeq	r0, r0, r6
    1818:	0000000c 	andeq	r0, r0, ip
    181c:	000015e4 	andeq	r1, r0, r4, ror #11
    1820:	08005646 	stmdaeq	r0, {r1, r2, r6, r9, sl, ip, lr}
    1824:	00000010 	andeq	r0, r0, r0, lsl r0
    1828:	0000000c 	andeq	r0, r0, ip
    182c:	000015e4 	andeq	r1, r0, r4, ror #11
    1830:	08005656 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, ip, lr}
    1834:	00000010 	andeq	r0, r0, r0, lsl r0
    1838:	00000018 	andeq	r0, r0, r8, lsl r0
    183c:	000015e4 	andeq	r1, r0, r4, ror #11
    1840:	08005666 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, ip, lr}
    1844:	0000003c 	andeq	r0, r0, ip, lsr r0
    1848:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    184c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1850:	00018e02 	andeq	r8, r1, r2, lsl #28
    1854:	0000000c 	andeq	r0, r0, ip
    1858:	000015e4 	andeq	r1, r0, r4, ror #11
    185c:	080056a2 	stmdaeq	r0, {r1, r5, r7, r9, sl, ip, lr}
    1860:	00000010 	andeq	r0, r0, r0, lsl r0
    1864:	0000000c 	andeq	r0, r0, ip
    1868:	000015e4 	andeq	r1, r0, r4, ror #11
    186c:	080056b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, ip, lr}
    1870:	00000014 	andeq	r0, r0, r4, lsl r0
    1874:	0000000c 	andeq	r0, r0, ip
    1878:	000015e4 	andeq	r1, r0, r4, ror #11
    187c:	080056c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, ip, lr}
    1880:	00000010 	andeq	r0, r0, r0, lsl r0
    1884:	0000000c 	andeq	r0, r0, ip
    1888:	000015e4 	andeq	r1, r0, r4, ror #11
    188c:	080056d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, ip, lr}
    1890:	00000014 	andeq	r0, r0, r4, lsl r0
    1894:	0000000c 	andeq	r0, r0, ip
    1898:	000015e4 	andeq	r1, r0, r4, ror #11
    189c:	080056ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, ip, lr}
    18a0:	00000018 	andeq	r0, r0, r8, lsl r0
    18a4:	0000000c 	andeq	r0, r0, ip
    18a8:	000015e4 	andeq	r1, r0, r4, ror #11
    18ac:	08005702 	stmdaeq	r0, {r1, r8, r9, sl, ip, lr}
    18b0:	00000018 	andeq	r0, r0, r8, lsl r0
    18b4:	0000000c 	andeq	r0, r0, ip
    18b8:	000015e4 	andeq	r1, r0, r4, ror #11
    18bc:	0800571a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, ip, lr}
    18c0:	00000018 	andeq	r0, r0, r8, lsl r0
    18c4:	0000000c 	andeq	r0, r0, ip
    18c8:	000015e4 	andeq	r1, r0, r4, ror #11
    18cc:	08005732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip, lr}
    18d0:	00000018 	andeq	r0, r0, r8, lsl r0
    18d4:	0000000c 	andeq	r0, r0, ip
    18d8:	000015e4 	andeq	r1, r0, r4, ror #11
    18dc:	0800574a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, ip, lr}
    18e0:	00000010 	andeq	r0, r0, r0, lsl r0
    18e4:	0000000c 	andeq	r0, r0, ip
    18e8:	000015e4 	andeq	r1, r0, r4, ror #11
    18ec:	0800575a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, ip, lr}
    18f0:	00000014 	andeq	r0, r0, r4, lsl r0
    18f4:	0000000c 	andeq	r0, r0, ip
    18f8:	000015e4 	andeq	r1, r0, r4, ror #11
    18fc:	0800576e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sl, ip, lr}
    1900:	00000010 	andeq	r0, r0, r0, lsl r0
    1904:	0000000c 	andeq	r0, r0, ip
    1908:	000015e4 	andeq	r1, r0, r4, ror #11
    190c:	0800577e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, lr}
    1910:	00000014 	andeq	r0, r0, r4, lsl r0
    1914:	0000000c 	andeq	r0, r0, ip
    1918:	000015e4 	andeq	r1, r0, r4, ror #11
    191c:	08005792 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, ip, lr}
    1920:	00000010 	andeq	r0, r0, r0, lsl r0
    1924:	0000000c 	andeq	r0, r0, ip
    1928:	000015e4 	andeq	r1, r0, r4, ror #11
    192c:	080057a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sl, ip, lr}
    1930:	00000014 	andeq	r0, r0, r4, lsl r0
    1934:	0000000c 	andeq	r0, r0, ip
    1938:	000015e4 	andeq	r1, r0, r4, ror #11
    193c:	080057b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, sl, ip, lr}
    1940:	00000010 	andeq	r0, r0, r0, lsl r0
    1944:	0000000c 	andeq	r0, r0, ip
    1948:	000015e4 	andeq	r1, r0, r4, ror #11
    194c:	080057c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, ip, lr}
    1950:	00000014 	andeq	r0, r0, r4, lsl r0
    1954:	0000000c 	andeq	r0, r0, ip
    1958:	000015e4 	andeq	r1, r0, r4, ror #11
    195c:	080057da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}
    1960:	00000010 	andeq	r0, r0, r0, lsl r0
    1964:	0000000c 	andeq	r0, r0, ip
    1968:	000015e4 	andeq	r1, r0, r4, ror #11
    196c:	080057ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}
    1970:	00000010 	andeq	r0, r0, r0, lsl r0
    1974:	0000000c 	andeq	r0, r0, ip
    1978:	000015e4 	andeq	r1, r0, r4, ror #11
    197c:	080057fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}
    1980:	00000010 	andeq	r0, r0, r0, lsl r0
    1984:	0000000c 	andeq	r0, r0, ip
    1988:	000015e4 	andeq	r1, r0, r4, ror #11
    198c:	0800580a 	stmdaeq	r0, {r1, r3, fp, ip, lr}
    1990:	00000010 	andeq	r0, r0, r0, lsl r0
    1994:	0000000c 	andeq	r0, r0, ip
    1998:	000015e4 	andeq	r1, r0, r4, ror #11
    199c:	0800581a 	stmdaeq	r0, {r1, r3, r4, fp, ip, lr}
    19a0:	00000010 	andeq	r0, r0, r0, lsl r0
    19a4:	0000000c 	andeq	r0, r0, ip
    19a8:	000015e4 	andeq	r1, r0, r4, ror #11
    19ac:	0800582a 	stmdaeq	r0, {r1, r3, r5, fp, ip, lr}
    19b0:	00000010 	andeq	r0, r0, r0, lsl r0
    19b4:	0000000c 	andeq	r0, r0, ip
    19b8:	000015e4 	andeq	r1, r0, r4, ror #11
    19bc:	0800583a 	stmdaeq	r0, {r1, r3, r4, r5, fp, ip, lr}
    19c0:	00000014 	andeq	r0, r0, r4, lsl r0
    19c4:	0000000c 	andeq	r0, r0, ip
    19c8:	000015e4 	andeq	r1, r0, r4, ror #11
    19cc:	0800584e 	stmdaeq	r0, {r1, r2, r3, r6, fp, ip, lr}
    19d0:	00000014 	andeq	r0, r0, r4, lsl r0
    19d4:	0000000c 	andeq	r0, r0, ip
    19d8:	000015e4 	andeq	r1, r0, r4, ror #11
    19dc:	08005862 	stmdaeq	r0, {r1, r5, r6, fp, ip, lr}
    19e0:	00000014 	andeq	r0, r0, r4, lsl r0
    19e4:	0000000c 	andeq	r0, r0, ip
    19e8:	000015e4 	andeq	r1, r0, r4, ror #11
    19ec:	08005876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, ip, lr}
    19f0:	00000014 	andeq	r0, r0, r4, lsl r0
    19f4:	0000000c 	andeq	r0, r0, ip
    19f8:	000015e4 	andeq	r1, r0, r4, ror #11
    19fc:	0800588a 	stmdaeq	r0, {r1, r3, r7, fp, ip, lr}
    1a00:	00000014 	andeq	r0, r0, r4, lsl r0
    1a04:	00000014 	andeq	r0, r0, r4, lsl r0
    1a08:	000015e4 	andeq	r1, r0, r4, ror #11
    1a0c:	0800589e 	stmdaeq	r0, {r1, r2, r3, r4, r7, fp, ip, lr}
    1a10:	0000001c 	andeq	r0, r0, ip, lsl r0
    1a14:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1a18:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a1c:	00000014 	andeq	r0, r0, r4, lsl r0
    1a20:	000015e4 	andeq	r1, r0, r4, ror #11
    1a24:	080058ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip, lr}
    1a28:	0000001c 	andeq	r0, r0, ip, lsl r0
    1a2c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1a30:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a34:	00000014 	andeq	r0, r0, r4, lsl r0
    1a38:	000015e4 	andeq	r1, r0, r4, ror #11
    1a3c:	080058d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip, lr}
    1a40:	00000044 	andeq	r0, r0, r4, asr #32
    1a44:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1a48:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a4c:	0000000c 	andeq	r0, r0, ip
    1a50:	000015e4 	andeq	r1, r0, r4, ror #11
    1a54:	0800591a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip, lr}
    1a58:	00000018 	andeq	r0, r0, r8, lsl r0
    1a5c:	0000000c 	andeq	r0, r0, ip
    1a60:	000015e4 	andeq	r1, r0, r4, ror #11
    1a64:	08005932 	stmdaeq	r0, {r1, r4, r5, r8, fp, ip, lr}
    1a68:	00000018 	andeq	r0, r0, r8, lsl r0
    1a6c:	0000000c 	andeq	r0, r0, ip
    1a70:	000015e4 	andeq	r1, r0, r4, ror #11
    1a74:	0800594a 	stmdaeq	r0, {r1, r3, r6, r8, fp, ip, lr}
    1a78:	00000018 	andeq	r0, r0, r8, lsl r0
    1a7c:	0000000c 	andeq	r0, r0, ip
    1a80:	000015e4 	andeq	r1, r0, r4, ror #11
    1a84:	08005962 	stmdaeq	r0, {r1, r5, r6, r8, fp, ip, lr}
    1a88:	00000016 	andeq	r0, r0, r6, lsl r0
    1a8c:	0000000c 	andeq	r0, r0, ip
    1a90:	000015e4 	andeq	r1, r0, r4, ror #11
    1a94:	08005978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, ip, lr}
    1a98:	00000016 	andeq	r0, r0, r6, lsl r0
    1a9c:	0000000c 	andeq	r0, r0, ip
    1aa0:	000015e4 	andeq	r1, r0, r4, ror #11
    1aa4:	0800598e 	stmdaeq	r0, {r1, r2, r3, r7, r8, fp, ip, lr}
    1aa8:	00000016 	andeq	r0, r0, r6, lsl r0
    1aac:	0000000c 	andeq	r0, r0, ip
    1ab0:	000015e4 	andeq	r1, r0, r4, ror #11
    1ab4:	080059a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, ip, lr}
    1ab8:	00000016 	andeq	r0, r0, r6, lsl r0
    1abc:	0000000c 	andeq	r0, r0, ip
    1ac0:	000015e4 	andeq	r1, r0, r4, ror #11
    1ac4:	080059ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, fp, ip, lr}
    1ac8:	00000004 	andeq	r0, r0, r4
    1acc:	0000000c 	andeq	r0, r0, ip
    1ad0:	000015e4 	andeq	r1, r0, r4, ror #11
    1ad4:	080059be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, fp, ip, lr}
    1ad8:	00000004 	andeq	r0, r0, r4
    1adc:	0000000c 	andeq	r0, r0, ip
    1ae0:	000015e4 	andeq	r1, r0, r4, ror #11
    1ae4:	080059c2 	stmdaeq	r0, {r1, r6, r7, r8, fp, ip, lr}
    1ae8:	00000004 	andeq	r0, r0, r4
    1aec:	0000000c 	andeq	r0, r0, ip
    1af0:	000015e4 	andeq	r1, r0, r4, ror #11
    1af4:	080059c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, fp, ip, lr}
    1af8:	00000004 	andeq	r0, r0, r4
    1afc:	0000000c 	andeq	r0, r0, ip
    1b00:	000015e4 	andeq	r1, r0, r4, ror #11
    1b04:	080059ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, fp, ip, lr}
    1b08:	00000004 	andeq	r0, r0, r4
    1b0c:	0000000c 	andeq	r0, r0, ip
    1b10:	000015e4 	andeq	r1, r0, r4, ror #11
    1b14:	080059ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, fp, ip, lr}
    1b18:	00000006 	andeq	r0, r0, r6
    1b1c:	0000000c 	andeq	r0, r0, ip
    1b20:	000015e4 	andeq	r1, r0, r4, ror #11
    1b24:	080059d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip, lr}
    1b28:	00000016 	andeq	r0, r0, r6, lsl r0
    1b2c:	0000000c 	andeq	r0, r0, ip
    1b30:	000015e4 	andeq	r1, r0, r4, ror #11
    1b34:	080059ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, fp, ip, lr}
    1b38:	0000001a 	andeq	r0, r0, sl, lsl r0
    1b3c:	00000030 	andeq	r0, r0, r0, lsr r0
    1b40:	000015e4 	andeq	r1, r0, r4, ror #11
    1b44:	08005a04 	stmdaeq	r0, {r2, r9, fp, ip, lr}
    1b48:	0000006e 	andeq	r0, r0, lr, rrx
    1b4c:	83180e41 	tsthi	r8, #1040	; 0x410
    1b50:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1b54:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1b58:	62018e02 	andvs	r8, r1, #2, 28
    1b5c:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1b60:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1b64:	500b4200 	andpl	r4, fp, r0, lsl #4
    1b68:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1b6c:	000ec3c4 	andeq	ip, lr, r4, asr #7
    1b70:	0000000c 	andeq	r0, r0, ip
    1b74:	000015e4 	andeq	r1, r0, r4, ror #11
    1b78:	08005a72 	stmdaeq	r0, {r1, r4, r5, r6, r9, fp, ip, lr}
    1b7c:	00000016 	andeq	r0, r0, r6, lsl r0
    1b80:	0000000c 	andeq	r0, r0, ip
    1b84:	000015e4 	andeq	r1, r0, r4, ror #11
    1b88:	08005a88 	stmdaeq	r0, {r3, r7, r9, fp, ip, lr}
    1b8c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1b90:	00000048 	andeq	r0, r0, r8, asr #32
    1b94:	000015e4 	andeq	r1, r0, r4, ror #11
    1b98:	08005aa2 	stmdaeq	r0, {r1, r5, r7, r9, fp, ip, lr}
    1b9c:	000000b6 	strheq	r0, [r0], -r6
    1ba0:	83180e41 	tsthi	r8, #1040	; 0x410
    1ba4:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1ba8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1bac:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    1bb0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1bb4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1bb8:	480b4200 	stmdami	fp, {r9, lr}
    1bbc:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1bc0:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1bc4:	600b4200 	andvs	r4, fp, r0, lsl #4
    1bc8:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1bcc:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1bd0:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    1bd4:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1bd8:	000ec3c4 	andeq	ip, lr, r4, asr #7
    1bdc:	0000000c 	andeq	r0, r0, ip
    1be0:	000015e4 	andeq	r1, r0, r4, ror #11
    1be4:	08005b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp, ip, lr}
    1be8:	00000010 	andeq	r0, r0, r0, lsl r0
    1bec:	0000000c 	andeq	r0, r0, ip
    1bf0:	000015e4 	andeq	r1, r0, r4, ror #11
    1bf4:	08005b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp, ip, lr}
    1bf8:	00000006 	andeq	r0, r0, r6
    1bfc:	0000000c 	andeq	r0, r0, ip
    1c00:	000015e4 	andeq	r1, r0, r4, ror #11
    1c04:	08005b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp, ip, lr}
    1c08:	00000006 	andeq	r0, r0, r6
    1c0c:	0000000c 	andeq	r0, r0, ip
    1c10:	000015e4 	andeq	r1, r0, r4, ror #11
    1c14:	08005b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp, ip, lr}
    1c18:	00000006 	andeq	r0, r0, r6
    1c1c:	0000000c 	andeq	r0, r0, ip
    1c20:	000015e4 	andeq	r1, r0, r4, ror #11
    1c24:	08005b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp, ip, lr}
    1c28:	00000008 	andeq	r0, r0, r8
    1c2c:	0000000c 	andeq	r0, r0, ip
    1c30:	000015e4 	andeq	r1, r0, r4, ror #11
    1c34:	08005b82 	stmdaeq	r0, {r1, r7, r8, r9, fp, ip, lr}
    1c38:	00000006 	andeq	r0, r0, r6
    1c3c:	0000000c 	andeq	r0, r0, ip
    1c40:	000015e4 	andeq	r1, r0, r4, ror #11
    1c44:	08005b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, lr}
    1c48:	00000006 	andeq	r0, r0, r6
    1c4c:	0000000c 	andeq	r0, r0, ip
    1c50:	000015e4 	andeq	r1, r0, r4, ror #11
    1c54:	08005b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp, ip, lr}
    1c58:	0000000c 	andeq	r0, r0, ip
    1c5c:	0000000c 	andeq	r0, r0, ip
    1c60:	000015e4 	andeq	r1, r0, r4, ror #11
    1c64:	08005b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp, ip, lr}
    1c68:	00000008 	andeq	r0, r0, r8
    1c6c:	0000000c 	andeq	r0, r0, ip
    1c70:	000015e4 	andeq	r1, r0, r4, ror #11
    1c74:	08005ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp, ip, lr}
    1c78:	00000016 	andeq	r0, r0, r6, lsl r0
    1c7c:	0000000c 	andeq	r0, r0, ip
    1c80:	000015e4 	andeq	r1, r0, r4, ror #11
    1c84:	08005bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, ip, lr}
    1c88:	00000008 	andeq	r0, r0, r8
    1c8c:	0000000c 	andeq	r0, r0, ip
    1c90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1c94:	7c020001 	stcvc	0, cr0, [r2], {1}
    1c98:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1c9c:	00000024 	andeq	r0, r0, r4, lsr #32
    1ca0:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1ca4:	08005bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp, ip, lr}
    1ca8:	00000094 	muleq	r0, r4, r0
    1cac:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1cb0:	5b018e02 	blpl	654c0 <__Stack_Size+0x650c0>
    1cb4:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1cb8:	620b4500 	andvs	r4, fp, #0, 10
    1cbc:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1cc0:	000b4200 	andeq	r4, fp, r0, lsl #4
    1cc4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1cc8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1ccc:	08005c54 	stmdaeq	r0, {r2, r4, r6, sl, fp, ip, lr}
    1cd0:	00000088 	andeq	r0, r0, r8, lsl #1
    1cd4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1cd8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1cdc:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    1ce0:	000c0e62 	andeq	r0, ip, r2, ror #28
    1ce4:	0000000c 	andeq	r0, r0, ip
    1ce8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1cec:	08005cdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, fp, ip, lr}
    1cf0:	00000016 	andeq	r0, r0, r6, lsl r0
    1cf4:	00000014 	andeq	r0, r0, r4, lsl r0
    1cf8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1cfc:	08005cf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, sl, fp, ip, lr}
    1d00:	00000020 	andeq	r0, r0, r0, lsr #32
    1d04:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1d08:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d0c:	0000000c 	andeq	r0, r0, ip
    1d10:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d14:	08005d12 	stmdaeq	r0, {r1, r4, r8, sl, fp, ip, lr}
    1d18:	0000000c 	andeq	r0, r0, ip
    1d1c:	0000000c 	andeq	r0, r0, ip
    1d20:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d24:	08005d1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl, fp, ip, lr}
    1d28:	00000018 	andeq	r0, r0, r8, lsl r0
    1d2c:	00000014 	andeq	r0, r0, r4, lsl r0
    1d30:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d34:	08005d36 	stmdaeq	r0, {r1, r2, r4, r5, r8, sl, fp, ip, lr}
    1d38:	00000032 	andeq	r0, r0, r2, lsr r0
    1d3c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d40:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d44:	0000000c 	andeq	r0, r0, ip
    1d48:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d4c:	08005d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, ip, lr}
    1d50:	00000012 	andeq	r0, r0, r2, lsl r0
    1d54:	0000000c 	andeq	r0, r0, ip
    1d58:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d5c:	08005d7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, fp, ip, lr}
    1d60:	00000016 	andeq	r0, r0, r6, lsl r0
    1d64:	0000000c 	andeq	r0, r0, ip
    1d68:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d6c:	08005d90 	stmdaeq	r0, {r4, r7, r8, sl, fp, ip, lr}
    1d70:	00000016 	andeq	r0, r0, r6, lsl r0
    1d74:	0000000c 	andeq	r0, r0, ip
    1d78:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d7c:	08005da6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, fp, ip, lr}
    1d80:	00000018 	andeq	r0, r0, r8, lsl r0
    1d84:	0000000c 	andeq	r0, r0, ip
    1d88:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d8c:	08005dbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, lr}
    1d90:	00000016 	andeq	r0, r0, r6, lsl r0
    1d94:	0000000c 	andeq	r0, r0, ip
    1d98:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1d9c:	08005dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp, ip, lr}
    1da0:	00000018 	andeq	r0, r0, r8, lsl r0
    1da4:	0000000c 	andeq	r0, r0, ip
    1da8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1dac:	08005dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp, ip, lr}
    1db0:	00000008 	andeq	r0, r0, r8
    1db4:	0000000c 	andeq	r0, r0, ip
    1db8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1dbc:	08005df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, lr}
    1dc0:	00000008 	andeq	r0, r0, r8
    1dc4:	0000000c 	andeq	r0, r0, ip
    1dc8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1dcc:	08005dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, lr}
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	0000000c 	andeq	r0, r0, ip
    1dd8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1ddc:	08005e08 	stmdaeq	r0, {r3, r9, sl, fp, ip, lr}
    1de0:	00000012 	andeq	r0, r0, r2, lsl r0
    1de4:	0000000c 	andeq	r0, r0, ip
    1de8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1dec:	08005e1a 	stmdaeq	r0, {r1, r3, r4, r9, sl, fp, ip, lr}
    1df0:	00000012 	andeq	r0, r0, r2, lsl r0
    1df4:	0000000c 	andeq	r0, r0, ip
    1df8:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1dfc:	08005e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, ip, lr}
    1e00:	00000018 	andeq	r0, r0, r8, lsl r0
    1e04:	0000000c 	andeq	r0, r0, ip
    1e08:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1e0c:	08005e44 	stmdaeq	r0, {r2, r6, r9, sl, fp, ip, lr}
    1e10:	00000018 	andeq	r0, r0, r8, lsl r0
    1e14:	0000000c 	andeq	r0, r0, ip
    1e18:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1e1c:	08005e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp, ip, lr}
    1e20:	00000018 	andeq	r0, r0, r8, lsl r0
    1e24:	0000000c 	andeq	r0, r0, ip
    1e28:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1e2c:	08005e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp, ip, lr}
    1e30:	00000016 	andeq	r0, r0, r6, lsl r0
    1e34:	0000000c 	andeq	r0, r0, ip
    1e38:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1e3c:	08005e8a 	stmdaeq	r0, {r1, r3, r7, r9, sl, fp, ip, lr}
    1e40:	00000018 	andeq	r0, r0, r8, lsl r0
    1e44:	0000000c 	andeq	r0, r0, ip
    1e48:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1e4c:	08005ea2 	stmdaeq	r0, {r1, r5, r7, r9, sl, fp, ip, lr}
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	0000000c 	andeq	r0, r0, ip
    1e58:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1e5c:	08005eae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, fp, ip, lr}
    1e60:	00000008 	andeq	r0, r0, r8
    1e64:	00000014 	andeq	r0, r0, r4, lsl r0
    1e68:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1e6c:	08005eb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, fp, ip, lr}
    1e70:	0000003e 	andeq	r0, r0, lr, lsr r0
    1e74:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1e78:	00018e02 	andeq	r8, r1, r2, lsl #28
    1e7c:	0000000c 	andeq	r0, r0, ip
    1e80:	00001c8c 	andeq	r1, r0, ip, lsl #25
    1e84:	08005ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, ip, lr}
    1e88:	0000000e 	andeq	r0, r0, lr
    1e8c:	0000000c 	andeq	r0, r0, ip
    1e90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1e94:	7c020001 	stcvc	0, cr0, [r2], {1}
    1e98:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1e9c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ea0:	00001e8c 	andeq	r1, r0, ip, lsl #29
    1ea4:	08005f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    1ea8:	00000050 	andeq	r0, r0, r0, asr r0
    1eac:	000d0941 	andeq	r0, sp, r1, asr #18
    1eb0:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1eb4:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    1eb8:	000ec0ce 	andeq	ip, lr, lr, asr #1

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	4f495047 	svcmi	0x00495047
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
      10:	52524500 	subspl	r4, r2, #0, 10
      14:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
      18:	535f4343 	cmppl	pc, #201326593	; 0xc000001
      1c:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
      20:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
      24:	00676966 	rsbeq	r6, r7, r6, ror #18
      28:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
      2c:	6d695474 	cfstrdvs	mvd5, [r9, #-464]!	; 0xfffffe30
      30:	53550065 	cmppl	r5, #101	; 0x65
      34:	5f545241 	svcpl	0x00545241
      38:	00646d43 	rsbeq	r6, r4, r3, asr #26
      3c:	5f434352 	svcpl	0x00434352
      40:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
      44:	47007469 	strmi	r7, [r0, -r9, ror #8]
      48:	5f4f4950 	svcpl	0x004f4950
      4c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
      50:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
      54:	63007469 	movwvs	r7, #1129	; 0x469
      58:	65746e65 	ldrbvs	r6, [r4, #-3685]!	; 0xe65
      5c:	6d754c72 	ldclvs	12, cr4, [r5, #-456]!	; 0xfffffe38
      60:	736f6e69 	cmnvc	pc, #1680	; 0x690
      64:	00797469 	rsbseq	r7, r9, r9, ror #8
      68:	5f4d4954 	svcpl	0x004d4954
      6c:	73657250 	cmnvc	r5, #80, 4
      70:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
      74:	53420072 	movtpl	r0, #8306	; 0x2072
      78:	74005252 	strvc	r5, [r0], #-594	; 0x252
      7c:	5f6e7275 	svcpl	0x006e7275
      80:	7466656c 	strbtvc	r6, [r6], #-1388	; 0x56c
      84:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
      88:	75427261 	strbvc	r7, [r2, #-609]	; 0x261
      8c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
      90:	00363532 	eorseq	r3, r6, r2, lsr r5
      94:	5f4d4954 	svcpl	0x004d4954
      98:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
      9c:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
      a0:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
      a4:	62670066 	rsbvs	r0, r7, #102	; 0x66
      a8:	75427852 	strbvc	r7, [r2, #-2130]	; 0x852
      ac:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
      b0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
      b4:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
      b8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      bc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
      c0:	6f4d5f4f 	svcvs	0x004d5f4f
      c4:	54006564 	strpl	r6, [r0], #-1380	; 0x564
      c8:	4f5f4d49 	svcmi	0x005f4d49
      cc:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; ffffffc8 <SCS_BASE+0x1fff1fc8>
      d0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
      d4:	50470079 	subpl	r0, r7, r9, ror r0
      d8:	505f4f49 	subspl	r4, pc, r9, asr #30
      dc:	62006e69 	andvs	r6, r0, #1680	; 0x690
      e0:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      e4:	00657461 	rsbeq	r7, r5, r1, ror #8
      e8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      ec:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xf54
      f0:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
      f4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
      f8:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	; <UNPREDICTABLE>
      fc:	2f656d6f 	svccs	0x00656d6f
     100:	6d656c63 	stclvs	12, cr6, [r5, #-396]!	; 0xfffffe74
     104:	2f746e65 	svccs	0x00746e65
     108:	30314f4d 	eorscc	r4, r1, sp, asr #30
     10c:	6f522f33 	svcvs	0x00522f33
     110:	00746f62 	rsbseq	r6, r4, r2, ror #30
     114:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     118:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     11c:	74536c61 	ldrbvc	r6, [r3], #-3169	; 0xc61
     120:	00657461 	rsbeq	r7, r5, r1, ror #8
     124:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     128:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
     12c:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
     130:	67697200 	strbvs	r7, [r9, -r0, lsl #4]!
     134:	754c7468 	strbvc	r7, [ip, #-1128]	; 0x468
     138:	6f6e696d 	svcvs	0x006e696d
     13c:	79746973 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
     140:	41535500 	cmpmi	r3, r0, lsl #10
     144:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     148:	0074696e 	rsbseq	r6, r4, lr, ror #18
     14c:	6f727245 	svcvs	0x00727245
     150:	61745372 	cmnvs	r4, r2, ror r3
     154:	00737574 	rsbseq	r7, r3, r4, ror r5
     158:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     15c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     160:	00676966 	rsbeq	r6, r7, r6, ror #18
     164:	6f666e69 	svcvs	0x00666e69
     168:	7473624f 	ldrbtvc	r6, [r3], #-591	; 0x24f
     16c:	78546200 	ldmdavc	r4, {r9, sp, lr}^
     170:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     174:	656c0061 	strbvs	r0, [ip, #-97]!	; 0x61
     178:	69667466 	stmdbvs	r6!, {r1, r2, r5, r6, sl, ip, sp, lr}^
     17c:	00646c65 	rsbeq	r6, r4, r5, ror #24
     180:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     184:	73756d5f 	cmnvc	r5, #6080	; 0x17c0
     188:	52006369 	andpl	r6, r0, #-1543503871	; 0xa4000001
     18c:	505f4343 	subspl	r4, pc, r3, asr #6
     190:	6f434c4c 	svcvs	0x00434c4c
     194:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     198:	41535500 	cmpmi	r3, r0, lsl #10
     19c:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     1a0:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     1a4:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     1a8:	756f0068 	strbvc	r0, [pc, #-104]!	; 148 <_Minimum_Stack_Size+0x48>
     1ac:	676e4174 			; <UNDEFINED> instruction: 0x676e4174
     1b0:	6200656c 	andvs	r6, r0, #108, 10	; 0x1b000000
     1b4:	69766f4d 	ldmdbvs	r6!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     1b8:	7300676e 	movwvc	r6, #1902	; 0x76e
     1bc:	65766f68 	ldrbvs	r6, [r6, #-3944]!	; 0xf68
     1c0:	74735f6c 	ldrbtvc	r5, [r3], #-3948	; 0xf6c
     1c4:	00657461 	rsbeq	r7, r5, r1, ror #8
     1c8:	5f4d4954 	svcpl	0x004d4954
     1cc:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
     1d0:	0074696e 	rsbseq	r6, r4, lr, ror #18
     1d4:	5f4d4954 	svcpl	0x004d4954
     1d8:	5031434f 	eorspl	r4, r1, pc, asr #6
     1dc:	6f6c6572 	svcvs	0x006c6572
     1e0:	6f436461 	svcvs	0x00436461
     1e4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     1e8:	41535500 	cmpmi	r3, r0, lsl #10
     1ec:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     1f0:	42706f74 	rsbsmi	r6, r0, #116, 30	; 0x1d0
     1f4:	00737469 	rsbseq	r7, r3, r9, ror #8
     1f8:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
     1fc:	6769725f 			; <UNDEFINED> instruction: 0x6769725f
     200:	75007468 	strvc	r7, [r0, #-1128]	; 0x468
     204:	6f745f70 	svcvs	0x00745f70
     208:	776f6c5f 			; <UNDEFINED> instruction: 0x776f6c5f
     20c:	6e697265 	cdpvs	2, 6, cr7, cr9, cr5, {3}
     210:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
     214:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
     218:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
     21c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     220:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
     224:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     228:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xf6b
     22c:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     230:	0064616f 	rsbeq	r6, r4, pc, ror #2
     234:	5f74756f 	svcpl	0x0074756f
     238:	6c676e41 	stclvs	14, cr6, [r7], #-260	; 0xfffffefc
     23c:	6f003165 	svcvs	0x00003165
     240:	415f7475 	cmpmi	pc, r5, ror r4	; <UNPREDICTABLE>
     244:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0x76e
     248:	50470032 	subpl	r0, r7, r2, lsr r0
     24c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     250:	0074696e 	rsbseq	r6, r4, lr, ror #18
     254:	5f434352 	svcpl	0x00434352
     258:	4b4c4350 	blmi	1310fa0 <__Stack_Size+0x1310ba0>
     25c:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
     260:	00676966 	rsbeq	r6, r7, r6, ror #18
     264:	31524343 	cmpcc	r2, r3, asr #6
     268:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
     26c:	65707300 	ldrbvs	r7, [r0, #-768]!	; 0x300
     270:	63006465 	movwvs	r6, #1125	; 0x465
     274:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
     278:	415f746e 	cmpmi	pc, lr, ror #8
     27c:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0x76e
     280:	75630031 	strbvc	r0, [r3, #-49]!	; 0x31
     284:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
     288:	6e415f74 	mcrvs	15, 2, r5, cr1, cr4, {3}
     28c:	32656c67 	rsbcc	r6, r5, #26368	; 0x6700
     290:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     294:	70535f4f 	subsvc	r5, r3, pc, asr #30
     298:	5f646565 	svcpl	0x00646565
     29c:	7a484d32 	bvc	121376c <__Stack_Size+0x121336c>
     2a0:	66656c00 	strbtvs	r6, [r5], -r0, lsl #24
     2a4:	666e4974 			; <UNDEFINED> instruction: 0x666e4974
     2a8:	65526172 	ldrbvs	r6, [r2, #-370]	; 0x172
     2ac:	54470064 	strbpl	r0, [r7], #-100	; 0x64
     2b0:	54005250 	strpl	r5, [r0], #-592	; 0x250
     2b4:	74534478 	ldrbvc	r4, [r3], #-1144	; 0x478
     2b8:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     2bc:	43435200 	movtmi	r5, #12800	; 0x3200
     2c0:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     2c4:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
     2c8:	53455348 	movtpl	r5, #21320	; 0x5348
     2cc:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     2d0:	54007055 	strpl	r7, [r0], #-85	; 0x55
     2d4:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 2dc <_Minimum_Stack_Size+0x1dc>
     2d8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     2dc:	54006665 	strpl	r6, [r0], #-1637	; 0x665
     2e0:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
     2e4:	61437465 	cmpvs	r3, r5, ror #8
     2e8:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
     2ec:	54003165 	strpl	r3, [r0], #-357	; 0x165
     2f0:	505f4d49 	subspl	r4, pc, r9, asr #26
     2f4:	65736c75 	ldrbvs	r6, [r3, #-3189]!	; 0xc75
     2f8:	41535500 	cmpmi	r3, r0, lsl #10
     2fc:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     300:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     304:	00657461 	rsbeq	r7, r5, r1, ror #8
     308:	5f4d4954 	svcpl	0x004d4954
     30c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     310:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
     314:	6f697369 	svcvs	0x00697369
     318:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     31c:	754f5f4d 	strbvc	r5, [pc, #-3917]	; fffff3d7 <SCS_BASE+0x1fff13d7>
     320:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
     324:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     328:	53550065 	cmppl	r5, #101	; 0x65
     32c:	5f545241 	svcpl	0x00545241
     330:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
     334:	44657669 	strbtmi	r7, [r5], #-1641	; 0x669
     338:	00617461 	rsbeq	r7, r1, r1, ror #8
     33c:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
     340:	61446200 	mrsvs	r6, (UNDEF: 100)
     344:	76006174 			; <UNDEFINED> instruction: 0x76006174
     348:	00363175 	eorseq	r3, r6, r5, ror r1
     34c:	7a7a7562 	bvc	1e9d8dc <__Stack_Size+0x1e9d4dc>
     350:	68746957 	ldmdavs	r4!, {r0, r1, r2, r4, r6, r8, fp, sp, lr}^
     354:	616c6544 	cmnvs	ip, r4, asr #10
     358:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
     35c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     360:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
     364:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     368:	62006665 	andvs	r6, r0, #105906176	; 0x6500000
     36c:	746e6553 	strbtvc	r6, [lr], #-1363	; 0x553
     370:	61746144 	cmnvs	r4, r4, asr #2
     374:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     378:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     37c:	54497261 	strbpl	r7, [r9], #-609	; 0x261
     380:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     384:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     388:	43007469 	movwmi	r7, #1129	; 0x469
     38c:	00315243 	eorseq	r5, r1, r3, asr #4
     390:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
     394:	52434300 	subpl	r4, r3, #0, 6
     398:	43430033 	movtmi	r0, #12339	; 0x3033
     39c:	43003452 	movwmi	r3, #1106	; 0x452
     3a0:	31524d43 	cmpcc	r2, r3, asr #26
     3a4:	4d434300 	stclmi	3, cr4, [r3, #-0]
     3a8:	47003252 	smlsdmi	r0, r2, r2, r3
     3ac:	5f4f4950 	svcpl	0x004f4950
     3b0:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     3b4:	30315f64 	eorscc	r5, r1, r4, ror #30
     3b8:	007a484d 	rsbseq	r4, sl, sp, asr #16
     3bc:	42447854 	submi	r7, r4, #84, 16	; 0x540000
     3c0:	5f657479 	svcpl	0x00657479
     3c4:	63004350 	movwvs	r4, #848	; 0x350
     3c8:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
     3cc:	55006572 	strpl	r6, [r0, #-1394]	; 0x572
     3d0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     3d4:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     3d8:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     3dc:	53770061 	cmnpl	r7, #97	; 0x61
     3e0:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     3e4:	00617461 	rsbeq	r7, r1, r1, ror #8
     3e8:	2f505041 	svccs	0x00505041
     3ec:	2f637273 	svccs	0x00637273
     3f0:	6e69616d 	powvsez	f6, f1, #5.0
     3f4:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
     3f8:	5f4f4950 	svcpl	0x004f4950
     3fc:	42746553 	rsbsmi	r6, r4, #348127232	; 0x14c00000
     400:	00737469 	rsbseq	r7, r3, r9, ror #8
     404:	746c6f56 	strbtvc	r6, [ip], #-3926	; 0xf56
     408:	00656761 	rsbeq	r6, r5, r1, ror #14
     40c:	69666e69 	stmdbvs	r6!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
     410:	6574696e 	ldrbvs	r6, [r4, #-2414]!	; 0x96e
     414:	6e727554 	mrcvs	5, 3, r7, cr2, cr4, {2}
     418:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     41c:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     420:	6d65526e 	sfmvs	f5, 2, [r5, #-440]!	; 0xfffffe48
     424:	6f437061 	svcvs	0x00437061
     428:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     42c:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     430:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
     434:	625f6574 	subsvs	r6, pc, #116, 10	; 0x1d000000
     438:	00657479 	rsbeq	r7, r5, r9, ror r4
     43c:	30447852 	subcc	r7, r4, r2, asr r8
     440:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     444:	70757272 	rsbsvc	r7, r5, r2, ror r2
     448:	57500074 			; <UNDEFINED> instruction: 0x57500074
     44c:	61425f52 	cmpvs	r2, r2, asr pc
     450:	70756b63 	rsbsvc	r6, r5, r3, ror #22
     454:	65636341 	strbvs	r6, [r3, #-833]!	; 0x341
     458:	6d437373 	stclvs	3, cr7, [r3, #-460]	; 0xfffffe34
     45c:	72500064 	subsvc	r0, r0, #100	; 0x64
     460:	43746e69 	cmnmi	r4, #1680	; 0x690
     464:	536d6d6f 	cmnpl	sp, #7104	; 0x1bc0
     468:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     46c:	50470073 	subpl	r0, r7, r3, ror r0
     470:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 354 <_Minimum_Stack_Size+0x254>
     474:	5f65646f 	svcpl	0x0065646f
     478:	00445049 	subeq	r5, r4, r9, asr #32
     47c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
     480:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     484:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
     488:	775f6574 			; <UNDEFINED> instruction: 0x775f6574
     48c:	0064726f 	rsbeq	r7, r4, pc, ror #4
     490:	4f495047 	svcmi	0x00495047
     494:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 49c <__Stack_Size+0x9c>
     498:	50495f65 	subpl	r5, r9, r5, ror #30
     49c:	53550055 	cmppl	r5, #85	; 0x55
     4a0:	5f545241 	svcpl	0x00545241
     4a4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     4a8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     4ac:	67007469 	strvs	r7, [r0, -r9, ror #8]
     4b0:	6e417465 	cdpvs	4, 4, cr7, cr1, cr5, {3}
     4b4:	00656c67 	rsbeq	r6, r5, r7, ror #24
     4b8:	42447854 	submi	r7, r4, #84, 16	; 0x540000
     4bc:	5f657479 	svcpl	0x00657479
     4c0:	004c5844 	subeq	r5, ip, r4, asr #16
     4c4:	4f495047 	svcmi	0x00495047
     4c8:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 4d0 <__Stack_Size+0xd0>
     4cc:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff56f <SCS_BASE+0x1fff156f>
     4d0:	444f5f74 	strbmi	r5, [pc], #-3956	; 4d8 <__Stack_Size+0xd8>
     4d4:	44785400 	ldrbtmi	r5, [r8], #-1024	; 0x400
     4d8:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
     4dc:	67003631 	smladxvs	r0, r1, r6, r3
     4e0:	736d3177 	cmnvc	sp, #-1073741795	; 0xc000001d
     4e4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     4e8:	00726574 	rsbseq	r6, r2, r4, ror r5
     4ec:	32337576 	eorscc	r7, r3, #494927872	; 0x1d800000
     4f0:	43435200 	movtmi	r5, #12800	; 0x3200
     4f4:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     4f8:	72655032 	rsbvc	r5, r5, #50	; 0x32
     4fc:	43687069 	cmnmi	r8, #105	; 0x69
     500:	6b636f6c 	blvs	18dc2b8 <__Stack_Size+0x18dbeb8>
     504:	00646d43 	rsbeq	r6, r4, r3, asr #26
     508:	4349564e 	movtmi	r5, #38478	; 0x964e
     50c:	5152495f 	cmppl	r2, pc, asr r9
     510:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     514:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     518:	4400646d 	strmi	r6, [r0], #-1133	; 0x46d
     51c:	00524549 	subseq	r4, r2, r9, asr #10
     520:	7466656c 	strbtvc	r6, [r6], #-1388	; 0x56c
     524:	696d754c 	stmdbvs	sp!, {r2, r3, r6, r8, sl, ip, sp, lr}^
     528:	69736f6e 	ldmdbvs	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     52c:	67007974 	smlsdxvs	r0, r4, r9, r7
     530:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!	; 0xfffffe24
     534:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     538:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     53c:	41535500 	cmpmi	r3, r0, lsl #10
     540:	545f5452 	ldrbpl	r5, [pc], #-1106	; 548 <__Stack_Size+0x148>
     544:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     548:	54006665 	strpl	r6, [r0], #-1637	; 0x665
     54c:	4f5f4d49 	svcmi	0x005f4d49
     550:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
     554:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     558:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
     55c:	69006572 	stmdbvs	r0, {r1, r4, r5, r6, r8, sl, sp, lr}
     560:	5f74696e 	svcpl	0x0074696e
     564:	6867696c 	stmdavs	r7!, {r2, r3, r5, r6, r8, fp, sp, lr}^
     568:	54007374 	strpl	r7, [r0], #-884	; 0x374
     56c:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
     570:	74657065 	strbtvc	r7, [r5], #-101	; 0x65
     574:	6f697469 	svcvs	0x00697469
     578:	756f436e 	strbvc	r4, [pc, #-878]!	; 212 <_Minimum_Stack_Size+0x112>
     57c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     580:	6e657300 	cdpvs	3, 6, cr7, cr5, cr0, {0}
     584:	00726f73 	rsbseq	r6, r2, r3, ror pc
     588:	5f4d4954 	svcpl	0x004d4954
     58c:	504e434f 	subpl	r4, lr, pc, asr #6
     590:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
     594:	00797469 	rsbseq	r7, r9, r9, ror #8
     598:	6c65446d 	cfstrdvs	mvd4, [r5], #-436	; 0xfffffe4c
     59c:	55007961 	strpl	r7, [r0, #-2401]	; 0x961
     5a0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     5a4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     5a8:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     5ac:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
     5b0:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
     5b4:	74686769 	strbtvc	r6, [r8], #-1897	; 0x769
     5b8:	0066664f 	rsbeq	r6, r6, pc, asr #12
     5bc:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
     5c0:	736f5000 	cmnvc	pc, #0
     5c4:	6f697469 	svcvs	0x00697469
     5c8:	6142006e 	cmpvs	r2, lr, rrx
     5cc:	61726475 	cmnvs	r2, r5, ror r4
     5d0:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
     5d4:	55530043 	ldrbpl	r0, [r3, #-67]	; 0x43
     5d8:	53454343 	movtpl	r4, #21315	; 0x5343
     5dc:	564e0053 			; <UNDEFINED> instruction: 0x564e0053
     5e0:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     5e4:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     5e8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     5ec:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     5f0:	53494400 	movtpl	r4, #37888	; 0x9400
     5f4:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
     5f8:	43435200 	movtmi	r5, #12800	; 0x3200
     5fc:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     600:	72655031 	rsbvc	r5, r5, #49	; 0x31
     604:	43687069 	cmnmi	r8, #105	; 0x69
     608:	6b636f6c 	blvs	18dc3c0 <__Stack_Size+0x18dbfc0>
     60c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     610:	63656843 	cmnvs	r5, #4390912	; 0x430000
     614:	77654e6b 	strbvc	r4, [r5, -fp, ror #28]!
     618:	69727241 	ldmdbvs	r2!, {r0, r6, r9, ip, sp, lr}^
     61c:	64006576 	strvs	r6, [r0], #-1398	; 0x576
     620:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
     624:	00626c74 	rsbeq	r6, r2, r4, ror ip
     628:	6564726f 	strbvs	r7, [r4, #-623]!	; 0x26f
     62c:	70750072 	rsbsvc	r0, r5, r2, ror r0
     630:	676e6970 			; <UNDEFINED> instruction: 0x676e6970
     634:	5f6f745f 	svcpl	0x006f745f
     638:	64007075 	strvs	r7, [r0], #-117	; 0x75
     63c:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
     640:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
     644:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     648:	756f435f 	strbvc	r4, [pc, #-863]!	; 2f1 <_Minimum_Stack_Size+0x1f1>
     64c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     650:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     654:	41535500 	cmpmi	r3, r0, lsl #10
     658:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; 518 <__Stack_Size+0x118>
     65c:	0065646f 	rsbeq	r6, r5, pc, ror #8
     660:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     664:	435f3154 	cmpmi	pc, #84, 2
     668:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     66c:	61727567 	cmnvs	r2, r7, ror #10
     670:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     674:	444e4900 	strbmi	r4, [lr], #-2304	; 0x900
     678:	63005845 	movwvs	r5, #2117	; 0x845
     67c:	6b636568 	blvs	18d9c24 <__Stack_Size+0x18d9824>
     680:	7473624f 	ldrbtvc	r6, [r3], #-591	; 0x24f
     684:	656c6361 	strbvs	r6, [ip, #-865]!	; 0x361
     688:	69777300 	ldmdbvs	r7!, {r8, r9, ip, sp, lr}^
     68c:	5f686374 	svcpl	0x00686374
     690:	5f66666f 	svcpl	0x0066666f
     694:	6867696c 	stmdavs	r7!, {r2, r3, r5, r6, r8, fp, sp, lr}^
     698:	53007374 	movwpl	r7, #884	; 0x374
     69c:	0052434d 	subseq	r4, r2, sp, asr #6
     6a0:	5f434352 	svcpl	0x00434352
     6a4:	43455348 	movtmi	r5, #21320	; 0x5348
     6a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6ac:	53550067 	cmppl	r5, #103	; 0x67
     6b0:	5f545241 	svcpl	0x00545241
     6b4:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
     6b8:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
     6bc:	776f6c46 	strbvc	r6, [pc, -r6, asr #24]!
     6c0:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
     6c4:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     6c8:	6c676e61 	stclvs	14, cr6, [r7], #-388	; 0xfffffe7c
     6cc:	6f6e5f65 	svcvs	0x006e5f65
     6d0:	54006d72 	strpl	r6, [r0], #-3442	; 0xd72
     6d4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     6d8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     6dc:	70757272 	rsbsvc	r7, r5, r2, ror r2
     6e0:	6d315f74 	ldcvs	15, cr5, [r1, #-464]!	; 0xfffffe30
     6e4:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
     6e8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     6ec:	6f435f6b 	svcvs	0x00435f6b
     6f0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6f4:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     6f8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     6fc:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
     700:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
     704:	7a754265 	bvc	1d510a0 <__Stack_Size+0x1d50ca0>
     708:	6f64007a 	svcvs	0x0064007a
     70c:	745f6e77 	ldrbvc	r6, [pc], #-3703	; 714 <__Stack_Size+0x314>
     710:	70755f6f 	rsbsvc	r5, r5, pc, ror #30
     714:	676e6970 			; <UNDEFINED> instruction: 0x676e6970
     718:	70626700 	rsbvc	r6, r2, r0, lsl #14
     71c:	6e497852 	mcrvs	8, 2, r7, cr9, cr2, {2}
     720:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     724:	42747075 	rsbsmi	r7, r4, #117	; 0x75
     728:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     72c:	43520072 	cmpmi	r2, #114	; 0x72
     730:	6f435f43 	svcvs	0x00435f43
     734:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     738:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     73c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     740:	5f4d4954 	svcpl	0x004d4954
     744:	494e434f 	stmdbmi	lr, {r0, r1, r2, r3, r6, r8, r9, lr}^
     748:	53656c64 	cmnpl	r5, #100, 24	; 0x6400
     74c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
     750:	776f6c00 	strbvc	r6, [pc, -r0, lsl #24]!
     754:	6e697265 	cdpvs	2, 6, cr7, cr9, cr5, {3}
     758:	6f745f67 	svcvs	0x00745f67
     75c:	776f6c5f 			; <UNDEFINED> instruction: 0x776f6c5f
     760:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     764:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     768:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
     76c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     770:	50470074 	subpl	r0, r7, r4, ror r0
     774:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     778:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     77c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     780:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     784:	72507700 	subsvc	r7, r0, #0, 14
     788:	6e657365 	cdpvs	3, 6, cr7, cr5, cr5, {3}
     78c:	736f5074 	cmnvc	pc, #116	; 0x74
     790:	66696c00 	strbtvs	r6, [r9], -r0, lsl #24
     794:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
     798:	666e6900 	strbtvs	r6, [lr], -r0, lsl #18
     79c:	4352006f 	cmpmi	r2, #111	; 0x6f
     7a0:	43485f43 	movtmi	r5, #36675	; 0x8f43
     7a4:	6f434b4c 	svcvs	0x00434b4c
     7a8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7ac:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     7b0:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
     7b4:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
     7b8:	00746c75 	rsbseq	r6, r4, r5, ror ip
     7bc:	6d655462 	cfstrdvs	mvd5, [r5, #-392]!	; 0xfffffe78
     7c0:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
     7c4:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     7c8:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     7cc:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     7d0:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
     7d4:	65505f4d 	ldrbvs	r5, [r0, #-3917]	; 0xf4d
     7d8:	646f6972 	strbtvs	r6, [pc], #-2418	; 7e0 <__Stack_Size+0x3e0>
     7dc:	43435200 	movtmi	r5, #12800	; 0x3200
     7e0:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     7e4:	6f43314b 	svcvs	0x0043314b
     7e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7ec:	41535500 	cmpmi	r3, r0, lsl #10
     7f0:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
     7f4:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
     7f8:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
     7fc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     800:	74657300 	strbtvc	r7, [r5], #-768	; 0x300
     804:	6c676e41 	stclvs	14, cr6, [r7], #-260	; 0xfffffefc
     808:	564e0065 	strbpl	r0, [lr], -r5, rrx
     80c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     810:	0074696e 	rsbseq	r6, r4, lr, ror #18
     814:	4f495047 	svcmi	0x00495047
     818:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 820 <__Stack_Size+0x420>
     81c:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     820:	00444f5f 	subeq	r4, r4, pc, asr pc
     824:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     828:	6f435f72 	svcvs	0x00435f72
     82c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     830:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     834:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     838:	4f495047 	svcmi	0x00495047
     83c:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     840:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     844:	46007374 			; <UNDEFINED> instruction: 0x46007374
     848:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     84c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     850:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
     854:	0079636e 	rsbseq	r6, r9, lr, ror #6
     858:	42447854 	submi	r7, r4, #84, 16	; 0x540000
     85c:	31657479 	smccc	22345	; 0x5749
     860:	4e470036 	mcrmi	0, 2, r0, cr7, cr6, {1}
     864:	20432055 	subcs	r2, r3, r5, asr r0
     868:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
     86c:	30322033 	eorscc	r2, r2, r3, lsr r0
     870:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0x531
     874:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
     878:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0x572
     87c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     880:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
     884:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
     888:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
     88c:	342d6465 	strtcc	r6, [sp], #-1125	; 0x465
     890:	622d395f 	eorvs	r3, sp, #1556480	; 0x17c000
     894:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
     898:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0x68
     89c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     8a0:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
     8a4:	37393732 			; <UNDEFINED> instruction: 0x37393732
     8a8:	2d205d37 	stccs	13, cr5, [r0, #-220]!	; 0xffffff24
     8ac:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
     8b0:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
     8b4:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
     8b8:	2d20336d 	stccs	3, cr3, [r0, #-436]!	; 0xfffffe4c
     8bc:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
     8c0:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
     8c4:	4f2d2067 	svcmi	0x002d2067
     8c8:	662d2073 			; <UNDEFINED> instruction: 0x662d2073
     8cc:	632d6f6e 			; <UNDEFINED> instruction: 0x632d6f6e
     8d0:	6f6d6d6f 	svcvs	0x006d6d6f
     8d4:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
     8d8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     8dc:	54495f6b 	strbpl	r5, [r9], #-3947	; 0xf6b
     8e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     8e4:	73006769 	movwvc	r6, #1897	; 0x769
     8e8:	70537465 	subsvc	r7, r3, r5, ror #8
     8ec:	00646565 	rsbeq	r6, r4, r5, ror #10
     8f0:	6867696c 	stmdavs	r7!, {r2, r3, r5, r6, r8, fp, sp, lr}^
     8f4:	006e4f74 	rsbeq	r4, lr, r4, ror pc
     8f8:	6c676e61 	stclvs	14, cr6, [r7], #-388	; 0xfffffe7c
     8fc:	43520065 	cmpmi	r2, #101	; 0x65
     900:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     904:	616c4674 	smcvs	50276	; 0xc464
     908:	61745367 	cmnvs	r4, r7, ror #6
     90c:	00737574 	rsbseq	r7, r3, r4, ror r5
     910:	4f495047 	svcmi	0x00495047
     914:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     918:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     91c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     920:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
     924:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
     928:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     92c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     930:	6f4d5f4f 	svcvs	0x004d5f4f
     934:	415f6564 	cmpmi	pc, r4, ror #10
     938:	46004e49 	strmi	r4, [r0], -r9, asr #28
     93c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     940:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     944:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     948:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     94c:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     950:	6d00646d 	cfstrsvs	mvf6, [r0, #-436]	; 0xfffffe4c
     954:	5f65766f 	svcpl	0x0065766f
     958:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     95c:	00647261 	rsbeq	r7, r4, r1, ror #4
     960:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     964:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     968:	45520030 	ldrbmi	r0, [r2, #-48]	; 0x30
     96c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     970:	00314445 	eorseq	r4, r1, r5, asr #8
     974:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     978:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     97c:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     980:	56524553 			; <UNDEFINED> instruction: 0x56524553
     984:	00334445 	eorseq	r4, r3, r5, asr #8
     988:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     98c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     990:	45520034 	ldrbmi	r0, [r2, #-52]	; 0x34
     994:	56524553 			; <UNDEFINED> instruction: 0x56524553
     998:	00354445 	eorseq	r4, r5, r5, asr #8
     99c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     9a0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     9a4:	68730036 	ldmdavs	r3!, {r1, r2, r4, r5}^
     9a8:	2074726f 	rsbscs	r7, r4, pc, ror #4
     9ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
     9b0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     9b4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     9b8:	45520038 	ldrbmi	r0, [r2, #-56]	; 0x38
     9bc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     9c0:	00394445 	eorseq	r4, r9, r5, asr #8
     9c4:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     9c8:	666e4974 			; <UNDEFINED> instruction: 0x666e4974
     9cc:	65526172 	ldrbvs	r6, [r2, #-370]	; 0x172
     9d0:	50470064 	subpl	r0, r7, r4, rrx
     9d4:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 8b8 <__Stack_Size+0x4b8>
     9d8:	5f65646f 	svcpl	0x0065646f
     9dc:	505f4641 	subspl	r4, pc, r1, asr #12
     9e0:	6f6c0050 	svcvs	0x006c0050
     9e4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     9e8:	4400746e 	strmi	r7, [r0], #-1134	; 0x46e
     9ec:	0052414d 	subseq	r4, r2, sp, asr #2
     9f0:	4f495047 	svcmi	0x00495047
     9f4:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     9f8:	69006465 	stmdbvs	r0, {r0, r2, r5, r6, sl, sp, lr}
     9fc:	5f74696e 	svcpl	0x0074696e
     a00:	6973756d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, r8, sl, ip, sp, lr}^
     a04:	43003263 	movwmi	r3, #611	; 0x263
     a08:	6b636568 	blvs	18d9fb0 <__Stack_Size+0x18d9bb0>
     a0c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     a10:	0074754f 	rsbseq	r7, r4, pc, asr #10
     a14:	42447852 	submi	r7, r4, #5373952	; 0x520000
     a18:	5f657479 	svcpl	0x00657479
     a1c:	004c5844 	subeq	r5, ip, r4, asr #16
     a20:	61736944 	cmnvs	r3, r4, asr #18
     a24:	55656c62 	strbpl	r6, [r5, #-3170]!	; 0xc62
     a28:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     a2c:	53550031 	cmppl	r5, #49	; 0x31
     a30:	5f545241 	svcpl	0x00545241
     a34:	6f435449 	svcvs	0x00435449
     a38:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     a3c:	72687400 	rsbvc	r7, r8, #0, 8
     a40:	6f687365 	svcvs	0x00687365
     a44:	6e49646c 	cdpvs	4, 4, cr6, cr9, cr12, {3}
     a48:	72617266 	rsbvc	r7, r1, #1610612742	; 0x60000006
     a4c:	63006465 	movwvs	r6, #1125	; 0x465
     a50:	6b636568 	blvs	18d9ff8 <__Stack_Size+0x18d9bf8>
     a54:	696d754c 	stmdbvs	sp!, {r2, r3, r6, r8, sl, ip, sp, lr}^
     a58:	69736f6e 	ldmdbvs	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     a5c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
     a60:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     a64:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     a68:	00676966 	rsbeq	r6, r7, r6, ror #18
     a6c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     a70:	5f6b6369 	svcpl	0x006b6369
     a74:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     a78:	43726574 	cmnmi	r2, #116, 10	; 0x1d000000
     a7c:	5300646d 	movwpl	r6, #1133	; 0x46d
     a80:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     a84:	63736944 	cmnvs	r3, #68, 18	; 0x110000
     a88:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     a8c:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
     a90:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     a94:	50470064 	subpl	r0, r7, r4, rrx
     a98:	545f4f49 	ldrbpl	r4, [pc], #-3913	; aa0 <__Stack_Size+0x6a0>
     a9c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     aa0:	63006665 	movwvs	r6, #1637	; 0x665
     aa4:	65746e65 	ldrbvs	r6, [r4, #-3685]!	; 0xe65
     aa8:	666e4972 			; <UNDEFINED> instruction: 0x666e4972
     aac:	65526172 	ldrbvs	r6, [r2, #-370]	; 0x172
     ab0:	50470064 	subpl	r0, r7, r4, rrx
     ab4:	6f4d4f49 	svcvs	0x004d4f49
     ab8:	545f6564 	ldrbpl	r6, [pc], #-1380	; ac0 <__Stack_Size+0x6c0>
     abc:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     ac0:	6e006665 	cfmadd32vs	mvax3, mvfx6, mvfx0, mvfx5
     ac4:	0065746f 	rsbeq	r7, r5, pc, ror #8
     ac8:	5f4d4954 	svcpl	0x004d4954
     acc:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     ad0:	534e7475 	movtpl	r7, #58485	; 0xe475
     ad4:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
     ad8:	43435200 	movtmi	r5, #12800	; 0x3200
     adc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     ae0:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     ae4:	6f534b4c 	svcvs	0x00534b4c
     ae8:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
     aec:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     af0:	4e45006e 	cdpmi	0, 4, cr0, cr5, cr14, {3}
     af4:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
     af8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     afc:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     b00:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
     b04:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
     b08:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     b0c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     b10:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
     b14:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     b18:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     b1c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
     b20:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     b24:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     b28:	7400746e 	strvc	r7, [r0], #-1134	; 0x46e
     b2c:	73657268 	cmnvc	r5, #104, 4	; 0x80000006
     b30:	646c6f68 	strbtvs	r6, [ip], #-3944	; 0xf68
     b34:	6867694c 	stmdavs	r7!, {r2, r3, r6, r8, fp, sp, lr}^
     b38:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     b3c:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b40:	6142656d 	cmpvs	r2, sp, ror #10
     b44:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
     b48:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     b4c:	00657275 	rsbeq	r7, r5, r5, ror r2
     b50:	4349564e 	movtmi	r5, #38478	; 0x964e
     b54:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     b58:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
     b5c:	6154726f 	cmpvs	r4, pc, ror #4
     b60:	00656c62 	rsbeq	r6, r5, r2, ror #24
     b64:	4f495047 	svcmi	0x00495047
     b68:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     b6c:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b70:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b74:	736e7500 	cmnvc	lr, #0, 10
     b78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     b7c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
     b80:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
     b84:	00706d54 	rsbseq	r6, r0, r4, asr sp
     b88:	5f4d4954 	svcpl	0x004d4954
     b8c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     b90:	6e007469 	cdpvs	4, 0, cr7, cr0, cr9, {3}
     b94:	616d726f 	cmnvs	sp, pc, ror #4
     b98:	7275546c 	rsbsvc	r5, r5, #108, 8	; 0x6c000000
     b9c:	5047006e 	subpl	r0, r7, lr, rrx
     ba0:	535f4f49 	cmppl	pc, #292	; 0x124
     ba4:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     ba8:	4d30355f 	cfldr32mi	mvfx3, [r0, #-380]!	; 0xfffffe84
     bac:	55007a48 	strpl	r7, [r0, #-2632]	; 0xa48
     bb0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     bb4:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     bb8:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     bbc:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     bc0:	74006e6f 	strvc	r6, [r0], #-3695	; 0xe6f
     bc4:	00747365 	rsbseq	r7, r4, r5, ror #6
     bc8:	5f6c7864 	svcpl	0x006c7864
     bcc:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
     bd0:	7479625f 	ldrbtvc	r6, [r9], #-607	; 0x25f
     bd4:	53550065 	cmppl	r5, #101	; 0x65
     bd8:	5f545241 	svcpl	0x00545241
     bdc:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     be0:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
     be4:	5f434956 	svcpl	0x00434956
     be8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     bec:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     bf0:	6f697461 	svcvs	0x00697461
     bf4:	4552006e 	ldrbmi	r0, [r2, #-110]	; 0x6e
     bf8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     bfc:	30314445 	eorscc	r4, r1, r5, asr #8
     c00:	53455200 	movtpl	r5, #20992	; 0x5200
     c04:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     c08:	00313144 	eorseq	r3, r1, r4, asr #2
     c0c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     c10:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     c14:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     c18:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c1c:	31444556 	cmpcc	r4, r6, asr r5
     c20:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     c24:	56524553 			; <UNDEFINED> instruction: 0x56524553
     c28:	34314445 	ldrtcc	r4, [r1], #-1093	; 0x445
     c2c:	53455200 	movtpl	r5, #20992	; 0x5200
     c30:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     c34:	00353144 	eorseq	r3, r5, r4, asr #2
     c38:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     c3c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     c40:	52003631 	andpl	r3, r0, #51380224	; 0x3100000
     c44:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c48:	31444556 	cmpcc	r4, r6, asr r5
     c4c:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
     c50:	56524553 			; <UNDEFINED> instruction: 0x56524553
     c54:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
     c58:	53455200 	movtpl	r5, #20992	; 0x5200
     c5c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     c60:	00393144 	eorseq	r3, r9, r4, asr #2
     c64:	4f495047 	svcmi	0x00495047
     c68:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     c6c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     c70:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     c74:	64006e6f 	strvs	r6, [r0], #-3695	; 0xe6f
     c78:	725f6c78 	subsvc	r6, pc, #120, 24	; 0x7800
     c7c:	5f646165 	svcpl	0x00646165
     c80:	64726f77 	ldrbtvs	r6, [r2], #-3959	; 0xf77
     c84:	41535500 	cmpmi	r3, r0, lsl #10
     c88:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     c8c:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
     c90:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     c94:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
     c98:	5f434956 	svcpl	0x00434956
     c9c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     ca0:	6e6e6168 	powvsez	f6, f6, #0.0
     ca4:	75536c65 	ldrbvc	r6, [r3, #-3173]	; 0xc65
     ca8:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
     cac:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
     cb0:	53550079 	cmppl	r5, #121	; 0x79
     cb4:	5f545241 	svcpl	0x00545241
     cb8:	69726150 	ldmdbvs	r2!, {r4, r6, r8, sp, lr}^
     cbc:	5f007974 	svcpl	0x00007974
     cc0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     cc4:	4c45445f 	cfstrdmi	mvd4, [r5], {95}	; 0x5f
     cc8:	52005941 	andpl	r5, r0, #1064960	; 0x104000
     ccc:	505f4343 	subspl	r4, pc, r3, asr #6
     cd0:	6d434c4c 	stclvs	12, cr4, [r3, #-304]	; 0xfffffed0
     cd4:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
     cd8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
     cdc:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     ce0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     ce4:	54007469 	strpl	r7, [r0], #-1129	; 0x469
     ce8:	545f4d49 	ldrbpl	r4, [pc], #-3401	; cf0 <__Stack_Size+0x8f0>
     cec:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     cf0:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     cf4:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
     cf8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     cfc:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
     d00:	5f434956 	svcpl	0x00434956
     d04:	6f697250 	svcvs	0x00697250
     d08:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     d0c:	756f7247 	strbvc	r7, [pc, #-583]!	; acd <__Stack_Size+0x6cd>
     d10:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     d14:	00676966 	rsbeq	r6, r7, r6, ror #18
     d18:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     d1c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     d20:	65527265 	ldrbvs	r7, [r2, #-613]	; 0x265
     d24:	6f506461 	svcvs	0x00506461
     d28:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     d2c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     d30:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
     d34:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
     d38:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     d3c:	68730073 	ldmdavs	r3!, {r0, r1, r4, r5, r6}^
     d40:	2074726f 	rsbscs	r7, r4, pc, ror #4
     d44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     d48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     d4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     d50:	746f6e00 	strbtvc	r6, [pc], #-3584	; d58 <__Stack_Size+0x958>
     d54:	7a754265 	bvc	1d516f0 <__Stack_Size+0x1d512f0>
     d58:	4954007a 	ldmdbmi	r4, {r1, r3, r4, r5, r6}^
     d5c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
     d60:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; b98 <__Stack_Size+0x798>
     d64:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
     d68:	6e690031 	mcrvs	0, 3, r0, cr9, cr1, {1}
     d6c:	415f7469 	cmpmi	pc, r9, ror #8
     d70:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0x76e
     d74:	6e690031 	mcrvs	0, 3, r0, cr9, cr1, {1}
     d78:	415f7469 	cmpmi	pc, r9, ror #8
     d7c:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0x76e
     d80:	6f6d0032 	svcvs	0x006d0032
     d84:	625f6576 	subsvs	r6, pc, #494927872	; 0x1d800000
     d88:	776b6361 	strbvc	r6, [fp, -r1, ror #6]!
     d8c:	00647261 	rsbeq	r7, r4, r1, ror #4
     d90:	6c616f47 	stclvs	15, cr6, [r1], #-284	; 0xfffffee4
     d94:	00736f50 	rsbseq	r6, r3, r0, asr pc
     d98:	5f4d4954 	svcpl	0x004d4954
     d9c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     da0:	53746567 	cmnpl	r4, #432013312	; 0x19c00000
     da4:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     da8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     dac:	52495f43 	subpl	r5, r9, #268	; 0x10c
     db0:	61684351 	cmnvs	r8, r1, asr r3
     db4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     db8:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
     dbc:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     dc0:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
     dc4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     dc8:	64007974 	strvs	r7, [r0], #-2420	; 0x974
     dcc:	695f6c78 	ldmdbvs	pc, {r3, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     dd0:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
     dd4:	7a696c61 	bvc	1a5bf60 <__Stack_Size+0x1a5bb60>
     dd8:	50470065 	subpl	r0, r7, r5, rrx
     ddc:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; cc0 <__Stack_Size+0x8c0>
     de0:	5f65646f 	svcpl	0x0065646f
     de4:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     de8:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xf4c
     dec:	00474e49 	subeq	r4, r7, r9, asr #28
     df0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     df4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     df8:	49540037 	ldmdbmi	r4, {r0, r1, r2, r4, r5}^
     dfc:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     e00:	61637365 	cmnvs	r3, r5, ror #6
     e04:	4372656c 	cmnmi	r2, #108, 10	; 0x1b000000
     e08:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e0c:	546e0067 	strbtpl	r0, [lr], #-103	; 0x67
     e10:	00656d69 	rsbeq	r6, r5, r9, ror #26
     e14:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
     e18:	72724574 	rsbsvc	r4, r2, #116, 10	; 0x1d000000
     e1c:	6f43726f 	svcvs	0x0043726f
     e20:	48006564 	stmdami	r0, {r2, r5, r6, r8, sl, sp, lr}
     e24:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
     e28:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
     e2c:	61745370 	cmnvs	r4, r0, ror r3
     e30:	00737574 	rsbseq	r7, r3, r4, ror r5
     e34:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
     e38:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     e3c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
     e40:	7078725f 	rsbsvc	r7, r8, pc, asr r2
     e44:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
     e48:	72655f74 	rsbvc	r5, r5, #116, 30	; 0x1d0
     e4c:	00726f72 	rsbseq	r6, r2, r2, ror pc
     e50:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     e54:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     e58:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     e5c:	6f697470 	svcvs	0x00697470
     e60:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
     e64:	5f324954 	svcpl	0x00324954
     e68:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e6c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e70:	54007265 	strpl	r7, [r0], #-613	; 0x265
     e74:	5f314d49 	svcpl	0x00314d49
     e78:	5f4b5242 	svcpl	0x004b5242
     e7c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e80:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e84:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     e88:	30495458 	subcc	r5, r9, r8, asr r4
     e8c:	5152495f 	cmppl	r2, pc, asr r9
     e90:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e94:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e98:	5f445650 	svcpl	0x00445650
     e9c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ea0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ea4:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     ea8:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     eac:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     eb0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     eb4:	6f697470 	svcvs	0x00697470
     eb8:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     ebc:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
     ec0:	5152495f 	cmppl	r2, pc, asr r9
     ec4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     ec8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ecc:	504d4154 	subpl	r4, sp, r4, asr r1
     ed0:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     ed4:	61485152 	cmpvs	r8, r2, asr r1
     ed8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     edc:	43520072 	cmpmi	r2, #114	; 0x72
     ee0:	52495f43 	subpl	r5, r9, #268	; 0x10c
     ee4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ee8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     eec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ef0:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     ef4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ef8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     efc:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     f00:	3158525f 	cmpcc	r8, pc, asr r2
     f04:	5152495f 	cmppl	r2, pc, asr r9
     f08:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f0c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f10:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
     f14:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     f18:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
     f1c:	414d4400 	cmpmi	sp, r0, lsl #8
     f20:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     f24:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     f28:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     f2c:	61485152 	cmpvs	r8, r2, asr r1
     f30:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f34:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     f38:	555f314d 	ldrbpl	r3, [pc, #-333]	; df3 <__Stack_Size+0x9f3>
     f3c:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     f40:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f48:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     f4c:	50555f38 	subspl	r5, r5, r8, lsr pc
     f50:	5152495f 	cmppl	r2, pc, asr r9
     f54:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f58:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f5c:	314d4954 	cmpcc	sp, r4, asr r9
     f60:	5f43435f 	svcpl	0x0043435f
     f64:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f68:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f6c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     f70:	5f384d49 	svcpl	0x00384d49
     f74:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     f78:	61485152 	cmpvs	r8, r2, asr r1
     f7c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f80:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     f84:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     f88:	6e6e6168 	powvsez	f6, f6, #0.0
     f8c:	5f326c65 	svcpl	0x00326c65
     f90:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f94:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f98:	54007265 	strpl	r7, [r0], #-613	; 0x265
     f9c:	5f364d49 	svcpl	0x00364d49
     fa0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     fa4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     fa8:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     fac:	31495458 	cmpcc	r9, r8, asr r4
     fb0:	30315f35 	eorscc	r5, r1, r5, lsr pc
     fb4:	5152495f 	cmppl	r2, pc, asr r9
     fb8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fbc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fc0:	31414d44 	cmpcc	r1, r4, asr #26
     fc4:	6168435f 	cmnvs	r8, pc, asr r3
     fc8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     fcc:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     fd0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fd4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fd8:	43565300 	cmpmi	r6, #0, 6
     fdc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fe0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fe4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     fe8:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     fec:	61485152 	cmpvs	r8, r2, asr r1
     ff0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ff4:	54520072 	ldrbpl	r0, [r2], #-114	; 0x72
     ff8:	52495f43 	subpl	r5, r9, #268	; 0x10c
     ffc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1000:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1004:	52415500 	subpl	r5, r1, #0, 10
    1008:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    100c:	61485152 	cmpvs	r8, r2, asr r1
    1010:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1014:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1018:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    101c:	61485152 	cmpvs	r8, r2, asr r1
    1020:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1024:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1028:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
    102c:	6e6e6168 	powvsez	f6, f6, #0.0
    1030:	5f346c65 	svcpl	0x00346c65
    1034:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    1038:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    103c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1040:	6d654d00 	stclvs	13, cr4, [r5, #-0]
    1044:	616e614d 	cmnvs	lr, sp, asr #2
    1048:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
    104c:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
    1050:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1054:	45494d4e 	strbmi	r4, [r9, #-3406]	; 0xd4e
    1058:	70656378 	rsbvc	r6, r5, r8, ror r3
    105c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1060:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1064:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    1068:	61485152 	cmpvs	r8, r2, asr r1
    106c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1070:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1074:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
    1078:	6e6e6168 	powvsez	f6, f6, #0.0
    107c:	5f336c65 	svcpl	0x00336c65
    1080:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1084:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1088:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    108c:	61574253 	cmpvs	r7, r3, asr r2
    1090:	7055656b 	subsvc	r6, r5, fp, ror #10
    1094:	5152495f 	cmppl	r2, pc, asr r9
    1098:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    109c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10a0:	4f494453 	svcmi	0x00494453
    10a4:	5152495f 	cmppl	r2, pc, asr r9
    10a8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10b0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    10b4:	52495f48 	subpl	r5, r9, #72, 30	; 0x120
    10b8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10bc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10c0:	61735500 	cmnvs	r3, r0, lsl #10
    10c4:	61466567 	cmpvs	r6, r7, ror #10
    10c8:	45746c75 	ldrbmi	r6, [r4, #-3189]!	; 0xc75
    10cc:	70656378 	rsbvc	r6, r5, r8, ror r3
    10d0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    10d4:	43324900 	teqmi	r2, #0, 18
    10d8:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
    10dc:	5152495f 	cmppl	r2, pc, asr r9
    10e0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10e4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10e8:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
    10ec:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    10f0:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; f7c <__Stack_Size+0xb7c>
    10f4:	5152495f 	cmppl	r2, pc, asr r9
    10f8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1100:	41435452 	cmpmi	r3, r2, asr r4
    1104:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
    1108:	5152495f 	cmppl	r2, pc, asr r9
    110c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1110:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1114:	31414d44 	cmpcc	r1, r4, asr #26
    1118:	6168435f 	cmnvs	r8, pc, asr r3
    111c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1120:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    1124:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1128:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    112c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1130:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    1134:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1138:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    113c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1140:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    1144:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1148:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    114c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    1150:	4543535f 	strbmi	r5, [r3, #-863]	; 0x35f
    1154:	5152495f 	cmppl	r2, pc, asr r9
    1158:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    115c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1160:	31414d44 	cmpcc	r1, r4, asr #26
    1164:	6168435f 	cmnvs	r8, pc, asr r3
    1168:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    116c:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    1170:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1174:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1178:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    117c:	52495f43 	subpl	r5, r9, #268	; 0x10c
    1180:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1184:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1188:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    118c:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1190:	61485152 	cmpvs	r8, r2, asr r1
    1194:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1198:	44410072 	strbmi	r0, [r1], #-114	; 0x72
    119c:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    11a0:	61485152 	cmpvs	r8, r2, asr r1
    11a4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11a8:	32490072 	subcc	r0, r9, #114	; 0x72
    11ac:	455f3243 	ldrbmi	r3, [pc, #-579]	; f71 <__Stack_Size+0xb71>
    11b0:	52495f56 	subpl	r5, r9, #344	; 0x158
    11b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11b8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11bc:	43324900 	teqmi	r2, #0, 18
    11c0:	52455f32 	subpl	r5, r5, #50, 30	; 0xc8
    11c4:	5152495f 	cmppl	r2, pc, asr r9
    11c8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    11cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    11d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    11d4:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    11d8:	61485152 	cmpvs	r8, r2, asr r1
    11dc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11e0:	53550072 	cmppl	r5, #114	; 0x72
    11e4:	504c5f42 	subpl	r5, ip, r2, asr #30
    11e8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
    11ec:	3058525f 	subscc	r5, r8, pc, asr r2
    11f0:	5152495f 	cmppl	r2, pc, asr r9
    11f4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    11f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    11fc:	5f425355 	svcpl	0x00425355
    1200:	435f5048 	cmpmi	pc, #72	; 0x48
    1204:	545f4e41 	ldrbpl	r4, [pc], #-3649	; 120c <__Stack_Size+0xe0c>
    1208:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
    120c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1210:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1214:	43324900 	teqmi	r2, #0, 18
    1218:	52455f31 	subpl	r5, r5, #49, 30	; 0xc4
    121c:	5152495f 	cmppl	r2, pc, asr r9
    1220:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1224:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1228:	31495053 	qdaddcc	r5, r3, r9
    122c:	5152495f 	cmppl	r2, pc, asr r9
    1230:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1234:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1238:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
    123c:	4b52425f 	blmi	1491bc0 <__Stack_Size+0x14917c0>
    1240:	5152495f 	cmppl	r2, pc, asr r9
    1244:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1248:	0072656c 	rsbseq	r6, r2, ip, ror #10
    124c:	31414d44 	cmpcc	r1, r4, asr #26
    1250:	6168435f 	cmnvs	r8, pc, asr r3
    1254:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1258:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    125c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1260:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1264:	52415500 	subpl	r5, r1, #0, 10
    1268:	495f3454 	ldmdbmi	pc, {r2, r4, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    126c:	61485152 	cmpvs	r8, r2, asr r1
    1270:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1274:	53550072 	cmppl	r5, #114	; 0x72
    1278:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
    127c:	5152495f 	cmppl	r2, pc, asr r9
    1280:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1284:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1288:	344d4954 	strbcc	r4, [sp], #-2388	; 0x954
    128c:	5152495f 	cmppl	r2, pc, asr r9
    1290:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1294:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1298:	314d4954 	cmpcc	sp, r4, asr r9
    129c:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    12a0:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 112c <__Stack_Size+0xd2c>
    12a4:	5152495f 	cmppl	r2, pc, asr r9
    12a8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    12ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    12b0:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    12b4:	6168435f 	cmnvs	r8, pc, asr r3
    12b8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    12bc:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    12c0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    12c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    12c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    12cc:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
    12d0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    12d4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    12d8:	44575700 	ldrbmi	r5, [r7], #-1792	; 0x700
    12dc:	52495f47 	subpl	r5, r9, #284	; 0x11c
    12e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    12e4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    12e8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    12ec:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    12f0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    12f4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    12f8:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    12fc:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1300:	61485152 	cmpvs	r8, r2, asr r1
    1304:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1308:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
    130c:	5f394954 	svcpl	0x00394954
    1310:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    1314:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1318:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    131c:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
    1320:	43565364 	cmpmi	r6, #100, 6	; 0x90000001
    1324:	73795300 	cmnvc	r9, #0, 6
    1328:	6b636954 	blvs	18db880 <__Stack_Size+0x18db480>
    132c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1330:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1334:	2f505041 	svccs	0x00505041
    1338:	2f637273 	svccs	0x00637273
    133c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1340:	30316632 	eorscc	r6, r1, r2, lsr r6
    1344:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
    1348:	4400632e 	strmi	r6, [r0], #-814	; 0x32e
    134c:	5f31414d 	svcpl	0x0031414d
    1350:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1354:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
    1358:	5152495f 	cmppl	r2, pc, asr r9
    135c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1360:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1364:	31414d44 	cmpcc	r1, r4, asr #26
    1368:	6168435f 	cmnvs	r8, pc, asr r3
    136c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1370:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    1374:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1378:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    137c:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    1380:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
    1384:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    1388:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
    138c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    1390:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1394:	78640078 	stmdavc	r4!, {r3, r4, r5, r6}^
    1398:	61685f6c 	cmnvs	r8, ip, ror #30
    139c:	6c635f6c 	stclvs	15, cr5, [r3], #-432	; 0xfffffe50
    13a0:	00726165 	rsbseq	r6, r2, r5, ror #2
    13a4:	63615070 	cmnvs	r1, #112	; 0x70
    13a8:	0074656b 	rsbseq	r6, r4, fp, ror #10
    13ac:	5f6c7864 	svcpl	0x006c7864
    13b0:	5f6c6168 	svcpl	0x006c6168
    13b4:	5f746573 	svcpl	0x00746573
    13b8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
    13bc:	0074756f 	rsbseq	r7, r4, pc, ror #10
    13c0:	2f505041 	svccs	0x00505041
    13c4:	2f637273 	svccs	0x00637273
    13c8:	5f6c7864 	svcpl	0x006c7864
    13cc:	2e6c6168 	powcsez	f6, f4, #0.0
    13d0:	78640063 	stmdavc	r4!, {r0, r1, r5, r6}^
    13d4:	61685f6c 	cmnvs	r8, ip, ror #30
    13d8:	6c635f6c 	stclvs	15, cr5, [r3], #-432	; 0xfffffe50
    13dc:	0065736f 	rsbeq	r7, r5, pc, ror #6
    13e0:	5f6c7864 	svcpl	0x006c7864
    13e4:	5f6c6168 	svcpl	0x006c6168
    13e8:	64007872 	strvs	r7, [r0], #-2162	; 0x872
    13ec:	685f6c78 	ldmdavs	pc, {r3, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    13f0:	745f6c61 	ldrbvc	r6, [pc], #-3169	; 13f8 <__Stack_Size+0xff8>
    13f4:	756e0078 	strbvc	r0, [lr, #-120]!	; 0x78
    13f8:	6361506d 	cmnvs	r1, #109	; 0x6d
    13fc:	0074656b 	rsbseq	r6, r4, fp, ror #10
    1400:	526d754e 	rsbpl	r7, sp, #327155712	; 0x13800000
    1404:	79427663 	stmdbvc	r2, {r0, r1, r5, r6, r9, sl, ip, sp, lr}^
    1408:	64006574 	strvs	r6, [r0], #-1396	; 0x574
    140c:	685f6c78 	ldmdavs	pc, {r3, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1410:	6f5f6c61 	svcvs	0x005f6c61
    1414:	006e6570 	rsbeq	r6, lr, r0, ror r5
    1418:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
    141c:	6b636150 	blvs	18d9964 <__Stack_Size+0x18d9564>
    1420:	654c7465 	strbvs	r7, [ip, #-1125]	; 0x465
    1424:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1428:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    142c:	5f78745f 	svcpl	0x0078745f
    1430:	6b636170 	blvs	18d99f8 <__Stack_Size+0x18d95f8>
    1434:	6e007465 	cdpvs	4, 0, cr7, cr0, cr5, {3}
    1438:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    143c:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    1440:	6e69705f 	mcrvs	0, 3, r7, cr9, cr15, {2}
    1444:	62670067 	rsbvs	r0, r7, #103	; 0x67
    1448:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
    144c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1450:	64007375 	strvs	r7, [r0], #-885	; 0x375
    1454:	675f6c78 			; <UNDEFINED> instruction: 0x675f6c78
    1458:	725f7465 	subsvc	r7, pc, #1694498816	; 0x65000000
    145c:	63617078 	cmnvs	r1, #120	; 0x78
    1460:	5f74656b 	svcpl	0x0074656b
    1464:	676e656c 	strbvs	r6, [lr, -ip, ror #10]!
    1468:	64006874 	strvs	r6, [r0], #-2164	; 0x874
    146c:	675f6c78 			; <UNDEFINED> instruction: 0x675f6c78
    1470:	685f7465 	ldmdavs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1474:	62686769 	rsbvs	r6, r8, #27525120	; 0x1a40000
    1478:	00657479 	rsbeq	r7, r5, r9, ror r4
    147c:	5f6c7864 	svcpl	0x006c7864
    1480:	5f746573 	svcpl	0x00746573
    1484:	61707874 	cmnvs	r0, r4, ror r8
    1488:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    148c:	7261705f 	rsbvc	r7, r1, #95	; 0x5f
    1490:	74656d61 	strbtvc	r6, [r5], #-3425	; 0xd61
    1494:	64007265 	strvs	r7, [r0], #-613	; 0x265
    1498:	675f6c78 			; <UNDEFINED> instruction: 0x675f6c78
    149c:	6c5f7465 	cfldrdvs	mvd7, [pc], {101}	; 0x65
    14a0:	7962776f 	stmdbvc	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    14a4:	64006574 	strvs	r6, [r0], #-1396	; 0x574
    14a8:	725f6c78 	subsvc	r6, pc, #120, 24	; 0x7800
    14ac:	61705f78 	cmnvs	r0, r8, ror pc
    14b0:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    14b4:	65686300 	strbvs	r6, [r8, #-768]!	; 0x300
    14b8:	75736b63 	ldrbvc	r6, [r3, #-2915]!	; 0xb63
    14bc:	5041006d 	subpl	r0, r1, sp, rrx
    14c0:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
    14c4:	79642f63 	stmdbvc	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    14c8:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
    14cc:	2e6c6578 	mcrcs	5, 3, r6, cr12, cr8, {3}
    14d0:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    14d4:	78546c61 	ldmdavc	r4, {r0, r5, r6, sl, fp, sp, lr}^
    14d8:	426d754e 	rsbmi	r7, sp, #327155712	; 0x13800000
    14dc:	00657479 	rsbeq	r7, r5, r9, ror r4
    14e0:	5f6c7864 	svcpl	0x006c7864
    14e4:	5f746573 	svcpl	0x00746573
    14e8:	61707874 	cmnvs	r0, r4, ror r8
    14ec:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    14f0:	6e656c5f 	mcrvs	12, 3, r6, cr5, cr15, {2}
    14f4:	00687467 	rsbeq	r7, r8, r7, ror #8
    14f8:	706d6574 	rsbvc	r6, sp, r4, ror r5
    14fc:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    1500:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
    1504:	7078745f 	rsbsvc	r7, r8, pc, asr r4
    1508:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
    150c:	64695f74 	strbtvs	r5, [r9], #-3956	; 0xf74
    1510:	53626700 	cmnpl	r2, #0, 14
    1514:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1518:	63615073 	cmnvs	r1, #115	; 0x73
    151c:	0074656b 	rsbseq	r6, r4, fp, ror #10
    1520:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1524:	78640065 	stmdavc	r4!, {r0, r2, r5, r6}^
    1528:	78745f6c 	ldmdavc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    152c:	705f7872 	subsvc	r7, pc, r2, ror r8	; <UNPREDICTABLE>
    1530:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
    1534:	78640074 	stmdavc	r4!, {r2, r4, r5, r6}^
    1538:	616d5f6c 	cmnvs	sp, ip, ror #30
    153c:	6f77656b 	svcvs	0x0077656b
    1540:	64006472 	strvs	r6, [r0], #-1138	; 0x472
    1544:	675f6c78 			; <UNDEFINED> instruction: 0x675f6c78
    1548:	725f7465 	subsvc	r7, pc, #1694498816	; 0x65000000
    154c:	63617078 	cmnvs	r1, #120	; 0x78
    1550:	5f74656b 	svcpl	0x0074656b
    1554:	61726170 	cmnvs	r2, r0, ror r1
    1558:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
    155c:	62670072 	rsbvs	r0, r7, #114	; 0x72
    1560:	65477852 	strbvs	r7, [r7, #-2130]	; 0x852
    1564:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    1568:	00687467 	rsbeq	r7, r8, r7, ror #8
    156c:	5f6c7864 	svcpl	0x006c7864
    1570:	5f746573 	svcpl	0x00746573
    1574:	61707874 	cmnvs	r0, r4, ror r8
    1578:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    157c:	736e695f 	cmnvc	lr, #1556480	; 0x17c000
    1580:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1584:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1588:	72726500 	rsbsvc	r6, r2, #0, 10
    158c:	00746962 	rsbseq	r6, r4, r2, ror #18
    1590:	75426967 	strbvc	r6, [r2, #-2407]	; 0x967
    1594:	69735573 	ldmdbvs	r3!, {r0, r1, r4, r5, r6, r8, sl, ip, lr}^
    1598:	6900676e 	stmdbvs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    159c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    15a0:	49626700 	stmdbmi	r2!, {r8, r9, sl, sp, lr}^
    15a4:	7274736e 	rsbsvc	r7, r4, #-1207959551	; 0xb8000001
    15a8:	69746375 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    15ac:	61506e6f 	cmpvs	r0, pc, ror #28
    15b0:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    15b4:	75616200 	strbvc	r6, [r1, #-512]!	; 0x200
    15b8:	6d756e64 	ldclvs	14, cr6, [r5, #-400]!	; 0xfffffe70
    15bc:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    15c0:	7265745f 	rsbvc	r7, r5, #1593835520	; 0x5f000000
    15c4:	616e696d 	cmnvs	lr, sp, ror #18
    15c8:	46006574 			; <UNDEFINED> instruction: 0x46006574
    15cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    15d0:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    15d4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    15d8:	52570067 	subspl	r0, r7, #103	; 0x67
    15dc:	445f3250 	ldrbmi	r3, [pc], #-592	; 15e4 <__Stack_Size+0x11e4>
    15e0:	00617461 	rsbeq	r7, r1, r1, ror #8
    15e4:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    15e8:	00504f54 	subseq	r4, r0, r4, asr pc
    15ec:	53414c46 	movtpl	r4, #7238	; 0x1c46
    15f0:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    15f4:	4f657361 	svcmi	0x00657361
    15f8:	6f697470 	svcvs	0x00697470
    15fc:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1600:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1604:	6f646165 	svcvs	0x00646165
    1608:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    160c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1610:	414c4600 	cmpmi	ip, r0, lsl #12
    1614:	455f4853 	ldrbmi	r4, [pc, #-2131]	; dc9 <__Stack_Size+0x9c9>
    1618:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
    161c:	5052575f 	subspl	r5, r2, pc, asr r7
    1620:	414c4600 	cmpmi	ip, r0, lsl #12
    1624:	455f4853 	ldrbmi	r4, [pc, #-2131]	; dd9 <__Stack_Size+0x9d9>
    1628:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    162c:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1630:	414c4600 	cmpmi	ip, r0, lsl #12
    1634:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1638:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    163c:	46007963 	strmi	r7, [r0], -r3, ror #18
    1640:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1644:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1648:	66657250 			; <UNDEFINED> instruction: 0x66657250
    164c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1650:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1654:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1658:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    165c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1660:	57007961 	strpl	r7, [r0, -r1, ror #18]
    1664:	00525052 	subseq	r5, r2, r2, asr r0
    1668:	53414c46 	movtpl	r4, #7238	; 0x1c46
    166c:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
    1670:	6b636f6c 	blvs	18dd428 <__Stack_Size+0x18dd028>
    1674:	414c4600 	cmpmi	ip, r0, lsl #12
    1678:	455f4853 	ldrbmi	r4, [pc, #-2131]	; e2d <__Stack_Size+0xa2d>
    167c:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    1680:	506c6c41 	rsbpl	r6, ip, r1, asr #24
    1684:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    1688:	414c4600 	cmpmi	ip, r0, lsl #12
    168c:	535f4853 	cmppl	pc, #5439488	; 0x530000
    1690:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1694:	654e0073 	strbvs	r0, [lr, #-115]	; 0x73
    1698:	61745377 	cmnvs	r4, r7, ror r3
    169c:	57006574 	smlsdxpl	r0, r4, r5, r6
    16a0:	00305052 	eorseq	r5, r0, r2, asr r0
    16a4:	31505257 	cmpcc	r0, r7, asr r2
    16a8:	50525700 	subspl	r5, r2, r0, lsl #14
    16ac:	52570032 	subspl	r0, r7, #50	; 0x32
    16b0:	46003350 			; <UNDEFINED> instruction: 0x46003350
    16b4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    16b8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    16bc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    16c0:	6f725065 	svcvs	0x00725065
    16c4:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    16c8:	4f6e6f69 	svcmi	0x006e6f69
    16cc:	6f697470 	svcvs	0x00697470
    16d0:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    16d4:	504f0065 	subpl	r0, pc, r5, rrx
    16d8:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    16dc:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    16e0:	5f485341 	svcpl	0x00485341
    16e4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    16e8:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    16ec:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16f0:	6f436574 	svcvs	0x00436574
    16f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16f8:	5f424f00 	svcpl	0x00424f00
    16fc:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1700:	414c4600 	cmpmi	ip, r0, lsl #12
    1704:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    1708:	4f646165 	svcmi	0x00646165
    170c:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    1710:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1714:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1718:	616c6600 	cmnvs	ip, r0, lsl #12
    171c:	74736873 	ldrbtvc	r6, [r3], #-2163	; 0x873
    1720:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1724:	74696200 	strbtvc	r6, [r9], #-512	; 0x200
    1728:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    172c:	50007375 	andpl	r7, r0, r5, ror r3
    1730:	5f656761 	svcpl	0x00656761
    1734:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1738:	00737365 	rsbseq	r7, r3, r5, ror #6
    173c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1740:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
    1744:	5f524f52 	svcpl	0x00524f52
    1748:	46004750 			; <UNDEFINED> instruction: 0x46004750
    174c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1750:	636f4c5f 	cmnvs	pc, #24320	; 0x5f00
    1754:	5257006b 	subspl	r0, r7, #107	; 0x6b
    1758:	445f3350 	ldrbmi	r3, [pc], #-848	; 1760 <__Stack_Size+0x1360>
    175c:	00617461 	rsbeq	r7, r1, r1, ror #8
    1760:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1764:	30316632 	eorscc	r6, r1, r2, lsr r6
    1768:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    176c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1770:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1774:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1778:	5f783031 	svcpl	0x00783031
    177c:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1780:	00632e68 	rsbeq	r2, r3, r8, ror #28
    1784:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1788:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    178c:	616c4674 	smcvs	50276	; 0xc464
    1790:	61745367 	cmnvs	r4, r7, ror #6
    1794:	00737574 	rsbseq	r7, r3, r4, ror r5
    1798:	53414c46 	movtpl	r4, #7238	; 0x1c46
    179c:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
    17a0:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    17a4:	0067616c 	rsbeq	r6, r7, ip, ror #2
    17a8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    17ac:	4f435f48 	svcmi	0x00435f48
    17b0:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
    17b4:	46004554 			; <UNDEFINED> instruction: 0x46004554
    17b8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    17bc:	5355425f 	cmppl	r5, #-268435451	; 0xf0000005
    17c0:	52570059 	subspl	r0, r7, #89	; 0x59
    17c4:	445f3150 	ldrbmi	r3, [pc], #-336	; 17cc <__Stack_Size+0x13cc>
    17c8:	00617461 	rsbeq	r7, r1, r1, ror #8
    17cc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    17d0:	49545f48 	ldmdbmi	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
    17d4:	554f454d 	strbpl	r4, [pc, #-1357]	; 128f <__Stack_Size+0xe8f>
    17d8:	69540054 	ldmdbvs	r4, {r2, r4, r6}^
    17dc:	756f656d 	strbvc	r6, [pc, #-1389]!	; 1277 <__Stack_Size+0xe77>
    17e0:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
    17e4:	5f485341 	svcpl	0x00485341
    17e8:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    17ec:	4f646165 	svcmi	0x00646165
    17f0:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    17f4:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    17f8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    17fc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1800:	4f007375 	svcmi	0x00007375
    1804:	54535f42 	ldrbpl	r5, [r3], #-3906	; 0xf42
    1808:	00594244 	subseq	r4, r9, r4, asr #4
    180c:	30505257 	subscc	r5, r0, r7, asr r2
    1810:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    1814:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1818:	5f485341 	svcpl	0x00485341
    181c:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    1820:	6c637943 	stclvs	9, cr7, [r3], #-268	; 0xfffffef4
    1824:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
    1828:	00737365 	rsbseq	r7, r3, r5, ror #6
    182c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1830:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    1834:	61745374 	cmnvs	r4, r4, ror r3
    1838:	00737574 	rsbseq	r7, r3, r4, ror r5
    183c:	545f424f 	ldrbpl	r4, [pc], #-591	; 1844 <__Stack_Size+0x1444>
    1840:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1844:	46006665 	strmi	r6, [r0], -r5, ror #12
    1848:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    184c:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1850:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1854:	6341656c 	movtvs	r6, #5484	; 0x156c
    1858:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    185c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1860:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1864:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    1868:	6172676f 	cmnvs	r2, pc, ror #14
    186c:	74704f6d 	ldrbtvc	r4, [r0], #-3949	; 0xf6d
    1870:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1874:	44657479 	strbtmi	r7, [r5], #-1145	; 0x479
    1878:	00617461 	rsbeq	r7, r1, r1, ror #8
    187c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1880:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    1884:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0x574
    1888:	74704f72 	ldrbtvc	r4, [r0], #-3954	; 0xf72
    188c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1890:	00657479 	rsbeq	r7, r5, r9, ror r4
    1894:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1898:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    189c:	6172676f 	cmnvs	r2, pc, ror #14
    18a0:	6c61486d 	stclvs	8, cr4, [r1], #-436	; 0xfffffe4c
    18a4:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
    18a8:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    18ac:	5f485341 	svcpl	0x00485341
    18b0:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    18b4:	414c4600 	cmpmi	ip, r0, lsl #12
    18b8:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 106d <__Stack_Size+0xc6d>
    18bc:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    18c0:	69725765 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, ip, lr}^
    18c4:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
    18c8:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    18cc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    18d0:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0x500
    18d4:	61440052 	qdaddvs	r0, r2, r4
    18d8:	00306174 	eorseq	r6, r0, r4, ror r1
    18dc:	61746144 	cmnvs	r4, r4, asr #2
    18e0:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    18e4:	5f485341 	svcpl	0x00485341
    18e8:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    18ec:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    18f0:	5f485341 	svcpl	0x00485341
    18f4:	46005449 	strmi	r5, [r0], -r9, asr #8
    18f8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    18fc:	6f72505f 	svcvs	0x0072505f
    1900:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    1904:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    1908:	53455200 	movtpl	r5, #20992	; 0x5200
    190c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    1910:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    1914:	5f485341 	svcpl	0x00485341
    1918:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    191c:	00666544 	rsbeq	r6, r6, r4, asr #10
    1920:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1924:	61575f48 	cmpvs	r7, r8, asr #30
    1928:	6f467469 	svcvs	0x00467469
    192c:	73614c72 	cmnvc	r1, #29184	; 0x7200
    1930:	65704f74 	ldrbvs	r4, [r0, #-3956]!	; 0xf74
    1934:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1938:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    193c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1940:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    1944:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1948:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    194c:	00726566 	rsbseq	r6, r2, r6, ror #10
    1950:	706e6970 	rsbvc	r6, lr, r0, ror r9
    1954:	4200736f 	andmi	r7, r0, #-1140850687	; 0xbc000001
    1958:	535f7469 	cmppl	pc, #1761607680	; 0x69000000
    195c:	47005445 	strmi	r5, [r0, -r5, asr #8]
    1960:	5f4f4950 	svcpl	0x004f4950
    1964:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1968:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    196c:	61447475 	hvcvs	18245	; 0x4745
    1970:	47006174 	smlsdxmi	r0, r4, r1, r6
    1974:	5f4f4950 	svcpl	0x004f4950
    1978:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    197c:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1980:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1984:	4200646d 	andmi	r6, r0, #1828716544	; 0x6d000000
    1988:	61567469 	cmpvs	r6, r9, ror #8
    198c:	6942006c 	stmdbvs	r2, {r2, r3, r5, r6}^
    1990:	45525f74 	ldrbmi	r5, [r2, #-3956]	; 0xf74
    1994:	00544553 	subseq	r4, r4, r3, asr r5
    1998:	4f495047 	svcmi	0x00495047
    199c:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    19a0:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    19a4:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
    19a8:	52434954 	subpl	r4, r3, #84, 18	; 0x150000
    19ac:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    19b0:	31663233 	cmncc	r6, r3, lsr r2
    19b4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    19b8:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    19bc:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    19c0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    19c4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    19c8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    19cc:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    19d0:	6d6e6970 	stclvs	9, cr6, [lr, #-448]!	; 0xfffffe40
    19d4:	006b7361 	rsbeq	r7, fp, r1, ror #6
    19d8:	4f495047 	svcmi	0x00495047
    19dc:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    19e0:	756f5374 	strbvc	r5, [pc, #-884]!	; 1674 <__Stack_Size+0x1274>
    19e4:	00656372 	rsbeq	r6, r5, r2, ror r3
    19e8:	4f495047 	svcmi	0x00495047
    19ec:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    19f0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    19f4:	4f495047 	svcmi	0x00495047
    19f8:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    19fc:	754f746e 	strbvc	r7, [pc, #-1134]	; 1596 <__Stack_Size+0x1196>
    1a00:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1a04:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a08:	47006769 	strmi	r6, [r0, -r9, ror #14]
    1a0c:	5f4f4950 	svcpl	0x004f4950
    1a10:	616d6552 	cmnvs	sp, r2, asr r5
    1a14:	50470070 	subpl	r0, r7, r0, ror r0
    1a18:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1a1c:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1a20:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1a24:	61746144 	cmnvs	r4, r4, asr #2
    1a28:	00746942 	rsbseq	r6, r4, r2, asr #18
    1a2c:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
    1a30:	50006765 	andpl	r6, r0, r5, ror #14
    1a34:	5674726f 	ldrbtpl	r7, [r4], -pc, ror #4
    1a38:	63006c61 	movwvs	r6, #3169	; 0xc61
    1a3c:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1a40:	6f6d746e 	svcvs	0x006d746e
    1a44:	47006564 	strmi	r6, [r0, -r4, ror #10]
    1a48:	5f4f4950 	svcpl	0x004f4950
    1a4c:	536e6950 	cmnpl	lr, #80, 18	; 0x140000
    1a50:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1a54:	43520065 	cmpmi	r2, #101	; 0x65
    1a58:	50415f43 	subpl	r5, r1, r3, asr #30
    1a5c:	65503242 	ldrbvs	r3, [r0, #-578]	; 0x242
    1a60:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1a64:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    1a68:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    1a6c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1a70:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    1a74:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1a78:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1a7c:	00617461 	rsbeq	r7, r1, r1, ror #8
    1a80:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!	; 0xfffffe30
    1a84:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1a88:	4f495047 	svcmi	0x00495047
    1a8c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1a90:	6b636f4c 	blvs	18dd7c8 <__Stack_Size+0x18dd3c8>
    1a94:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a98:	63006769 	movwvs	r6, #1897	; 0x769
    1a9c:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1aa0:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1aa4:	5047006e 	subpl	r0, r7, lr, rrx
    1aa8:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    1aac:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1ab0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1ab4:	50470031 	subpl	r0, r7, r1, lsr r0
    1ab8:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; b77 <__Stack_Size+0x777>
    1abc:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1ac0:	43656e69 	cmnmi	r5, #1680	; 0x690
    1ac4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ac8:	46410067 	strbmi	r0, [r1], -r7, rrx
    1acc:	545f4f49 	ldrbpl	r4, [pc], #-3913	; 1ad4 <__Stack_Size+0x16d4>
    1ad0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1ad4:	42006665 	andmi	r6, r0, #105906176	; 0x6500000
    1ad8:	63417469 	movtvs	r7, #5225	; 0x1469
    1adc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1ae0:	50414d00 	subpl	r4, r1, r0, lsl #26
    1ae4:	50470052 	subpl	r0, r7, r2, asr r0
    1ae8:	00784f49 	rsbseq	r4, r8, r9, asr #30
    1aec:	4f495047 	svcmi	0x00495047
    1af0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1af4:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1af8:	00746375 	rsbseq	r6, r4, r5, ror r3
    1afc:	52435645 	subpl	r5, r3, #72351744	; 0x4500000
    1b00:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1b04:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    1b08:	754f6461 	strbvc	r6, [pc, #-1121]	; 16af <__Stack_Size+0x12af>
    1b0c:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1b10:	61746144 	cmnvs	r4, r4, asr #2
    1b14:	00746942 	rsbseq	r6, r4, r2, asr #18
    1b18:	4f495047 	svcmi	0x00495047
    1b1c:	4946415f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^
    1b20:	4965444f 	stmdbmi	r5!, {r0, r1, r2, r3, r6, sl, lr}^
    1b24:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1b28:	52424149 	subpl	r4, r2, #1073741842	; 0x40000012
    1b2c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1b30:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1b34:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1b38:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1b3c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1b40:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1b44:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1b48:	00746942 	rsbseq	r6, r4, r2, asr #18
    1b4c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b50:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1b54:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1b58:	00746375 	rsbseq	r6, r4, r5, ror r3
    1b5c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b60:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b64:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1b68:	50746e65 	rsbspl	r6, r4, r5, ror #28
    1b6c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1b70:	5249676e 	subpl	r6, r9, #28835840	; 0x1b80000
    1b74:	61684351 	cmnvs	r8, r1, asr r3
    1b78:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1b7c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1b80:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    1b84:	75614674 	strbvc	r4, [r1, #-1652]!	; 0x674
    1b88:	6441746c 	strbvs	r7, [r1], #-1132	; 0x46c
    1b8c:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    1b90:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    1b94:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1b98:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1b9c:	5372656c 	cmnpl	r2, #108, 10	; 0x1b000000
    1ba0:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
    1ba4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1ba8:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    1bac:	5f434956 	svcpl	0x00434956
    1bb0:	50544553 	subspl	r4, r4, r3, asr r5
    1bb4:	414d4952 	cmpmi	sp, r2, asr r9
    1bb8:	4e004b53 	mcrmi	11, 0, r4, cr0, cr3, {2}
    1bbc:	5f434956 	svcpl	0x00434956
    1bc0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    1bc4:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    1bc8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    1bcc:	65526d65 	ldrbvs	r6, [r2, #-3429]	; 0xd65
    1bd0:	00746573 	rsbseq	r6, r4, r3, ror r5
    1bd4:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    1bd8:	4e006572 	cfrshl64mi	mvdx0, mvdx2, r6
    1bdc:	5f434956 	svcpl	0x00434956
    1be0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1be4:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    1be8:	4b53414d 	blmi	14d2124 <__Stack_Size+0x14d1d24>
    1bec:	75616600 	strbvc	r6, [r1, #-1536]!	; 0x600
    1bf0:	6461746c 	strbtvs	r7, [r1], #-1132	; 0x46c
    1bf4:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    1bf8:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    1bfc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1c00:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    1c04:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1c08:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1c0c:	6f697250 	svcvs	0x00697250
    1c10:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1c14:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c18:	5f006769 	svcpl	0x00006769
    1c1c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c20:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    1c24:	00495250 	subeq	r5, r9, r0, asr r2
    1c28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c2c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1c30:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1c34:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1c38:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1c3c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1c40:	5f783031 	svcpl	0x00783031
    1c44:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    1c48:	4e00632e 	cdpmi	3, 0, cr6, cr0, cr14, {1}
    1c4c:	5f434956 	svcpl	0x00434956
    1c50:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1c54:	44495550 	strbmi	r5, [r9], #-1360	; 0x550
    1c58:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1c5c:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    1c60:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1c64:	72477974 	subvc	r7, r7, #116, 18	; 0x1d0000
    1c68:	0070756f 	rsbseq	r7, r0, pc, ror #10
    1c6c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1c70:	5345525f 	movtpl	r5, #21087	; 0x525f
    1c74:	41465445 	cmpmi	r6, r5, asr #8
    1c78:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    1c7c:	004b5341 	subeq	r5, fp, r1, asr #6
    1c80:	4349564e 	movtmi	r5, #38478	; 0x964e
    1c84:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c88:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1c8c:	41746e65 	cmnmi	r4, r5, ror #28
    1c90:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1c94:	6e614865 	cdpvs	8, 6, cr4, cr1, cr5, {3}
    1c98:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1c9c:	73795300 	cmnvc	r9, #0, 6
    1ca0:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1ca4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1ca8:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1cac:	00525343 	subseq	r5, r2, r3, asr #6
    1cb0:	45535f5f 	ldrbmi	r5, [r3, #-3935]	; 0xf5f
    1cb4:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    1cb8:	414d544c 	cmpmi	sp, ip, asr #8
    1cbc:	4e004b53 	mcrmi	11, 0, r4, cr0, cr3, {2}
    1cc0:	5f434956 	svcpl	0x00434956
    1cc4:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    1cc8:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    1ccc:	65726f43 	ldrbvs	r6, [r2, #-3907]!	; 0xf43
    1cd0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    1cd4:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    1cd8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1cdc:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1ce0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1ce4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1ce8:	4172656c 	cmnmi	r2, ip, ror #10
    1cec:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1cf0:	74694265 	strbtvc	r4, [r9], #-613	; 0x265
    1cf4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1cf8:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1cfc:	5f434956 	svcpl	0x00434956
    1d00:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    1d04:	43495250 	movtmi	r5, #37456	; 0x9250
    1d08:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    1d0c:	46420047 	strbmi	r0, [r2], -r7, asr #32
    1d10:	4e005241 	cdpmi	2, 0, cr5, cr0, cr1, {2}
    1d14:	5f434956 	svcpl	0x00434956
    1d18:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1d1c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1d20:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1d24:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1d28:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1d2c:	00746942 	rsbseq	r6, r4, r2, asr #18
    1d30:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    1d34:	4300736f 	movwmi	r7, #879	; 0x36f
    1d38:	00525346 	subseq	r5, r2, r6, asr #6
    1d3c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1d40:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1d44:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    1d48:	61486d65 	cmpvs	r8, r5, ror #26
    1d4c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1d50:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1d54:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1d58:	00746942 	rsbseq	r6, r4, r2, asr #18
    1d5c:	43524941 	cmpmi	r2, #1064960	; 0x104000
    1d60:	43490052 	movtmi	r0, #36946	; 0x9052
    1d64:	5f005250 	svcpl	0x00005250
    1d68:	5341425f 	movtpl	r4, #4703	; 0x125f
    1d6c:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    1d70:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    1d74:	53004749 	movwpl	r4, #1865	; 0x749
    1d78:	00525048 	subseq	r5, r2, r8, asr #32
    1d7c:	53434853 	movtpl	r4, #14419	; 0x3853
    1d80:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    1d84:	545f4349 	ldrbpl	r4, [pc], #-841	; 1d8c <__Stack_Size+0x198c>
    1d88:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1d8c:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
    1d90:	5f434956 	svcpl	0x00434956
    1d94:	42746547 	rsbsmi	r6, r4, #297795584	; 0x11c00000
    1d98:	50455341 	subpl	r5, r5, r1, asr #6
    1d9c:	52004952 	andpl	r4, r0, #1343488	; 0x148000
    1da0:	56524553 			; <UNDEFINED> instruction: 0x56524553
    1da4:	00314445 	eorseq	r4, r1, r5, asr #8
    1da8:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    1dac:	46544553 			; <UNDEFINED> instruction: 0x46544553
    1db0:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    1db4:	4b53414d 	blmi	14d22f0 <__Stack_Size+0x14d1ef0>
    1db8:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    1dbc:	74005241 	strvc	r5, [r0], #-577	; 0x241
    1dc0:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    1dc4:	564e0062 	strbpl	r0, [lr], -r2, rrx
    1dc8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1dcc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    1dd0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1dd4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1dd8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ddc:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    1de0:	5f434956 	svcpl	0x00434956
    1de4:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    1de8:	504c6d65 	subpl	r6, ip, r5, ror #26
    1dec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1df0:	4f006769 	svcmi	0x00006769
    1df4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    1df8:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    1dfc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1e00:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1e04:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1e08:	43490074 	movtmi	r0, #36980	; 0x9074
    1e0c:	74005245 	strvc	r5, [r0], #-581	; 0x245
    1e10:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1e14:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1e18:	56007974 			; <UNDEFINED> instruction: 0x56007974
    1e1c:	00524f54 	subseq	r4, r2, r4, asr pc
    1e20:	52505349 	subspl	r5, r0, #603979777	; 0x24000001
    1e24:	53464400 	movtpl	r4, #25600	; 0x6400
    1e28:	46480052 			; <UNDEFINED> instruction: 0x46480052
    1e2c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    1e30:	5f434956 	svcpl	0x00434956
    1e34:	46544553 			; <UNDEFINED> instruction: 0x46544553
    1e38:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    1e3c:	4b53414d 	blmi	14d2378 <__Stack_Size+0x14d1f78>
    1e40:	53464100 	movtpl	r4, #24832	; 0x6100
    1e44:	53490052 	movtpl	r0, #36946	; 0x9052
    1e48:	4e005245 	cdpmi	2, 0, cr5, cr0, cr5, {2}
    1e4c:	5f434956 	svcpl	0x00434956
    1e50:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1e54:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
    1e58:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1e5c:	5372656c 	cmnpl	r2, #108, 10	; 0x1b000000
    1e60:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1e64:	53007365 	movwpl	r7, #869	; 0x365
    1e68:	545f4243 	ldrbpl	r4, [pc], #-579	; 1e70 <__Stack_Size+0x1a70>
    1e6c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1e70:	74006665 	strvc	r6, [r0], #-1637	; 0x665
    1e74:	0032706d 	eorseq	r7, r2, sp, rrx
    1e78:	4349564e 	movtmi	r5, #38478	; 0x964e
    1e7c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1e80:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    1e84:	61486d65 	cmpvs	r8, r5, ror #26
    1e88:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1e8c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1e90:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1e94:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1e98:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1e9c:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    1ea0:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1ea4:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1ea8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    1eac:	61486d65 	cmpvs	r8, r5, ror #26
    1eb0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1eb4:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1eb8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1ebc:	00746942 	rsbseq	r6, r4, r2, asr #18
    1ec0:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    1ec4:	61660032 	cmnvs	r6, r2, lsr r0
    1ec8:	73746c75 	cmnvc	r4, #29952	; 0x7500
    1ecc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1ed0:	53007365 	movwpl	r7, #869	; 0x365
    1ed4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    1ed8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1edc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1ee0:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    1ee4:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    1ee8:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    1eec:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1ef0:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    1ef4:	5f434956 	svcpl	0x00434956
    1ef8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1efc:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1f00:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1f04:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1f08:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1f0c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1f10:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1f14:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    1f18:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1f1c:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    1f20:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1f24:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    1f28:	6f697250 	svcvs	0x00697250
    1f2c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1f30:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1f34:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    1f38:	61547463 	cmpvs	r4, r3, ror #8
    1f3c:	63610062 	cmnvs	r1, #98	; 0x62
    1f40:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    1f44:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    1f48:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1f4c:	5f5f0073 	svcpl	0x005f0073
    1f50:	50544553 	subspl	r4, r4, r3, asr r5
    1f54:	414d4952 	cmpmi	sp, r2, asr r9
    1f58:	68004b53 	stmdavs	r0, {r0, r1, r4, r6, r8, r9, fp, lr}
    1f5c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1f60:	616d7265 	cmnvs	sp, r5, ror #4
    1f64:	5f006b73 	svcpl	0x00006b73
    1f68:	5345525f 	movtpl	r5, #21087	; 0x525f
    1f6c:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1f70:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1f74:	6f4c004b 	svcvs	0x004c004b
    1f78:	776f5077 			; <UNDEFINED> instruction: 0x776f5077
    1f7c:	6f4d7265 	svcvs	0x004d7265
    1f80:	4e006564 	cfsh32mi	mvfx6, mvfx0, #52
    1f84:	5f434956 	svcpl	0x00434956
    1f88:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1f8c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1f90:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1f94:	7463416c 	strbtvc	r4, [r3], #-364	; 0x16c
    1f98:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    1f9c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1fa0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1fa4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1fa8:	65445f43 	strbvs	r5, [r4, #-3907]	; 0xf43
    1fac:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1fb0:	6e657000 	cdpvs	0, 6, cr7, cr5, cr0, {0}
    1fb4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1fb8:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    1fbc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1fc0:	57500073 			; <UNDEFINED> instruction: 0x57500073
    1fc4:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    1fc8:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    1fcc:	444e4154 	strbmi	r4, [lr], #-340	; 0x154
    1fd0:	6f4d5942 	svcvs	0x004d5942
    1fd4:	50006564 	andpl	r6, r0, r4, ror #10
    1fd8:	435f5257 	cmpmi	pc, #1879048197	; 0x70000005
    1fdc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1fe0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1fe4:	52575000 	subspl	r5, r7, #0
    1fe8:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1fec:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1ff0:	5f525750 	svcpl	0x00525750
    1ff4:	75676552 	strbvc	r6, [r7, #-1362]!	; 0x552
    1ff8:	6f74616c 	svcvs	0x0074616c
    1ffc:	57500072 			; <UNDEFINED> instruction: 0x57500072
    2000:	56505f52 	usaxpl	r5, r0, r2
    2004:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    2008:	50006c65 	andpl	r6, r0, r5, ror #24
    200c:	465f5257 			; <UNDEFINED> instruction: 0x465f5257
    2010:	0047414c 	subeq	r4, r7, ip, asr #2
    2014:	5f525750 	svcpl	0x00525750
    2018:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    201c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2020:	5f525750 	svcpl	0x00525750
    2024:	43445650 	movtmi	r5, #18000	; 0x4650
    2028:	7300646d 	movwvc	r6, #1133	; 0x46d
    202c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2030:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2034:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2038:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    203c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    2040:	31663233 	cmncc	r6, r3, lsr r2
    2044:	705f7830 	subsvc	r7, pc, r0, lsr r8	; <UNPREDICTABLE>
    2048:	632e7277 			; <UNDEFINED> instruction: 0x632e7277
    204c:	52575000 	subspl	r5, r7, #0
    2050:	4456505f 	ldrbmi	r5, [r6], #-95	; 0x5f
    2054:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2058:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    205c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2060:	5f525750 	svcpl	0x00525750
    2064:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2068:	5367616c 	cmnpl	r7, #108, 2
    206c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2070:	5f5f0073 	svcpl	0x005f0073
    2074:	00454657 	subeq	r4, r5, r7, asr r6
    2078:	46575f5f 	usaxmi	r5, r7, pc	; <UNPREDICTABLE>
    207c:	57500049 	ldrbpl	r0, [r0, -r9, asr #32]
    2080:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    2084:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2088:	4d504f54 	ldclmi	15, cr4, [r0, #-336]	; 0xfffffeb0
    208c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2090:	5f434352 	svcpl	0x00434352
    2094:	31425041 	cmpcc	r2, r1, asr #32
    2098:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    209c:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    20a0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    20a4:	5000646d 	andpl	r6, r0, sp, ror #8
    20a8:	535f5257 	cmppl	pc, #1879048197	; 0x70000005
    20ac:	45504f54 	ldrbmi	r4, [r0, #-3924]	; 0xf54
    20b0:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    20b4:	52575000 	subspl	r5, r7, #0
    20b8:	6b61575f 	blvs	1857e3c <__Stack_Size+0x1857a3c>
    20bc:	50705565 	rsbspl	r5, r0, r5, ror #10
    20c0:	6d436e69 	stclvs	14, cr6, [r3, #-420]	; 0xfffffe5c
    20c4:	43520064 	cmpmi	r2, #100	; 0x64
    20c8:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    20cc:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    20d0:	50410066 	subpl	r0, r1, r6, rrx
    20d4:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
    20d8:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    20dc:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    20e0:	004b4c43 	subeq	r4, fp, r3, asr #24
    20e4:	5f434352 	svcpl	0x00434352
    20e8:	43434441 	movtmi	r4, #13377	; 0x3441
    20ec:	6f434b4c 	svcvs	0x00434b4c
    20f0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    20f4:	43435200 	movtmi	r5, #12800	; 0x3200
    20f8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    20fc:	54497261 	strbpl	r7, [r9], #-609	; 0x261
    2100:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2104:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2108:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    210c:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    2110:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    2114:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2118:	54497465 	strbpl	r7, [r9], #-1125	; 0x465
    211c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2120:	42007375 	andmi	r7, r0, #-738197503	; 0xd4000001
    2124:	00524344 	subseq	r4, r2, r4, asr #6
    2128:	5f434352 	svcpl	0x00434352
    212c:	32425041 	subcc	r5, r2, #65	; 0x41
    2130:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    2134:	52006870 	andpl	r6, r0, #112, 16	; 0x700000
    2138:	505f4343 	subspl	r4, pc, r3, asr #6
    213c:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    2140:	43435200 	movtmi	r5, #12800	; 0x3200
    2144:	6f6c435f 	svcvs	0x006c435f
    2148:	54736b63 	ldrbtpl	r6, [r3], #-2915	; 0xb63
    214c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2150:	52006665 	andpl	r6, r0, #105906176	; 0x6500000
    2154:	505f4343 	subspl	r4, pc, r3, asr #6
    2158:	754d4c4c 	strbvc	r4, [sp, #-3148]	; 0xc4c
    215c:	4352006c 	cmpmi	r2, #108	; 0x6c
    2160:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2164:	72655042 	rsbvc	r5, r5, #66	; 0x42
    2168:	43687069 	cmnmi	r8, #105	; 0x69
    216c:	6b636f6c 	blvs	18ddf24 <__Stack_Size+0x18ddb24>
    2170:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2174:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
    2178:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
    217c:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    2180:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2184:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2188:	31425041 	cmpcc	r2, r1, asr #32
    218c:	00524e45 	subseq	r4, r2, r5, asr #28
    2190:	5f434352 	svcpl	0x00434352
    2194:	434f434d 	movtmi	r4, #62285	; 0xf34d
    2198:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    219c:	43520067 	cmpmi	r2, #103	; 0x67
    21a0:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xf43
    21a4:	4b4c4343 	blmi	1312eb8 <__Stack_Size+0x1312ab8>
    21a8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    21ac:	70006563 	andvc	r6, r0, r3, ror #10
    21b0:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    21b4:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    21b8:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1e7d <__Stack_Size+0x1a7d>
    21bc:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
    21c0:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    21c4:	00676966 	rsbeq	r6, r7, r6, ror #18
    21c8:	5f434352 	svcpl	0x00434352
    21cc:	4349534c 	movtmi	r5, #37708	; 0x934c
    21d0:	4100646d 	tstmi	r0, sp, ror #8
    21d4:	52324250 	eorspl	r4, r2, #80, 4
    21d8:	00525453 	subseq	r5, r2, r3, asr r4
    21dc:	5f434352 	svcpl	0x00434352
    21e0:	31425041 	cmpcc	r2, r1, asr #32
    21e4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    21e8:	70006870 	andvc	r6, r0, r0, ror r8
    21ec:	6f736c6c 	svcvs	0x00736c6c
    21f0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    21f4:	42484100 	submi	r4, r8, #0, 2
    21f8:	00524e45 	subseq	r4, r2, r5, asr #28
    21fc:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    2200:	65727375 	ldrbvs	r7, [r2, #-885]!	; 0x375
    2204:	50410067 	subpl	r0, r1, r7, rrx
    2208:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
    220c:	74530052 	ldrbvc	r0, [r3], #-82	; 0x52
    2210:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    2214:	756f4370 	strbvc	r4, [pc, #-880]!	; 1eac <__Stack_Size+0x1aac>
    2218:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    221c:	43435200 	movtmi	r5, #12800	; 0x3200
    2220:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    2224:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    2228:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    222c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2230:	5f434352 	svcpl	0x00434352
    2234:	756a6441 	strbvc	r6, [sl, #-1089]!	; 0x441
    2238:	53487473 	movtpl	r7, #33907	; 0x8473
    223c:	6c614349 	stclvs	3, cr4, [r1], #-292	; 0xfffffedc
    2240:	61726269 	cmnvs	r2, r9, ror #4
    2244:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2248:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    224c:	44410065 	strbmi	r0, [r1], #-101	; 0x65
    2250:	4b4c4343 	blmi	1312f64 <__Stack_Size+0x1312b64>
    2254:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    2258:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    225c:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    2260:	465f4343 	ldrbmi	r4, [pc], -r3, asr #6
    2264:	0047414c 	subeq	r4, r7, ip, asr #2
    2268:	5f434352 	svcpl	0x00434352
    226c:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    2270:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2274:	43520065 	cmpmi	r2, #101	; 0x65
    2278:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xf43
    227c:	4b4c4343 	blmi	1312f90 <__Stack_Size+0x1312b90>
    2280:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2284:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    2288:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1f4d <__Stack_Size+0x1b4d>
    228c:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
    2290:	756f534b 	strbvc	r5, [pc, #-843]!	; 1f4d <__Stack_Size+0x1b4d>
    2294:	00656372 	rsbeq	r6, r5, r2, ror r3
    2298:	5f434352 	svcpl	0x00434352
    229c:	61656c43 	cmnvs	r5, r3, asr #24
    22a0:	616c4672 	smcvs	50274	; 0xc462
    22a4:	43520067 	cmpmi	r2, #103	; 0x67
    22a8:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    22ac:	4b4c4353 	blmi	1313000 <__Stack_Size+0x1312c00>
    22b0:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
    22b4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    22b8:	53007375 	movwpl	r7, #885	; 0x375
    22bc:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    22c0:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    22c4:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    22c8:	0079636e 	rsbseq	r6, r9, lr, ror #6
    22cc:	5f434352 	svcpl	0x00434352
    22d0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    22d4:	5000736b 	andpl	r7, r0, fp, ror #6
    22d8:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    22dc:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    22e0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    22e4:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    22e8:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    22ec:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    22f0:	00676966 	rsbeq	r6, r7, r6, ror #18
    22f4:	73657270 	cmnvc	r5, #112, 4
    22f8:	43520063 	cmpmi	r2, #99	; 0x63
    22fc:	53485f43 	movtpl	r5, #36675	; 0x8f43
    2300:	43520045 	cmpmi	r2, #69	; 0x45
    2304:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2308:	4b4c4353 	blmi	131305c <__Stack_Size+0x1312c5c>
    230c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2310:	50006563 	andpl	r6, r0, r3, ror #10
    2314:	314b4c43 	cmpcc	fp, r3, asr #24
    2318:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    231c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2320:	41007963 	tstmi	r0, r3, ror #18
    2324:	48414250 	stmdami	r1, {r4, r6, r9, lr}^
    2328:	65725042 	ldrbvs	r5, [r2, #-66]!	; 0x42
    232c:	61546373 	cmpvs	r4, r3, ror r3
    2330:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2334:	5f434352 	svcpl	0x00434352
    2338:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    233c:	6b636f6c 	blvs	18de0f4 <__Stack_Size+0x18ddcf4>
    2340:	65724673 	ldrbvs	r4, [r2, #-1651]!	; 0x673
    2344:	74730071 	ldrbtvc	r0, [r3], #-113	; 0x71
    2348:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    234c:	5f783031 	svcpl	0x00783031
    2350:	2f62696c 	svccs	0x0062696c
    2354:	2f637273 	svccs	0x00637273
    2358:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    235c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2360:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2364:	00632e63 	rsbeq	r2, r3, r3, ror #28
    2368:	5f434352 	svcpl	0x00434352
    236c:	4345534c 	movtmi	r5, #21324	; 0x534c
    2370:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2374:	43520067 	cmpmi	r2, #103	; 0x67
    2378:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xf43
    237c:	4b4c4343 	blmi	1313090 <__Stack_Size+0x1312c90>
    2380:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2384:	5f434352 	svcpl	0x00434352
    2388:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    238c:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    2390:	74697275 	strbtvc	r7, [r9], #-629	; 0x275
    2394:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    2398:	436d6574 	cmnmi	sp, #116, 10	; 0x1d000000
    239c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    23a0:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    23a4:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    23a8:	43520064 	cmpmi	r2, #100	; 0x64
    23ac:	434d5f43 	movtmi	r5, #57155	; 0xdf43
    23b0:	4352004f 	cmpmi	r2, #79	; 0x4f
    23b4:	54495f43 	strbpl	r5, [r9], #-3907	; 0xf43
    23b8:	43435200 	movtmi	r5, #12800	; 0x3200
    23bc:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    23c0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    23c4:	41006870 	tstmi	r0, r0, ror r8
    23c8:	72504344 	subsvc	r4, r0, #68, 6	; 0x10000001
    23cc:	54637365 	strbtpl	r7, [r3], #-869	; 0x365
    23d0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    23d4:	73795300 	cmnvc	r9, #0, 6
    23d8:	6b636954 	blvs	18dc930 <__Stack_Size+0x18dc530>
    23dc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    23e0:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    23e4:	00726574 	rsbseq	r6, r2, r4, ror r5
    23e8:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    23ec:	5f6b6369 	svcpl	0x006b6369
    23f0:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    23f4:	5367616c 	cmnpl	r7, #108, 2
    23f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23fc:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    2400:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2404:	4c465f6b 	mcrrmi	15, 6, r5, r6, cr11
    2408:	43004741 	movwmi	r4, #1857	; 0x741
    240c:	42494c41 	submi	r4, r9, #16640	; 0x4100
    2410:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2414:	31663233 	cmncc	r6, r3, lsr r2
    2418:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    241c:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    2420:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    2424:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2428:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    242c:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    2430:	6b636974 	blvs	18dca08 <__Stack_Size+0x18dc608>
    2434:	4300632e 	movwmi	r6, #814	; 0x32e
    2438:	004c5254 	subeq	r5, ip, r4, asr r2
    243c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    2440:	5f6b6369 	svcpl	0x006b6369
    2444:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2448:	00726574 	rsbseq	r6, r2, r4, ror r5
    244c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    2450:	5f6b6369 	svcpl	0x006b6369
    2454:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2458:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    245c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2460:	00676966 	rsbeq	r6, r7, r6, ror #18
    2464:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xf4c
    2468:	73795300 	cmnvc	r9, #0, 6
    246c:	6b636954 	blvs	18dc9c4 <__Stack_Size+0x18dc5c4>
    2470:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2474:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2478:	73795300 	cmnvc	r9, #0, 6
    247c:	6b636954 	blvs	18dc9d4 <__Stack_Size+0x18dc5d4>
    2480:	4b4c435f 	blmi	1313204 <__Stack_Size+0x1312e04>
    2484:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2488:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    248c:	4f5f4d49 	svcmi	0x005f4d49
    2490:	61463443 	cmpvs	r6, r3, asr #8
    2494:	6f437473 	svcvs	0x00437473
    2498:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    249c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    24a0:	31434f5f 	cmpcc	r3, pc, asr pc
    24a4:	616c6f50 	cmnvs	ip, r0, asr pc
    24a8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    24ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    24b0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    24b4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    24b8:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    24bc:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    24c0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    24c4:	5f4d4954 	svcpl	0x004d4954
    24c8:	5034434f 	eorspl	r4, r4, pc, asr #6
    24cc:	6f6c6572 	svcvs	0x006c6572
    24d0:	6f436461 	svcvs	0x00436461
    24d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    24d8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    24dc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    24e0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    24e4:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    24e8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    24ec:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    24f0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    24f4:	34657261 	strbtcc	r7, [r5], #-609	; 0x261
    24f8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    24fc:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2500:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 23d0 <__Stack_Size+0x1fd0>
    2504:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2508:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    250c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2510:	5f4d4954 	svcpl	0x004d4954
    2514:	7250434f 	subsvc	r4, r0, #1006632961	; 0x3c000001
    2518:	616f6c65 	cmnvs	pc, r5, ror #24
    251c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2520:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2524:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2528:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    252c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2530:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2534:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2538:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    253c:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    2540:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2544:	32495400 	subcc	r5, r9, #0, 8
    2548:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    254c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2550:	5f4d4954 	svcpl	0x004d4954
    2554:	6146434f 	cmpvs	r6, pc, asr #6
    2558:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    255c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2560:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    2564:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2568:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    256c:	70795474 	rsbsvc	r5, r9, r4, ror r4
    2570:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2574:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2578:	706e495f 	rsbvc	r4, lr, pc, asr r9
    257c:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2580:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    2584:	756f5372 	strbvc	r5, [pc, #-882]!	; 221a <__Stack_Size+0x1e1a>
    2588:	00656372 	rsbeq	r6, r5, r2, ror r3
    258c:	5f4d4954 	svcpl	0x004d4954
    2590:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    2594:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    2598:	61637365 	cmnvs	r3, r5, ror #6
    259c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    25a0:	5f4d4954 	svcpl	0x004d4954
    25a4:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    25a8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    25ac:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    25b0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    25b4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    25b8:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    25bc:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    25c0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    25c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    25c8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    25cc:	6f465f4d 	svcvs	0x00465f4d
    25d0:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    25d4:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    25d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    25dc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    25e0:	70555f4d 	subsvc	r5, r5, sp, asr #30
    25e4:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    25e8:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    25ec:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    25f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    25f4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    25f8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    25fc:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2600:	4d444343 	stclmi	3, cr4, [r4, #-268]	; 0xfffffef4
    2604:	49540041 	ldmdbmi	r4, {r0, r6}^
    2608:	504f5f4d 	subpl	r5, pc, sp, asr #30
    260c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2610:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2614:	3143495f 	cmpcc	r3, pc, asr r9
    2618:	616c6f50 	cmnvs	ip, r0, asr pc
    261c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2620:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2624:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    2628:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    262c:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2630:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2634:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2638:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    263c:	00784d49 	rsbseq	r4, r8, r9, asr #26
    2640:	5f4d4954 	svcpl	0x004d4954
    2644:	63726f46 	cmnvs	r2, #280	; 0x118
    2648:	63416465 	movtvs	r6, #5221	; 0x1465
    264c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2650:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2654:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    2658:	616c6f50 	cmnvs	ip, r0, asr pc
    265c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2660:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2664:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2668:	50344349 	eorspl	r4, r4, r9, asr #6
    266c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2670:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2674:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2678:	616c535f 	cmnvs	ip, pc, asr r3
    267c:	6f4d6576 	svcvs	0x004d6576
    2680:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2684:	4f5f4d49 	svcmi	0x005f4d49
    2688:	53495353 	movtpl	r5, #37715	; 0x9353
    268c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    2690:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2694:	00317263 	eorseq	r7, r1, r3, ror #4
    2698:	5f4d4954 	svcpl	0x004d4954
    269c:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    26a0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    26a4:	5f4d4954 	svcpl	0x004d4954
    26a8:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    26ac:	6b636f6c 	blvs	18de464 <__Stack_Size+0x18de064>
    26b0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    26b4:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    26b8:	00676966 	rsbeq	r6, r7, r6, ror #18
    26bc:	5f314954 	svcpl	0x00314954
    26c0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    26c4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    26c8:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    26cc:	61437465 	cmpvs	r3, r5, ror #8
    26d0:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    26d4:	54003265 	strpl	r3, [r0], #-613	; 0x265
    26d8:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    26dc:	61437465 	cmpvs	r3, r5, ror #8
    26e0:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    26e4:	54003365 	strpl	r3, [r0], #-869	; 0x365
    26e8:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    26ec:	61437465 	cmpvs	r3, r5, ror #8
    26f0:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    26f4:	54003465 	strpl	r3, [r0], #-1125	; 0x465
    26f8:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2700 <__Stack_Size+0x2300>
    26fc:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2700:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2704:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2708:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    270c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2710:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2714:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2718:	5f4d4954 	svcpl	0x004d4954
    271c:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2720:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2724:	5f4d4954 	svcpl	0x004d4954
    2728:	61656c43 	cmnvs	r5, r3, asr #24
    272c:	34434f72 	strbcc	r4, [r3], #-3954	; 0xf72
    2730:	00666552 	rsbeq	r6, r6, r2, asr r5
    2734:	5f4d4954 	svcpl	0x004d4954
    2738:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    273c:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2740:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2744:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2748:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    274c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2750:	5f4d4954 	svcpl	0x004d4954
    2754:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2758:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    275c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2760:	52415f4d 	subpl	r5, r1, #308	; 0x134
    2764:	65725052 	ldrbvs	r5, [r2, #-82]!	; 0x52
    2768:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    276c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2770:	73006769 	movwvc	r6, #1897	; 0x769
    2774:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2778:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    277c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2780:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2784:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    2788:	31663233 	cmncc	r6, r3, lsr r2
    278c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2794 <__Stack_Size+0x2394>
    2790:	632e6d69 			; <UNDEFINED> instruction: 0x632e6d69
    2794:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2798:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    279c:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    27a0:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    27a4:	00746375 	rsbseq	r6, r4, r5, ror r3
    27a8:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    27ac:	00726563 	rsbseq	r6, r2, r3, ror #10
    27b0:	5f4d4954 	svcpl	0x004d4954
    27b4:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27b8:	6b636f6c 	blvs	18de570 <__Stack_Size+0x18de170>
    27bc:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    27c0:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    27c4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    27c8:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    27cc:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    27d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    27d4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    27d8:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    27dc:	6b616572 	blvs	185bdac <__Stack_Size+0x185b9ac>
    27e0:	616c6f50 	cmnvs	ip, r0, asr pc
    27e4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    27e8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    27ec:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    27f0:	4f746365 	svcmi	0x00746365
    27f4:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    27f8:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    27fc:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2800:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2804:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2808:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    280c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2810:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2814:	00746375 	rsbseq	r6, r4, r5, ror r3
    2818:	5f4d4954 	svcpl	0x004d4954
    281c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2820:	434f7463 	movtmi	r7, #62563	; 0xf463
    2824:	74004d78 	strvc	r4, [r0], #-3448	; 0xd78
    2828:	6363706d 	cmnvs	r3, #109	; 0x6d
    282c:	0078726d 	rsbseq	r7, r8, sp, ror #4
    2830:	5f4d4954 	svcpl	0x004d4954
    2834:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    283c:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    2840:	76654c4b 	strbtvc	r4, [r5], -fp, asr #24
    2844:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2848:	535f4d49 	cmppl	pc, #4672	; 0x1240
    284c:	6f437465 	svcvs	0x00437465
    2850:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    2854:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2858:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    285c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2860:	646f4d72 	strbtvs	r4, [pc], #-3442	; 2868 <__Stack_Size+0x2468>
    2864:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2868:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    286c:	73657250 	cmnvc	r5, #80, 4
    2870:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2874:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2878:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    287c:	61656c43 	cmnvs	r5, r3, asr #24
    2880:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2884:	53505f4d 	cmppl	r0, #308	; 0x134
    2888:	6c655243 	sfmvs	f5, 2, [r5], #-268	; 0xfffffef4
    288c:	4d64616f 	stfmie	f6, [r4, #-444]!	; 0xfffffe44
    2890:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2894:	5f4d4954 	svcpl	0x004d4954
    2898:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    289c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    28a0:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    28a4:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    28a8:	61637365 	cmnvs	r3, r5, ror #6
    28ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28b0:	5f4d4954 	svcpl	0x004d4954
    28b4:	42414d44 	submi	r4, r1, #68, 26	; 0x1100
    28b8:	00657361 	rsbeq	r7, r5, r1, ror #6
    28bc:	5f4d4954 	svcpl	0x004d4954
    28c0:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    28c4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    28c8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    28cc:	00666544 	rsbeq	r6, r6, r4, asr #10
    28d0:	5f4d4954 	svcpl	0x004d4954
    28d4:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    28d8:	61487463 	cmpvs	r8, r3, ror #8
    28dc:	65536c6c 	ldrbvs	r6, [r3, #-3180]	; 0xc6c
    28e0:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    28e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28e8:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    28ec:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
    28f0:	65764565 	ldrbvs	r4, [r6, #-1381]!	; 0x565
    28f4:	5400746e 	strpl	r7, [r0], #-1134	; 0x46e
    28f8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    28fc:	43497465 	movtmi	r7, #37989	; 0x9465
    2900:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0x32
    2904:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2908:	54007265 	strpl	r7, [r0], #-613	; 0x265
    290c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1bcb <__Stack_Size+0x17cb>
    2910:	646f636e 	strbtvs	r6, [pc], #-878	; 2918 <__Stack_Size+0x2518>
    2914:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    2918:	66726574 			; <UNDEFINED> instruction: 0x66726574
    291c:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    2920:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2924:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2928:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    292c:	54004e78 	strpl	r4, [r0], #-3704	; 0xe78
    2930:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2934:	6b616572 	blvs	185bf04 <__Stack_Size+0x185bb04>
    2938:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    293c:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    2940:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2944:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2948:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    294c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2950:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2954:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2958:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    295c:	61736944 	cmnvs	r3, r4, asr #18
    2960:	43656c62 	cmnmi	r5, #25088	; 0x6200
    2964:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2968:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    296c:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2970:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    2974:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2978:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    297c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2980:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2984:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2988:	00746375 	rsbseq	r6, r4, r5, ror r3
    298c:	5f334954 	svcpl	0x00334954
    2990:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2994:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2998:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    299c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    29a0:	6f4d7265 	svcvs	0x004d7265
    29a4:	6f436564 	svcvs	0x00436564
    29a8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29b0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    29b4:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    29b8:	33657261 	cmncc	r5, #268435462	; 0x10000006
    29bc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29c0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    29c4:	434f7261 	movtmi	r7, #62049	; 0xf261
    29c8:	66655233 			; <UNDEFINED> instruction: 0x66655233
    29cc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29d0:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    29d4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    29d8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29dc:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    29e0:	4f646563 	svcmi	0x00646563
    29e4:	6f433443 	svcvs	0x00433443
    29e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29ec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29f0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    29f4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    29f8:	00726574 	rsbseq	r6, r2, r4, ror r5
    29fc:	5f4d4954 	svcpl	0x004d4954
    2a00:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    2a04:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2a08:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2a0c:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0x500
    2a10:	46475254 			; <UNDEFINED> instruction: 0x46475254
    2a14:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
    2a18:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2a1c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2a20:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2a24:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    2a28:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2a30 <__Stack_Size+0x2630>
    2a2c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2a30:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a34:	73614631 	cmnvc	r1, #51380224	; 0x3100000
    2a38:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2a3c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a40:	5f4d4954 	svcpl	0x004d4954
    2a44:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2a48:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a4c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a50:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a54:	6f504e31 	svcvs	0x00504e31
    2a58:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2a5c:	6f437974 	svcvs	0x00437974
    2a60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a68:	5043495f 	subpl	r4, r3, pc, asr r9
    2a6c:	54004353 	strpl	r4, [r0], #-851	; 0x353
    2a70:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1d2f <__Stack_Size+0x192f>
    2a74:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    2a78:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2a7c:	74006563 	strvc	r6, [r0], #-1379	; 0x563
    2a80:	6363706d 	cmnvs	r3, #109	; 0x6d
    2a84:	0031726d 	eorseq	r7, r1, sp, ror #4
    2a88:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2a8c:	32726d63 	rsbscc	r6, r2, #6336	; 0x18c0
    2a90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a94:	6168435f 	cmnvs	r8, pc, asr r3
    2a98:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2a9c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2aa0:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2aa4:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    2aa8:	54004d4f 	strpl	r4, [r0], #-3407	; 0xd4f
    2aac:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2ab0:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2ab4:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2ab8:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    2abc:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    2ac0:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2ac4:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2ac8:	65736574 	ldrbvs	r6, [r3, #-1396]!	; 0x574
    2acc:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2ad0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    2ad4:	5f4d4954 	svcpl	0x004d4954
    2ad8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    2adc:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2ae0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2ae4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2ae8:	00676966 	rsbeq	r6, r7, r6, ror #18
    2aec:	5f4d4954 	svcpl	0x004d4954
    2af0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    2af4:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    2af8:	61637365 	cmnvs	r3, r5, ror #6
    2afc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2b00:	5f4d4954 	svcpl	0x004d4954
    2b04:	00784343 	rsbseq	r4, r8, r3, asr #6
    2b08:	5f4d4954 	svcpl	0x004d4954
    2b0c:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    2b10:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    2b14:	61637365 	cmnvs	r3, r5, ror #6
    2b18:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2b1c:	5f4d4954 	svcpl	0x004d4954
    2b20:	65534349 	ldrbvs	r4, [r3, #-841]	; 0x349
    2b24:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2b28:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    2b2c:	5f4d4954 	svcpl	0x004d4954
    2b30:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2b34:	6b636f6c 	blvs	18de8ec <__Stack_Size+0x18de4ec>
    2b38:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2b3c:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    2b40:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b44:	5f4d4954 	svcpl	0x004d4954
    2b48:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b4c:	6e4f7463 	cdpvs	4, 4, cr7, cr15, cr3, {3}
    2b50:	6c755065 	ldclvs	0, cr5, [r5], #-404	; 0xfffffe6c
    2b54:	6f4d6573 	svcvs	0x004d6573
    2b58:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2b5c:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 2b64 <__Stack_Size+0x2764>
    2b60:	534f4752 	movtpl	r4, #63314	; 0xf752
    2b64:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2b68:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2b6c:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    2b70:	74535253 	ldrbvc	r5, [r3], #-595	; 0x253
    2b74:	00657461 	rsbeq	r7, r5, r1, ror #8
    2b78:	5f4d4954 	svcpl	0x004d4954
    2b7c:	6f504349 	svcvs	0x00504349
    2b80:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2b84:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2b88:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2b8c:	506c7274 	rsbpl	r7, ip, r4, ror r2
    2b90:	754f4d57 	strbvc	r4, [pc, #-3415]	; 1e41 <__Stack_Size+0x1a41>
    2b94:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2b98:	63690073 	cmnvs	r9, #115	; 0x73
    2b9c:	6f70706f 	svcvs	0x0070706f
    2ba0:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2ba4:	616c6f70 	smcvs	50928	; 0xc6f0
    2ba8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2bac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bb0:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2bb4:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2bb8:	00676966 	rsbeq	r6, r7, r6, ror #18
    2bbc:	5f4d4954 	svcpl	0x004d4954
    2bc0:	61656c43 	cmnvs	r5, r3, asr #24
    2bc4:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    2bc8:	00666552 	rsbeq	r6, r6, r2, asr r5
    2bcc:	5f4d4954 	svcpl	0x004d4954
    2bd0:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2bd4:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    2bd8:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2bdc:	6b636f6c 	blvs	18de994 <__Stack_Size+0x18de594>
    2be0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2be4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2be8:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 2acc <__Stack_Size+0x26cc>
    2bec:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    2bf0:	616c5372 	smcvs	50482	; 0xc532
    2bf4:	6f4d6576 	svcvs	0x004d6576
    2bf8:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2bfc:	415f4d49 	cmpmi	pc, r9, asr #26
    2c00:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!	; 2a34 <__Stack_Size+0x2634>
    2c04:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
    2c08:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2c0c:	54007475 	strpl	r7, [r0], #-1141	; 0x475
    2c10:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c14:	75417465 	strbvc	r7, [r1, #-1125]	; 0x465
    2c18:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
    2c1c:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2c20:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c24:	414d445f 	cmpmi	sp, pc, asr r4
    2c28:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2c2c:	5f4d4954 	svcpl	0x004d4954
    2c30:	63726f46 	cmnvs	r2, #280	; 0x118
    2c34:	434f6465 	movtmi	r6, #62565	; 0xf465
    2c38:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    2c3c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2c40:	5f344954 	svcpl	0x00344954
    2c44:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2c48:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2c4c:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c54 <__Stack_Size+0x2854>
    2c50:	54646165 	strbtpl	r6, [r4], #-357	; 0x165
    2c54:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2c58:	5f4d4954 	svcpl	0x004d4954
    2c5c:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    2c60:	616c6f50 	cmnvs	ip, r0, asr pc
    2c64:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2c68:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2c6c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2c70:	4f5f4d49 	svcmi	0x005f4d49
    2c74:	6f503443 	svcvs	0x00503443
    2c78:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2c7c:	6f437974 	svcvs	0x00437974
    2c80:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c88:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2c8c:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    2c90:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2c94:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2c98:	5f4d4954 	svcpl	0x004d4954
    2c9c:	61656c43 	cmnvs	r5, r3, asr #24
    2ca0:	31434f72 	hvccc	13554	; 0x34f2
    2ca4:	00666552 	rsbeq	r6, r6, r2, asr r5
    2ca8:	5f4d4954 	svcpl	0x004d4954
    2cac:	5033434f 	eorspl	r4, r3, pc, asr #6
    2cb0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cb4:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2cb8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2cbc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2cc0:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2cc4:	47525474 			; <UNDEFINED> instruction: 0x47525474
    2cc8:	616c6f50 	cmnvs	ip, r0, asr pc
    2ccc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2cd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cd4:	4d57505f 	ldclmi	0, cr5, [r7, #-380]	; 0xfffffe84
    2cd8:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    2cdc:	00676966 	rsbeq	r6, r7, r6, ror #18
    2ce0:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2ce4:	54003272 	strpl	r3, [r0], #-626	; 0x272
    2ce8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2cec:	49540054 	ldmdbmi	r4, {r2, r4, r6}^
    2cf0:	6f465f4d 	svcvs	0x00465f4d
    2cf4:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2cf8:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    2cfc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d00:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d04:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2d08:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2d0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d10:	4643495f 			; <UNDEFINED> instruction: 0x4643495f
    2d14:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
    2d18:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2d1c:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2d20:	756f5341 	strbvc	r5, [pc, #-833]!	; 29e7 <__Stack_Size+0x25e7>
    2d24:	00656372 	rsbeq	r6, r5, r2, ror r3
    2d28:	5f4d4954 	svcpl	0x004d4954
    2d2c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2d30:	614d7463 	cmpvs	sp, r3, ror #8
    2d34:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    2d38:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    2d3c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2d44 <__Stack_Size+0x2944>
    2d40:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2d44:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d48:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2d4c:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    2d50:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2d54:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2d58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d5c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2d60:	616c6f50 	cmnvs	ip, r0, asr pc
    2d64:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2d68:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d6c:	69006769 	stmdbvs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2d70:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
    2d74:	69647265 	stmdbvs	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    2d78:	65646976 	strbvs	r6, [r4, #-2422]!	; 0x976
    2d7c:	53550072 	cmppl	r5, #114	; 0x72
    2d80:	5f545241 	svcpl	0x00545241
    2d84:	41485043 	cmpmi	r8, r3, asr #32
    2d88:	41535500 	cmpmi	r3, r0, lsl #10
    2d8c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2d90:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    2d94:	61637365 	cmnvs	r3, r5, ror #6
    2d98:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2d9c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2da0:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2da4:	6572424e 	ldrbvs	r4, [r2, #-590]!	; 0x24e
    2da8:	65446b61 	strbvs	r6, [r4, #-2913]	; 0xb61
    2dac:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    2db0:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2db4:	55006874 	strpl	r6, [r0, #-2164]	; 0x874
    2db8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2dbc:	6f6c435f 	svcvs	0x006c435f
    2dc0:	6e496b63 	vmlsvs.f64	d22, d9, d19
    2dc4:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    2dc8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2dcc:	53550066 	cmppl	r5, #102	; 0x66
    2dd0:	5f545241 	svcpl	0x00545241
    2dd4:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    2dd8:	6c707544 	cfldr64vs	mvdx7, [r0], #-272	; 0xfffffef0
    2ddc:	6d437865 	stclvs	8, cr7, [r3, #-404]	; 0xfffffe6c
    2de0:	53550064 	cmppl	r5, #100	; 0x64
    2de4:	5f545241 	svcpl	0x00545241
    2de8:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    2dec:	55007055 	strpl	r7, [r0, #-85]	; 0x55
    2df0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2df4:	414d445f 	cmpmi	sp, pc, asr r4
    2df8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2dfc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e00:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
    2e04:	41535500 	cmpmi	r3, r0, lsl #10
    2e08:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    2e0c:	4d414472 	cfstrdmi	mvd4, [r1, #-456]	; 0xfffffe38
    2e10:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2e14:	63627061 	cmnvs	r2, #97	; 0x61
    2e18:	6b636f6c 	blvs	18debd0 <__Stack_Size+0x18de7d0>
    2e1c:	41535500 	cmpmi	r3, r0, lsl #10
    2e20:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e24:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2e28:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    2e2c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2e30:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2e34:	41535500 	cmpmi	r3, r0, lsl #10
    2e38:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    2e3c:	64726175 	ldrbtvs	r6, [r2], #-373	; 0x175
    2e40:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    2e44:	41535500 	cmpmi	r3, r0, lsl #10
    2e48:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    2e4c:	72424e49 	subvc	r4, r2, #1168	; 0x490
    2e50:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    2e54:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2e58:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2e5c:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2e60:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2e64:	53550067 	cmppl	r5, #103	; 0x67
    2e68:	5f545241 	svcpl	0x00545241
    2e6c:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2e70:	41535500 	cmpmi	r3, r0, lsl #10
    2e74:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e78:	6b636f6c 	blvs	18dec30 <__Stack_Size+0x18de830>
    2e7c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2e80:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2e84:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    2e88:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2e8c:	414d445f 	cmpmi	sp, pc, asr r4
    2e90:	00716552 	rsbseq	r6, r1, r2, asr r5
    2e94:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e98:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2e9c:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    2ea0:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2ea4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2ea8:	73750074 	cmnvc	r5, #116	; 0x74
    2eac:	78747261 	ldmdavc	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    2eb0:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0x162
    2eb4:	43435200 	movtmi	r5, #12800	; 0x3200
    2eb8:	6f6c435f 	svcvs	0x006c435f
    2ebc:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    2ec0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2ec4:	53550073 	cmppl	r5, #115	; 0x73
    2ec8:	5f545241 	svcpl	0x00545241
    2ecc:	41746553 	cmnmi	r4, r3, asr r5
    2ed0:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2ed4:	55007373 	strpl	r7, [r0, #-883]	; 0x373
    2ed8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2edc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2ee0:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    2ee4:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    2ee8:	53550065 	cmppl	r5, #101	; 0x65
    2eec:	5f545241 	svcpl	0x00545241
    2ef0:	646e6553 	strbtvs	r6, [lr], #-1363	; 0x553
    2ef4:	61657242 	cmnvs	r5, r2, asr #4
    2ef8:	5355006b 	cmppl	r5, #107	; 0x6b
    2efc:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    2f00:	41535500 	cmpmi	r3, r0, lsl #10
    2f04:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    2f08:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2f0c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2f10:	53550074 	cmppl	r5, #116	; 0x74
    2f14:	5f545241 	svcpl	0x00545241
    2f18:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2f1c:	00737365 	rsbseq	r7, r3, r5, ror #6
    2f20:	70746962 	rsbsvc	r6, r4, r2, ror #18
    2f24:	5500736f 	strpl	r7, [r0, #-879]	; 0x36f
    2f28:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2f2c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2f30:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    2f34:	55006761 	strpl	r6, [r0, #-1889]	; 0x761
    2f38:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2f3c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    2f40:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2f44:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f48:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f4c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2f50:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2f54:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f58:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
    2f5c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2f60:	61577265 	cmpvs	r7, r5, ror #4
    2f64:	7055656b 	subsvc	r6, r5, fp, ror #10
    2f68:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2f6c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f70:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    2f74:	6d434144 	stfvse	f4, [r3, #-272]	; 0xfffffef0
    2f78:	53550064 	cmppl	r5, #100	; 0x64
    2f7c:	5f545241 	svcpl	0x00545241
    2f80:	434e494c 	movtmi	r4, #59724	; 0xe94c
    2f84:	6600646d 	strvs	r6, [r0], -sp, ror #8
    2f88:	74636172 	strbtvc	r6, [r3], #-370	; 0x172
    2f8c:	616e6f69 	cmnvs	lr, r9, ror #30
    2f90:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    2f94:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    2f98:	41535500 	cmpmi	r3, r0, lsl #10
    2f9c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2fa0:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
    2fa4:	64726143 	ldrbtvs	r6, [r2], #-323	; 0x143
    2fa8:	4b43414e 	blmi	10d34e8 <__Stack_Size+0x10d30e8>
    2fac:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2fb0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2fb4:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    2fb8:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    2fbc:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    2fc0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    2fc4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2fc8:	6f6c435f 	svcvs	0x006c435f
    2fcc:	6e496b63 	vmlsvs.f64	d22, d9, d19
    2fd0:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
    2fd4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2fd8:	6b61575f 	blvs	1858d5c <__Stack_Size+0x185895c>
    2fdc:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    2fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2fe4:	53550067 	cmppl	r5, #103	; 0x67
    2fe8:	5f545241 	svcpl	0x00545241
    2fec:	73657250 	cmnvc	r5, #80, 4
    2ff0:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ff4:	53550072 	cmppl	r5, #114	; 0x72
    2ff8:	5f545241 	svcpl	0x00545241
    2ffc:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    3000:	6d746900 	ldclvs	9, cr6, [r4, #-0]
    3004:	006b7361 	rsbeq	r7, fp, r1, ror #6
    3008:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    300c:	614c5f54 	cmpvs	ip, r4, asr pc
    3010:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3014:	74730074 	ldrbtvc	r0, [r3], #-116	; 0x74
    3018:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    301c:	5f783031 	svcpl	0x00783031
    3020:	2f62696c 	svccs	0x0062696c
    3024:	2f637273 	svccs	0x00637273
    3028:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    302c:	30316632 	eorscc	r6, r1, r2, lsr r6
    3030:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    3034:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    3038:	73750063 	cmnvc	r5, #99	; 0x63
    303c:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    3040:	5f006765 	svcpl	0x00006765
    3044:	61747365 	cmnvs	r4, r5, ror #6
    3048:	5f006b63 	svcpl	0x00006b63
    304c:	74616473 	strbtvc	r6, [r1], #-1139	; 0x473
    3050:	65520061 	ldrbvs	r0, [r2, #-97]	; 0x61
    3054:	5f746573 	svcpl	0x00746573
    3058:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    305c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3060:	446c7570 	strbtmi	r7, [ip], #-1392	; 0x570
    3064:	00747365 	rsbseq	r7, r4, r5, ror #6
    3068:	6469735f 	strbtvs	r7, [r9], #-863	; 0x35f
    306c:	00617461 	rsbeq	r7, r1, r1, ror #8
    3070:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
    3074:	655f0073 	ldrbvs	r0, [pc, #-115]	; 3009 <__Stack_Size+0x2c09>
    3078:	61746164 	cmnvs	r4, r4, ror #2
    307c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    3080:	31663233 	cmncc	r6, r3, lsr r2
    3084:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    3088:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    308c:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    3090:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3094:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3098:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
    309c:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    30a0:	5f670063 	svcpl	0x00670063
    30a4:	566e6670 			; <UNDEFINED> instruction: 0x566e6670
    30a8:	6f746365 	svcvs	0x00746365
    30ac:	70007372 	andvc	r7, r0, r2, ror r3
    30b0:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    30b4:	735f0063 	cmpvc	pc, #99	; 0x63
    30b8:	00737362 	rsbseq	r7, r3, r2, ror #6

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	0800314a 	stmdaeq	r0, {r1, r3, r6, r8, ip, sp}
       4:	0800314c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp}
       8:	68500001 	ldmdavs	r0, {r0}^
       c:	6a080031 	bvs	2000d8 <__Stack_Size+0x1ffcd8>
      10:	01080031 	tsteq	r8, r1, lsr r0
      14:	00005000 	andeq	r5, r0, r0
      18:	00000000 	andeq	r0, r0, r0
      1c:	32bc0000 	adcscc	r0, ip, #0
      20:	32c40800 	sbccc	r0, r4, #0, 16
      24:	00010800 	andeq	r0, r1, r0, lsl #16
      28:	0032c450 	eorseq	ip, r2, r0, asr r4
      2c:	00330008 	eorseq	r0, r3, r8
      30:	f3000408 	vshl.u8	d0, d8, d0
      34:	009f5001 	addseq	r5, pc, r1
      38:	00000000 	andeq	r0, r0, r0
      3c:	20000000 	andcs	r0, r0, r0
      40:	26080033 			; <UNDEFINED> instruction: 0x26080033
      44:	01080033 	tsteq	r8, r3, lsr r0
      48:	33265000 			; <UNDEFINED> instruction: 0x33265000
      4c:	333c0800 	teqcc	ip, #0, 16
      50:	00040800 	andeq	r0, r4, r0, lsl #16
      54:	9f5001f3 	svcls	0x005001f3
	...
      60:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
      64:	08003340 	stmdaeq	r0, {r6, r8, r9, ip, sp}
      68:	40500001 	subsmi	r0, r0, r1
      6c:	44080033 	strmi	r0, [r8], #-51	; 0x33
      70:	03080033 	movweq	r0, #32819	; 0x8033
      74:	9f017400 	svcls	0x00017400
      78:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
      7c:	08003346 	stmdaeq	r0, {r1, r2, r6, r8, r9, ip, sp}
      80:	46540001 	ldrbmi	r0, [r4], -r1
      84:	4c080033 	stcmi	0, cr0, [r8], {51}	; 0x33
      88:	03080033 	movweq	r0, #32819	; 0x8033
      8c:	9f017400 	svcls	0x00017400
      90:	0800334c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, sp}
      94:	0800334e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, ip, sp}
      98:	00540001 	subseq	r0, r4, r1
      9c:	00000000 	andeq	r0, r0, r0
      a0:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
      a4:	59080033 	stmdbpl	r8, {r0, r1, r4, r5}
      a8:	01080033 	tsteq	r8, r3, lsr r0
      ac:	33595000 	cmpcc	r9, #0
      b0:	337c0800 	cmncc	ip, #0, 16
      b4:	00040800 	andeq	r0, r4, r0, lsl #16
      b8:	9f5001f3 	svcls	0x005001f3
	...
      c4:	0800337c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, ip, sp}
      c8:	08003387 	stmdaeq	r0, {r0, r1, r2, r7, r8, r9, ip, sp}
      cc:	87500001 	ldrbhi	r0, [r0, -r1]
      d0:	ac080033 	stcge	0, cr0, [r8], {51}	; 0x33
      d4:	04080033 	streq	r0, [r8], #-51	; 0x33
      d8:	5001f300 	andpl	pc, r1, r0, lsl #6
      dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      e0:	00000000 	andeq	r0, r0, r0
      e4:	0033ac00 	eorseq	sl, r3, r0, lsl #24
      e8:	0033ae08 	eorseq	sl, r3, r8, lsl #28
      ec:	50000108 	andpl	r0, r0, r8, lsl #2
      f0:	080033ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, ip, sp}
      f4:	080033be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, ip, sp}
      f8:	02700003 	rsbseq	r0, r0, #3
      fc:	0033be9f 	mlaseq	r3, pc, lr, fp	; <UNPREDICTABLE>
     100:	0033f808 	eorseq	pc, r3, r8, lsl #16
     104:	f3000408 	vshl.u8	d0, d8, d0
     108:	009f5001 	addseq	r5, pc, r1
     10c:	00000000 	andeq	r0, r0, r0
     110:	8c000000 	stchi	0, cr0, [r0], {-0}
     114:	96080034 			; <UNDEFINED> instruction: 0x96080034
     118:	01080034 	tsteq	r8, r4, lsr r0
     11c:	34965000 	ldrcc	r5, [r6], #0
     120:	34ba0800 	ldrtcc	r0, [sl], #2048	; 0x800
     124:	00040800 	andeq	r0, r4, r0, lsl #16
     128:	9f5001f3 	svcls	0x005001f3
	...
     134:	08003496 	stmdaeq	r0, {r1, r2, r4, r7, sl, ip, sp}
     138:	080034a5 	stmdaeq	r0, {r0, r2, r5, r7, sl, ip, sp}
     13c:	aa500001 	bge	1400148 <__Stack_Size+0x13ffd48>
     140:	b9080034 	stmdblt	r8, {r2, r4, r5}
     144:	01080034 	tsteq	r8, r4, lsr r0
     148:	00005000 	andeq	r5, r0, r0
     14c:	00000000 	andeq	r0, r0, r0
     150:	34ba0000 	ldrtcc	r0, [sl], #0
     154:	34c00800 	strbcc	r0, [r0], #2048	; 0x800
     158:	00010800 	andeq	r0, r1, r0, lsl #16
     15c:	0034c050 	eorseq	ip, r4, r0, asr r0
     160:	0034ce08 	eorseq	ip, r4, r8, lsl #28
     164:	f3000408 	vshl.u8	d0, d8, d0
     168:	009f5001 	addseq	r5, pc, r1
     16c:	00000000 	andeq	r0, r0, r0
     170:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
     174:	dd080034 	stcle	0, cr0, [r8, #-208]	; 0xffffff30
     178:	01080034 	tsteq	r8, r4, lsr r0
     17c:	34dd5000 	ldrbcc	r5, [sp], #0
     180:	35080800 	strcc	r0, [r8, #-2048]	; 0x800
     184:	00040800 	andeq	r0, r4, r0, lsl #16
     188:	9f5001f3 	svcls	0x005001f3
	...
     194:	080034ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, ip, sp}
     198:	080034da 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, ip, sp}
     19c:	da510001 	ble	14401a8 <__Stack_Size+0x143fda8>
     1a0:	08080034 	stmdaeq	r8, {r2, r4, r5}
     1a4:	04080035 	streq	r0, [r8], #-53	; 0x35
     1a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     1ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	0034d800 	eorseq	sp, r4, r0, lsl #16
     1b8:	0034dd08 	eorseq	sp, r4, r8, lsl #26
     1bc:	52000108 	andpl	r0, r0, #8, 2
     1c0:	080034dd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, sl, ip, sp}
     1c4:	08003508 	stmdaeq	r0, {r3, r8, sl, ip, sp}
     1c8:	000a0015 	andeq	r0, sl, r5, lsl r0
     1cc:	5101f304 	tstpl	r1, r4, lsl #6	; <UNPREDICTABLE>
     1d0:	5101f31c 	tstpl	r1, ip, lsl r3	; <UNPREDICTABLE>
     1d4:	305101f3 	ldrshcc	r0, [r1], #-19	; 0xffffffed
     1d8:	0001282d 	andeq	r2, r1, sp, lsr #16
     1dc:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	e6000000 	str	r0, [r0], -r0
     1e8:	ea080034 	b	2002c0 <__Stack_Size+0x1ffec0>
     1ec:	01080034 	tsteq	r8, r4, lsr r0
     1f0:	34ea5000 	strbtcc	r5, [sl], #0
     1f4:	34f80800 	ldrbtcc	r0, [r8], #2048	; 0x800
     1f8:	00010800 	andeq	r0, r1, r0, lsl #16
     1fc:	0034fe54 	eorseq	pc, r4, r4, asr lr	; <UNPREDICTABLE>
     200:	00350808 	eorseq	r0, r5, r8, lsl #16
     204:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     210:	08003508 	stmdaeq	r0, {r3, r8, sl, ip, sp}
     214:	0800350e 	stmdaeq	r0, {r1, r2, r3, r8, sl, ip, sp}
     218:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
     21c:	1c080035 	stcne	0, cr0, [r8], {53}	; 0x35
     220:	01080035 	tsteq	r8, r5, lsr r0
     224:	351c5400 	ldrcc	r5, [ip, #-1024]	; 0x400
     228:	351f0800 	ldrcc	r0, [pc, #-2048]	; fffffa30 <SCS_BASE+0x1fff1a30>
     22c:	00040800 	andeq	r0, r4, r0, lsl #16
     230:	9f1f0071 	svcls	0x001f0071
     234:	0800351f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r8, sl, ip, sp}
     238:	08003520 	stmdaeq	r0, {r5, r8, sl, ip, sp}
     23c:	01f30004 	mvnseq	r0, r4
     240:	00009f50 	andeq	r9, r0, r0, asr pc
     244:	00000000 	andeq	r0, r0, r0
     248:	35200000 	strcc	r0, [r0, #-0]!
     24c:	35220800 	strcc	r0, [r2, #-2048]!	; 0x800
     250:	00010800 	andeq	r0, r1, r0, lsl #16
     254:	00352250 	eorseq	r2, r5, r0, asr r2
     258:	00352508 	eorseq	r2, r5, r8, lsl #10
     25c:	70000408 	andvc	r0, r0, r8, lsl #8
     260:	259f1f00 	ldrcs	r1, [pc, #3840]	; 1168 <__Stack_Size+0xd68>
     264:	26080035 			; <UNDEFINED> instruction: 0x26080035
     268:	04080035 	streq	r0, [r8], #-53	; 0x35
     26c:	5001f300 	andpl	pc, r1, r0, lsl #6
     270:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     274:	00000000 	andeq	r0, r0, r0
     278:	00355c00 	eorseq	r5, r5, r0, lsl #24
     27c:	00356708 	eorseq	r6, r5, r8, lsl #14
     280:	50000108 	andpl	r0, r0, r8, lsl #2
     284:	08003567 	stmdaeq	r0, {r0, r1, r2, r5, r6, r8, sl, ip, sp}
     288:	080035a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip, sp}
     28c:	01f30004 	mvnseq	r0, r4
     290:	00009f50 	andeq	r9, r0, r0, asr pc
     294:	00000000 	andeq	r0, r0, r0
     298:	355c0000 	ldrbcc	r0, [ip, #-0]
     29c:	35640800 	strbcc	r0, [r4, #-2048]!	; 0x800
     2a0:	00010800 	andeq	r0, r1, r0, lsl #16
     2a4:	00356451 	eorseq	r6, r5, r1, asr r4
     2a8:	00357008 	eorseq	r7, r5, r8
     2ac:	54000108 	strpl	r0, [r0], #-264	; 0x108
     2b0:	08003570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip, sp}
     2b4:	080035a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip, sp}
     2b8:	01f30004 	mvnseq	r0, r4
     2bc:	00009f51 	andeq	r9, r0, r1, asr pc
     2c0:	00000000 	andeq	r0, r0, r0
     2c4:	355c0000 	ldrbcc	r0, [ip, #-0]
     2c8:	35670800 	strbcc	r0, [r7, #-2048]!	; 0x800
     2cc:	00010800 	andeq	r0, r1, r0, lsl #16
     2d0:	00356752 	eorseq	r6, r5, r2, asr r7
     2d4:	0035a408 	eorseq	sl, r5, r8, lsl #8
     2d8:	f3000408 	vshl.u8	d0, d8, d0
     2dc:	009f5201 	addseq	r5, pc, r1, lsl #4
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	70000000 	andvc	r0, r0, r0
     2e8:	82080035 	andhi	r0, r8, #53	; 0x35
     2ec:	01080035 	tsteq	r8, r5, lsr r0
     2f0:	35825400 	strcc	r5, [r2, #1024]	; 0x400
     2f4:	35a40800 	strcc	r0, [r4, #2048]!	; 0x800
     2f8:	00140800 	andseq	r0, r4, r0, lsl #16
     2fc:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
     300:	01f30880 	mvnseq	r0, r0, lsl #17
     304:	5101f351 	tstpl	r1, r1, asr r3	; <UNPREDICTABLE>
     308:	01282d30 			; <UNDEFINED> instruction: 0x01282d30
     30c:	9f131600 	svcls	0x00131600
	...
     318:	08003582 	stmdaeq	r0, {r1, r7, r8, sl, ip, sp}
     31c:	08003586 	stmdaeq	r0, {r1, r2, r7, r8, sl, ip, sp}
     320:	86500001 	ldrbhi	r0, [r0], -r1
     324:	94080035 	strls	r0, [r8], #-53	; 0x35
     328:	01080035 	tsteq	r8, r5, lsr r0
     32c:	359a5400 	ldrcc	r5, [sl, #1024]	; 0x400
     330:	35a40800 	strcc	r0, [r4, #2048]!	; 0x800
     334:	00010800 	andeq	r0, r1, r0, lsl #16
     338:	00000050 	andeq	r0, r0, r0, asr r0
     33c:	00000000 	andeq	r0, r0, r0
     340:	0035a400 	eorseq	sl, r5, r0, lsl #8
     344:	0035ac08 	eorseq	sl, r5, r8, lsl #24
     348:	50000108 	andpl	r0, r0, r8, lsl #2
     34c:	080035ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip, sp}
     350:	080035b3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, sl, ip, sp}
     354:	b3530001 	cmplt	r3, #1
     358:	c2080035 	andgt	r0, r8, #53	; 0x35
     35c:	04080035 	streq	r0, [r8], #-53	; 0x35
     360:	5001f300 	andpl	pc, r1, r0, lsl #6
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     368:	00000000 	andeq	r0, r0, r0
     36c:	0035a400 	eorseq	sl, r5, r0, lsl #8
     370:	0035ae08 	eorseq	sl, r5, r8, lsl #28
     374:	51000108 	tstpl	r0, r8, lsl #2
     378:	080035ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, sl, ip, sp}
     37c:	080035ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, sl, ip, sp}
     380:	ba540001 	blt	150038c <__Stack_Size+0x14fff8c>
     384:	c1080035 	tstgt	r8, r5, lsr r0
     388:	01080035 	tsteq	r8, r5, lsr r0
     38c:	35c15100 	strbcc	r5, [r1, #256]	; 0x100
     390:	35c20800 	strbcc	r0, [r2, #2048]	; 0x800
     394:	00040800 	andeq	r0, r4, r0, lsl #16
     398:	9f5101f3 	svcls	0x005101f3
	...
     3a4:	080035c2 	stmdaeq	r0, {r1, r6, r7, r8, sl, ip, sp}
     3a8:	080035c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip, sp}
     3ac:	c8500001 	ldmdagt	r0, {r0}^
     3b0:	d4080035 	strle	r0, [r8], #-53	; 0x35
     3b4:	01080035 	tsteq	r8, r5, lsr r0
     3b8:	00005400 	andeq	r5, r0, r0, lsl #8
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	35c20000 	strbcc	r0, [r2]
     3c4:	35ca0800 	strbcc	r0, [sl, #2048]	; 0x800
     3c8:	00010800 	andeq	r0, r1, r0, lsl #16
     3cc:	0035ca51 	eorseq	ip, r5, r1, asr sl
     3d0:	0035cd08 	eorseq	ip, r5, r8, lsl #26
     3d4:	50000108 	andpl	r0, r0, r8, lsl #2
     3d8:	080035cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, sl, ip, sp}
     3dc:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
     3e0:	01f30004 	mvnseq	r0, r4
     3e4:	00009f51 	andeq	r9, r0, r1, asr pc
     3e8:	00000000 	andeq	r0, r0, r0
     3ec:	35c20000 	strbcc	r0, [r2]
     3f0:	35cd0800 	strbcc	r0, [sp, #2048]	; 0x800
     3f4:	00010800 	andeq	r0, r1, r0, lsl #16
     3f8:	0035cd52 	eorseq	ip, r5, r2, asr sp
     3fc:	0035d408 	eorseq	sp, r5, r8, lsl #8
     400:	f3000408 	vshl.u8	d0, d8, d0
     404:	009f5201 	addseq	r5, pc, r1, lsl #4
     408:	00000000 	andeq	r0, r0, r0
     40c:	d4000000 	strle	r0, [r0], #-0
     410:	dd080035 	stcle	0, cr0, [r8, #-212]	; 0xffffff2c
     414:	01080035 	tsteq	r8, r5, lsr r0
     418:	35dd5000 	ldrbcc	r5, [sp]
     41c:	36080800 	strcc	r0, [r8], -r0, lsl #16
     420:	00040800 	andeq	r0, r4, r0, lsl #16
     424:	9f5001f3 	svcls	0x005001f3
	...
     430:	080035e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl, ip, sp}
     434:	080035ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, ip, sp}
     438:	ea500001 	b	1400444 <__Stack_Size+0x1400044>
     43c:	f8080035 			; <UNDEFINED> instruction: 0xf8080035
     440:	01080035 	tsteq	r8, r5, lsr r0
     444:	35fe5400 	ldrbcc	r5, [lr, #1024]!	; 0x400
     448:	36080800 	strcc	r0, [r8], -r0, lsl #16
     44c:	00010800 	andeq	r0, r1, r0, lsl #16
     450:	00000050 	andeq	r0, r0, r0, asr r0
     454:	00000000 	andeq	r0, r0, r0
     458:	00360800 	eorseq	r0, r6, r0, lsl #16
     45c:	00361108 	eorseq	r1, r6, r8, lsl #2
     460:	50000108 	andpl	r0, r0, r8, lsl #2
     464:	08003611 	stmdaeq	r0, {r0, r4, r9, sl, ip, sp}
     468:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
     46c:	01f30004 	mvnseq	r0, r4
     470:	00009f50 	andeq	r9, r0, r0, asr pc
     474:	00000000 	andeq	r0, r0, r0
     478:	361a0000 	ldrcc	r0, [sl], -r0
     47c:	361e0800 	ldrcc	r0, [lr], -r0, lsl #16
     480:	00010800 	andeq	r0, r1, r0, lsl #16
     484:	00361e50 	eorseq	r1, r6, r0, asr lr
     488:	00362c08 	eorseq	r2, r6, r8, lsl #24
     48c:	54000108 	strpl	r0, [r0], #-264	; 0x108
     490:	08003632 	stmdaeq	r0, {r1, r4, r5, r9, sl, ip, sp}
     494:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
     498:	00500001 	subseq	r0, r0, r1
     49c:	00000000 	andeq	r0, r0, r0
     4a0:	a0000000 	andge	r0, r0, r0
     4a4:	a9080036 	stmdbge	r8, {r1, r2, r4, r5}
     4a8:	01080036 	tsteq	r8, r6, lsr r0
     4ac:	36a95000 	strtcc	r5, [r9], r0
     4b0:	36d80800 	ldrbcc	r0, [r8], r0, lsl #16
     4b4:	00040800 	andeq	r0, r4, r0, lsl #16
     4b8:	9f5001f3 	svcls	0x005001f3
	...
     4c4:	080036a0 	stmdaeq	r0, {r5, r7, r9, sl, ip, sp}
     4c8:	080036a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, ip, sp}
     4cc:	a6510001 	ldrbge	r0, [r1], -r1
     4d0:	b4080036 	strlt	r0, [r8], #-54	; 0x36
     4d4:	01080036 	tsteq	r8, r6, lsr r0
     4d8:	36b45400 	ldrtcc	r5, [r4], r0, lsl #8
     4dc:	36d80800 	ldrbcc	r0, [r8], r0, lsl #16
     4e0:	00040800 	andeq	r0, r4, r0, lsl #16
     4e4:	9f5101f3 	svcls	0x005101f3
	...
     4f0:	080036b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip, sp}
     4f4:	080036b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip, sp}
     4f8:	b8500001 	ldmdalt	r0, {r0}^
     4fc:	c6080036 			; <UNDEFINED> instruction: 0xc6080036
     500:	01080036 	tsteq	r8, r6, lsr r0
     504:	36cc5400 	strbcc	r5, [ip], r0, lsl #8
     508:	36d80800 	ldrbcc	r0, [r8], r0, lsl #16
     50c:	00010800 	andeq	r0, r1, r0, lsl #16
     510:	00000050 	andeq	r0, r0, r0, asr r0
     514:	00000000 	andeq	r0, r0, r0
     518:	0036d800 	eorseq	sp, r6, r0, lsl #16
     51c:	0036e108 	eorseq	lr, r6, r8, lsl #2
     520:	50000108 	andpl	r0, r0, r8, lsl #2
     524:	080036e1 	stmdaeq	r0, {r0, r5, r6, r7, r9, sl, ip, sp}
     528:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
     52c:	01f30004 	mvnseq	r0, r4
     530:	00009f50 	andeq	r9, r0, r0, asr pc
     534:	00000000 	andeq	r0, r0, r0
     538:	36d80000 	ldrbcc	r0, [r8], r0
     53c:	36de0800 	ldrbcc	r0, [lr], r0, lsl #16
     540:	00010800 	andeq	r0, r1, r0, lsl #16
     544:	0036de51 	eorseq	sp, r6, r1, asr lr
     548:	0036ec08 	eorseq	lr, r6, r8, lsl #24
     54c:	54000108 	strpl	r0, [r0], #-264	; 0x108
     550:	080036ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, ip, sp}
     554:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
     558:	01f30004 	mvnseq	r0, r4
     55c:	00009f51 	andeq	r9, r0, r1, asr pc
     560:	00000000 	andeq	r0, r0, r0
     564:	36ec0000 	strbtcc	r0, [ip], r0
     568:	36f00800 	ldrbtcc	r0, [r0], r0, lsl #16
     56c:	00010800 	andeq	r0, r1, r0, lsl #16
     570:	0036f050 	eorseq	pc, r6, r0, asr r0	; <UNPREDICTABLE>
     574:	0036fe08 	eorseq	pc, r6, r8, lsl #28
     578:	54000108 	strpl	r0, [r0], #-264	; 0x108
     57c:	08003704 	stmdaeq	r0, {r2, r8, r9, sl, ip, sp}
     580:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
     584:	00500001 	subseq	r0, r0, r1
     588:	00000000 	andeq	r0, r0, r0
     58c:	10000000 	andne	r0, r0, r0
     590:	1a080037 	bne	200674 <__Stack_Size+0x200274>
     594:	01080037 	tsteq	r8, r7, lsr r0
     598:	371a5000 	ldrcc	r5, [sl, -r0]
     59c:	37440800 	strbcc	r0, [r4, -r0, lsl #16]
     5a0:	00010800 	andeq	r0, r1, r0, lsl #16
     5a4:	00000054 	andeq	r0, r0, r4, asr r0
     5a8:	00000000 	andeq	r0, r0, r0
     5ac:	00371000 	eorseq	r1, r7, r0
     5b0:	00371808 	eorseq	r1, r7, r8, lsl #16
     5b4:	51000108 	tstpl	r0, r8, lsl #2
     5b8:	08003718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip, sp}
     5bc:	08003744 	stmdaeq	r0, {r2, r6, r8, r9, sl, ip, sp}
     5c0:	00560001 	subseq	r0, r6, r1
     5c4:	00000000 	andeq	r0, r0, r0
     5c8:	10000000 	andne	r0, r0, r0
     5cc:	1f080037 	svcne	0x00080037
     5d0:	01080037 	tsteq	r8, r7, lsr r0
     5d4:	371f5200 	ldrcc	r5, [pc, -r0, lsl #4]
     5d8:	37440800 	strbcc	r0, [r4, -r0, lsl #16]
     5dc:	00010800 	andeq	r0, r1, r0, lsl #16
     5e0:	00000055 	andeq	r0, r0, r5, asr r0
     5e4:	00000000 	andeq	r0, r0, r0
     5e8:	00374400 	eorseq	r4, r7, r0, lsl #8
     5ec:	00374e08 	eorseq	r4, r7, r8, lsl #28
     5f0:	50000108 	andpl	r0, r0, r8, lsl #2
     5f4:	0800374e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, ip, sp}
     5f8:	08003780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp}
     5fc:	00540001 	subseq	r0, r4, r1
     600:	00000000 	andeq	r0, r0, r0
     604:	44000000 	strmi	r0, [r0], #-0
     608:	4c080037 	stcmi	0, cr0, [r8], {55}	; 0x37
     60c:	01080037 	tsteq	r8, r7, lsr r0
     610:	374c5100 	strbcc	r5, [ip, -r0, lsl #2]
     614:	37800800 	strcc	r0, [r0, r0, lsl #16]
     618:	00010800 	andeq	r0, r1, r0, lsl #16
     61c:	00000056 	andeq	r0, r0, r6, asr r0
     620:	00000000 	andeq	r0, r0, r0
     624:	00374400 	eorseq	r4, r7, r0, lsl #8
     628:	00375308 	eorseq	r5, r7, r8, lsl #6
     62c:	52000108 	andpl	r0, r0, #8, 2
     630:	08003753 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, sl, ip, sp}
     634:	08003780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp}
     638:	00550001 	subseq	r0, r5, r1
     63c:	00000000 	andeq	r0, r0, r0
     640:	80000000 	andhi	r0, r0, r0
     644:	89080037 	stmdbhi	r8, {r0, r1, r2, r4, r5}
     648:	01080037 	tsteq	r8, r7, lsr r0
     64c:	37895000 	strcc	r5, [r9, r0]
     650:	37b80800 	ldrcc	r0, [r8, r0, lsl #16]!
     654:	00040800 	andeq	r0, r4, r0, lsl #16
     658:	9f5001f3 	svcls	0x005001f3
	...
     664:	08003780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp}
     668:	08003786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip, sp}
     66c:	86510001 	ldrbhi	r0, [r1], -r1
     670:	94080037 	strls	r0, [r8], #-55	; 0x37
     674:	01080037 	tsteq	r8, r7, lsr r0
     678:	37945400 	ldrcc	r5, [r4, r0, lsl #8]
     67c:	37b80800 	ldrcc	r0, [r8, r0, lsl #16]!
     680:	00040800 	andeq	r0, r4, r0, lsl #16
     684:	9f5101f3 	svcls	0x005101f3
	...
     690:	08003794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip, sp}
     694:	08003798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip, sp}
     698:	98500001 	ldmdals	r0, {r0}^
     69c:	a6080037 			; <UNDEFINED> instruction: 0xa6080037
     6a0:	01080037 	tsteq	r8, r7, lsr r0
     6a4:	37ac5400 	strcc	r5, [ip, r0, lsl #8]!
     6a8:	37b80800 	ldrcc	r0, [r8, r0, lsl #16]!
     6ac:	00010800 	andeq	r0, r1, r0, lsl #16
     6b0:	00000050 	andeq	r0, r0, r0, asr r0
     6b4:	00000000 	andeq	r0, r0, r0
     6b8:	0037b800 	eorseq	fp, r7, r0, lsl #16
     6bc:	0037c108 	eorseq	ip, r7, r8, lsl #2
     6c0:	50000108 	andpl	r0, r0, r8, lsl #2
     6c4:	080037c1 	stmdaeq	r0, {r0, r6, r7, r8, r9, sl, ip, sp}
     6c8:	080037f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp}
     6cc:	01f30004 	mvnseq	r0, r4
     6d0:	00009f50 	andeq	r9, r0, r0, asr pc
     6d4:	00000000 	andeq	r0, r0, r0
     6d8:	37b80000 	ldrcc	r0, [r8, r0]!
     6dc:	37be0800 	ldrcc	r0, [lr, r0, lsl #16]!
     6e0:	00010800 	andeq	r0, r1, r0, lsl #16
     6e4:	0037be51 	eorseq	fp, r7, r1, asr lr
     6e8:	0037cc08 	eorseq	ip, r7, r8, lsl #24
     6ec:	54000108 	strpl	r0, [r0], #-264	; 0x108
     6f0:	080037cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp}
     6f4:	080037f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp}
     6f8:	01f30004 	mvnseq	r0, r4
     6fc:	00009f51 	andeq	r9, r0, r1, asr pc
     700:	00000000 	andeq	r0, r0, r0
     704:	37cc0000 	strbcc	r0, [ip, r0]
     708:	37d00800 	ldrbcc	r0, [r0, r0, lsl #16]
     70c:	00010800 	andeq	r0, r1, r0, lsl #16
     710:	0037d050 	eorseq	sp, r7, r0, asr r0
     714:	0037de08 	eorseq	sp, r7, r8, lsl #28
     718:	54000108 	strpl	r0, [r0], #-264	; 0x108
     71c:	080037e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp}
     720:	080037f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp}
     724:	00500001 	subseq	r0, r0, r1
     728:	00000000 	andeq	r0, r0, r0
     72c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     730:	f9080037 			; <UNDEFINED> instruction: 0xf9080037
     734:	01080037 	tsteq	r8, r7, lsr r0
     738:	37f95000 	ldrbcc	r5, [r9, r0]!
     73c:	383c0800 	ldmdacc	ip!, {fp}
     740:	00040800 	andeq	r0, r4, r0, lsl #16
     744:	9f5001f3 	svcls	0x005001f3
	...
     750:	080037f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp}
     754:	080037f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     758:	f6510001 			; <UNDEFINED> instruction: 0xf6510001
     75c:	28080037 	stmdacs	r8, {r0, r1, r2, r4, r5}
     760:	01080038 	tsteq	r8, r8, lsr r0
     764:	38285500 	stmdacc	r8!, {r8, sl, ip, lr}
     768:	382e0800 	stmdacc	lr!, {fp}
     76c:	00040800 	andeq	r0, r4, r0, lsl #16
     770:	9f5101f3 	svcls	0x005101f3
     774:	0800382e 	stmdaeq	r0, {r1, r2, r3, r5, fp, ip, sp}
     778:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
     77c:	30550001 	subscc	r0, r5, r1
     780:	3c080038 	stccc	0, cr0, [r8], {56}	; 0x38
     784:	04080038 	streq	r0, [r8], #-56	; 0x38
     788:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     78c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     790:	00000000 	andeq	r0, r0, r0
     794:	00380200 	eorseq	r0, r8, r0, lsl #4
     798:	00380408 	eorseq	r0, r8, r8, lsl #8
     79c:	50000108 	andpl	r0, r0, r8, lsl #2
     7a0:	08003804 	stmdaeq	r0, {r2, fp, ip, sp}
     7a4:	08003828 	stmdaeq	r0, {r3, r5, fp, ip, sp}
     7a8:	2e540001 	cdpcs	0, 5, cr0, cr4, cr1, {0}
     7ac:	30080038 	andcc	r0, r8, r8, lsr r0
     7b0:	01080038 	tsteq	r8, r8, lsr r0
     7b4:	00005400 	andeq	r5, r0, r0, lsl #8
     7b8:	00000000 	andeq	r0, r0, r0
     7bc:	383c0000 	ldmdacc	ip!, {}	; <UNPREDICTABLE>
     7c0:	38450800 	stmdacc	r5, {fp}^
     7c4:	00010800 	andeq	r0, r1, r0, lsl #16
     7c8:	00384550 	eorseq	r4, r8, r0, asr r5
     7cc:	00387408 	eorseq	r7, r8, r8, lsl #8
     7d0:	f3000408 	vshl.u8	d0, d8, d0
     7d4:	009f5001 	addseq	r5, pc, r1
     7d8:	00000000 	andeq	r0, r0, r0
     7dc:	3c000000 	stccc	0, cr0, [r0], {-0}
     7e0:	42080038 	andmi	r0, r8, #56	; 0x38
     7e4:	01080038 	tsteq	r8, r8, lsr r0
     7e8:	38425100 	stmdacc	r2, {r8, ip, lr}^
     7ec:	38500800 	ldmdacc	r0, {fp}^
     7f0:	00010800 	andeq	r0, r1, r0, lsl #16
     7f4:	00385054 	eorseq	r5, r8, r4, asr r0
     7f8:	00387408 	eorseq	r7, r8, r8, lsl #8
     7fc:	f3000408 	vshl.u8	d0, d8, d0
     800:	009f5101 	addseq	r5, pc, r1, lsl #2
     804:	00000000 	andeq	r0, r0, r0
     808:	50000000 	andpl	r0, r0, r0
     80c:	54080038 	strpl	r0, [r8], #-56	; 0x38
     810:	01080038 	tsteq	r8, r8, lsr r0
     814:	38545000 	ldmdacc	r4, {ip, lr}^
     818:	38620800 	stmdacc	r2!, {fp}^
     81c:	00010800 	andeq	r0, r1, r0, lsl #16
     820:	00386854 	eorseq	r6, r8, r4, asr r8
     824:	00387408 	eorseq	r7, r8, r8, lsl #8
     828:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     834:	08003874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp}
     838:	0800387d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp}
     83c:	7d500001 	ldclvc	0, cr0, [r0, #-4]
     840:	ac080038 	stcge	0, cr0, [r8], {56}	; 0x38
     844:	04080038 	streq	r0, [r8], #-56	; 0x38
     848:	5001f300 	andpl	pc, r1, r0, lsl #6
     84c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     850:	00000000 	andeq	r0, r0, r0
     854:	00387400 	eorseq	r7, r8, r0, lsl #8
     858:	00387a08 	eorseq	r7, r8, r8, lsl #20
     85c:	51000108 	tstpl	r0, r8, lsl #2
     860:	0800387a 	stmdaeq	r0, {r1, r3, r4, r5, r6, fp, ip, sp}
     864:	08003888 	stmdaeq	r0, {r3, r7, fp, ip, sp}
     868:	88540001 	ldmdahi	r4, {r0}^
     86c:	ac080038 	stcge	0, cr0, [r8], {56}	; 0x38
     870:	04080038 	streq	r0, [r8], #-56	; 0x38
     874:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     878:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     87c:	00000000 	andeq	r0, r0, r0
     880:	00388800 	eorseq	r8, r8, r0, lsl #16
     884:	00388c08 	eorseq	r8, r8, r8, lsl #24
     888:	50000108 	andpl	r0, r0, r8, lsl #2
     88c:	0800388c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp}
     890:	0800389a 	stmdaeq	r0, {r1, r3, r4, r7, fp, ip, sp}
     894:	a0540001 	subsge	r0, r4, r1
     898:	ac080038 	stcge	0, cr0, [r8], {56}	; 0x38
     89c:	01080038 	tsteq	r8, r8, lsr r0
     8a0:	00005000 	andeq	r5, r0, r0
     8a4:	00000000 	andeq	r0, r0, r0
     8a8:	38ac0000 	stmiacc	ip!, {}	; <UNPREDICTABLE>
     8ac:	38b50800 	ldmcc	r5!, {fp}
     8b0:	00010800 	andeq	r0, r1, r0, lsl #16
     8b4:	0038b550 	eorseq	fp, r8, r0, asr r5
     8b8:	0038e408 	eorseq	lr, r8, r8, lsl #8
     8bc:	f3000408 	vshl.u8	d0, d8, d0
     8c0:	009f5001 	addseq	r5, pc, r1
     8c4:	00000000 	andeq	r0, r0, r0
     8c8:	ac000000 	stcge	0, cr0, [r0], {-0}
     8cc:	b2080038 	andlt	r0, r8, #56	; 0x38
     8d0:	01080038 	tsteq	r8, r8, lsr r0
     8d4:	38b25100 	ldmcc	r2!, {r8, ip, lr}
     8d8:	38c00800 	stmiacc	r0, {fp}^
     8dc:	00010800 	andeq	r0, r1, r0, lsl #16
     8e0:	0038c054 	eorseq	ip, r8, r4, asr r0
     8e4:	0038e408 	eorseq	lr, r8, r8, lsl #8
     8e8:	f3000408 	vshl.u8	d0, d8, d0
     8ec:	009f5101 	addseq	r5, pc, r1, lsl #2
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	c0000000 	andgt	r0, r0, r0
     8f8:	c4080038 	strgt	r0, [r8], #-56	; 0x38
     8fc:	01080038 	tsteq	r8, r8, lsr r0
     900:	38c45000 	stmiacc	r4, {ip, lr}^
     904:	38d20800 	ldmcc	r2, {fp}^
     908:	00010800 	andeq	r0, r1, r0, lsl #16
     90c:	0038d854 	eorseq	sp, r8, r4, asr r8
     910:	0038e408 	eorseq	lr, r8, r8, lsl #8
     914:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     920:	080038e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip, sp}
     924:	080038ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, fp, ip, sp}
     928:	ed500001 	ldcl	0, cr0, [r0, #-4]
     92c:	1c080038 	stcne	0, cr0, [r8], {56}	; 0x38
     930:	04080039 	streq	r0, [r8], #-57	; 0x39
     934:	5001f300 	andpl	pc, r1, r0, lsl #6
     938:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     93c:	00000000 	andeq	r0, r0, r0
     940:	0038e400 	eorseq	lr, r8, r0, lsl #8
     944:	0038ea08 	eorseq	lr, r8, r8, lsl #20
     948:	51000108 	tstpl	r0, r8, lsl #2
     94c:	080038ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, fp, ip, sp}
     950:	080038f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip, sp}
     954:	f8540001 			; <UNDEFINED> instruction: 0xf8540001
     958:	1c080038 	stcne	0, cr0, [r8], {56}	; 0x38
     95c:	04080039 	streq	r0, [r8], #-57	; 0x39
     960:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     964:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     968:	00000000 	andeq	r0, r0, r0
     96c:	0038f800 	eorseq	pc, r8, r0, lsl #16
     970:	0038fc08 	eorseq	pc, r8, r8, lsl #24
     974:	50000108 	andpl	r0, r0, r8, lsl #2
     978:	080038fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, ip, sp}
     97c:	0800390a 	stmdaeq	r0, {r1, r3, r8, fp, ip, sp}
     980:	10540001 	subsne	r0, r4, r1
     984:	1c080039 	stcne	0, cr0, [r8], {57}	; 0x39
     988:	01080039 	tsteq	r8, r9, lsr r0
     98c:	00005000 	andeq	r5, r0, r0
     990:	00000000 	andeq	r0, r0, r0
     994:	391c0000 	ldmdbcc	ip, {}	; <UNPREDICTABLE>
     998:	39250800 	stmdbcc	r5!, {fp}
     99c:	00010800 	andeq	r0, r1, r0, lsl #16
     9a0:	00392550 	eorseq	r2, r9, r0, asr r5
     9a4:	00395408 	eorseq	r5, r9, r8, lsl #8
     9a8:	f3000408 	vshl.u8	d0, d8, d0
     9ac:	009f5001 	addseq	r5, pc, r1
     9b0:	00000000 	andeq	r0, r0, r0
     9b4:	1c000000 	stcne	0, cr0, [r0], {-0}
     9b8:	22080039 	andcs	r0, r8, #57	; 0x39
     9bc:	01080039 	tsteq	r8, r9, lsr r0
     9c0:	39225100 	stmdbcc	r2!, {r8, ip, lr}
     9c4:	39300800 	ldmdbcc	r0!, {fp}
     9c8:	00010800 	andeq	r0, r1, r0, lsl #16
     9cc:	00393054 	eorseq	r3, r9, r4, asr r0
     9d0:	00395408 	eorseq	r5, r9, r8, lsl #8
     9d4:	f3000408 	vshl.u8	d0, d8, d0
     9d8:	009f5101 	addseq	r5, pc, r1, lsl #2
     9dc:	00000000 	andeq	r0, r0, r0
     9e0:	30000000 	andcc	r0, r0, r0
     9e4:	34080039 	strcc	r0, [r8], #-57	; 0x39
     9e8:	01080039 	tsteq	r8, r9, lsr r0
     9ec:	39345000 	ldmdbcc	r4!, {ip, lr}
     9f0:	39420800 	stmdbcc	r2, {fp}^
     9f4:	00010800 	andeq	r0, r1, r0, lsl #16
     9f8:	00394854 	eorseq	r4, r9, r4, asr r8
     9fc:	00395408 	eorseq	r5, r9, r8, lsl #8
     a00:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     a0c:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
     a10:	0800395d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, fp, ip, sp}
     a14:	5d500001 	ldclpl	0, cr0, [r0, #-4]
     a18:	8c080039 	stchi	0, cr0, [r8], {57}	; 0x39
     a1c:	04080039 	streq	r0, [r8], #-57	; 0x39
     a20:	5001f300 	andpl	pc, r1, r0, lsl #6
     a24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a28:	00000000 	andeq	r0, r0, r0
     a2c:	00395400 	eorseq	r5, r9, r0, lsl #8
     a30:	00395a08 	eorseq	r5, r9, r8, lsl #20
     a34:	51000108 	tstpl	r0, r8, lsl #2
     a38:	0800395a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip, sp}
     a3c:	08003968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp}
     a40:	68540001 	ldmdavs	r4, {r0}^
     a44:	8c080039 	stchi	0, cr0, [r8], {57}	; 0x39
     a48:	04080039 	streq	r0, [r8], #-57	; 0x39
     a4c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     a50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a54:	00000000 	andeq	r0, r0, r0
     a58:	00396800 	eorseq	r6, r9, r0, lsl #16
     a5c:	00396c08 	eorseq	r6, r9, r8, lsl #24
     a60:	50000108 	andpl	r0, r0, r8, lsl #2
     a64:	0800396c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip, sp}
     a68:	0800397a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, fp, ip, sp}
     a6c:	80540001 	subshi	r0, r4, r1
     a70:	8c080039 	stchi	0, cr0, [r8], {57}	; 0x39
     a74:	01080039 	tsteq	r8, r9, lsr r0
     a78:	00005000 	andeq	r5, r0, r0
     a7c:	00000000 	andeq	r0, r0, r0
     a80:	398c0000 	stmibcc	ip, {}	; <UNPREDICTABLE>
     a84:	39950800 	ldmibcc	r5, {fp}
     a88:	00010800 	andeq	r0, r1, r0, lsl #16
     a8c:	00399550 	eorseq	r9, r9, r0, asr r5
     a90:	0039c008 	eorseq	ip, r9, r8
     a94:	f3000408 	vshl.u8	d0, d8, d0
     a98:	009f5001 	addseq	r5, pc, r1
     a9c:	00000000 	andeq	r0, r0, r0
     aa0:	8c000000 	stchi	0, cr0, [r0], {-0}
     aa4:	92080039 	andls	r0, r8, #57	; 0x39
     aa8:	01080039 	tsteq	r8, r9, lsr r0
     aac:	39925100 	ldmibcc	r2, {r8, ip, lr}
     ab0:	39950800 	ldmibcc	r5, {fp}
     ab4:	00010800 	andeq	r0, r1, r0, lsl #16
     ab8:	00399552 	eorseq	r9, r9, r2, asr r5
     abc:	0039c008 	eorseq	ip, r9, r8
     ac0:	f3000408 	vshl.u8	d0, d8, d0
     ac4:	009f5101 	addseq	r5, pc, r1, lsl #2
     ac8:	00000000 	andeq	r0, r0, r0
     acc:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
     ad0:	a2080039 	andge	r0, r8, #57	; 0x39
     ad4:	01080039 	tsteq	r8, r9, lsr r0
     ad8:	39a25000 	stmibcc	r2!, {ip, lr}
     adc:	39b00800 	ldmibcc	r0!, {fp}
     ae0:	00010800 	andeq	r0, r1, r0, lsl #16
     ae4:	0039b654 	eorseq	fp, r9, r4, asr r6
     ae8:	0039c008 	eorseq	ip, r9, r8
     aec:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     af8:	080039c0 	stmdaeq	r0, {r6, r7, r8, fp, ip, sp}
     afc:	080039c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, fp, ip, sp}
     b00:	c6500001 	ldrbgt	r0, [r0], -r1
     b04:	da080039 	ble	200bf0 <__Stack_Size+0x2007f0>
     b08:	04080039 	streq	r0, [r8], #-57	; 0x39
     b0c:	5001f300 	andpl	pc, r1, r0, lsl #6
     b10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b14:	00000000 	andeq	r0, r0, r0
     b18:	0039c000 	eorseq	ip, r9, r0
     b1c:	0039c608 	eorseq	ip, r9, r8, lsl #12
     b20:	51000108 	tstpl	r0, r8, lsl #2
     b24:	080039c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, fp, ip, sp}
     b28:	080039da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, fp, ip, sp}
     b2c:	00540001 	subseq	r0, r4, r1
     b30:	00000000 	andeq	r0, r0, r0
     b34:	c6000000 	strgt	r0, [r0], -r0
     b38:	d4080039 	strle	r0, [r8], #-57	; 0x39
     b3c:	03080039 	movweq	r0, #32825	; 0x8039
     b40:	9fff0900 	svcls	0x00ff0900
     b44:	080039d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip, sp}
     b48:	080039da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, fp, ip, sp}
     b4c:	00500001 	subseq	r0, r0, r1
     b50:	00000000 	andeq	r0, r0, r0
     b54:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     b58:	1e08003b 	mcrne	0, 0, r0, cr8, cr11, {1}
     b5c:	0108003b 	tsteq	r8, fp, lsr r0
     b60:	3b1e5000 	blcc	794b68 <__Stack_Size+0x794768>
     b64:	3b280800 	blcc	a02b6c <__Stack_Size+0xa0276c>
     b68:	00010800 	andeq	r0, r1, r0, lsl #16
     b6c:	003b2854 	eorseq	r2, fp, r4, asr r8
     b70:	003b3708 	eorseq	r3, fp, r8, lsl #14
     b74:	03000508 	movweq	r0, #1288	; 0x508
     b78:	20000124 	andcs	r0, r0, r4, lsr #2
     b7c:	08003b37 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp}
     b80:	08003b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, ip, sp}
     b84:	01f30004 	mvnseq	r0, r4
     b88:	00009f50 	andeq	r9, r0, r0, asr pc
     b8c:	00000000 	andeq	r0, r0, r0
     b90:	3b480000 	blcc	1200b98 <__Stack_Size+0x1200798>
     b94:	3b550800 	blcc	1542b9c <__Stack_Size+0x154279c>
     b98:	00010800 	andeq	r0, r1, r0, lsl #16
     b9c:	003b5550 	eorseq	r5, fp, r0, asr r5
     ba0:	003b7a08 	eorseq	r7, fp, r8, lsl #20
     ba4:	f3000408 	vshl.u8	d0, d8, d0
     ba8:	009f5001 	addseq	r5, pc, r1
     bac:	00000000 	andeq	r0, r0, r0
     bb0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     bb4:	5008003b 	andpl	r0, r8, fp, lsr r0
     bb8:	0108003b 	tsteq	r8, fp, lsr r0
     bbc:	3b505100 	blcc	1414fc4 <__Stack_Size+0x1414bc4>
     bc0:	3b600800 	blcc	1802bc8 <__Stack_Size+0x18027c8>
     bc4:	00010800 	andeq	r0, r1, r0, lsl #16
     bc8:	003b6054 	eorseq	r6, fp, r4, asr r0
     bcc:	003b7a08 	eorseq	r7, fp, r8, lsl #20
     bd0:	f3000408 	vshl.u8	d0, d8, d0
     bd4:	009f5101 	addseq	r5, pc, r1, lsl #2
     bd8:	00000000 	andeq	r0, r0, r0
     bdc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     be0:	5508003b 	strpl	r0, [r8, #-59]	; 0x3b
     be4:	0108003b 	tsteq	r8, fp, lsr r0
     be8:	3b555200 	blcc	15553f0 <__Stack_Size+0x1554ff0>
     bec:	3b740800 	blcc	1d02bf4 <__Stack_Size+0x1d027f4>
     bf0:	00010800 	andeq	r0, r1, r0, lsl #16
     bf4:	003b7456 	eorseq	r7, fp, r6, asr r4
     bf8:	003b7a08 	eorseq	r7, fp, r8, lsl #20
     bfc:	f3000408 	vshl.u8	d0, d8, d0
     c00:	009f5201 	addseq	r5, pc, r1, lsl #4
     c04:	00000000 	andeq	r0, r0, r0
     c08:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     c0c:	6008003b 	andvs	r0, r8, fp, lsr r0
     c10:	0208003b 	andeq	r0, r8, #59	; 0x3b
     c14:	609f3000 	addsvs	r3, pc, r0
     c18:	7408003b 	strvc	r0, [r8], #-59	; 0x3b
     c1c:	0108003b 	tsteq	r8, fp, lsr r0
     c20:	00005400 	andeq	r5, r0, r0, lsl #8
     c24:	00000000 	andeq	r0, r0, r0
     c28:	3c3c0000 	ldccc	0, cr0, [ip], #-0
     c2c:	3c400800 	mcrrcc	8, 0, r0, r0, cr0
     c30:	00020800 	andeq	r0, r2, r0, lsl #16
     c34:	3c409f30 	mcrrcc	15, 3, r9, r0, cr0
     c38:	3d200800 	stccc	8, cr0, [r0, #-0]
     c3c:	00050800 	andeq	r0, r5, r0, lsl #16
     c40:	1c007432 	cfstrsne	mvf7, [r0], {50}	; 0x32
     c44:	003d209f 	mlaseq	sp, pc, r0, r2	; <UNPREDICTABLE>
     c48:	003d2608 	eorseq	r2, sp, r8, lsl #12
     c4c:	33000508 	movwcc	r0, #1288	; 0x508
     c50:	9f1c0074 	svcls	0x001c0074
     c54:	08003d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip, sp}
     c58:	08003d2a 	stmdaeq	r0, {r1, r3, r5, r8, sl, fp, ip, sp}
     c5c:	74330005 	ldrtvc	r0, [r3], #-5
     c60:	009f1c00 	addseq	r1, pc, r0, lsl #24
     c64:	00000000 	andeq	r0, r0, r0
     c68:	40000000 	andmi	r0, r0, r0
     c6c:	4e08003d 	mcrmi	0, 0, r0, cr8, cr13, {1}
     c70:	0108003d 	tsteq	r8, sp, lsr r0
     c74:	3d4e5000 	stclcc	0, cr5, [lr, #-0]
     c78:	3d700800 	ldclcc	8, cr0, [r0, #-0]
     c7c:	00010800 	andeq	r0, r1, r0, lsl #16
     c80:	003d7054 	eorseq	r7, sp, r4, asr r0
     c84:	003d7408 	eorseq	r7, sp, r8, lsl #8
     c88:	f3000408 	vshl.u8	d0, d8, d0
     c8c:	009f5001 	addseq	r5, pc, r1
     c90:	00000000 	andeq	r0, r0, r0
     c94:	40000000 	andmi	r0, r0, r0
     c98:	4c08003d 	stcmi	0, cr0, [r8], {61}	; 0x3d
     c9c:	0108003d 	tsteq	r8, sp, lsr r0
     ca0:	3d4c5100 	stfcce	f5, [ip, #-0]
     ca4:	3d700800 	ldclcc	8, cr0, [r0, #-0]
     ca8:	00010800 	andeq	r0, r1, r0, lsl #16
     cac:	003d7056 	eorseq	r7, sp, r6, asr r0
     cb0:	003d7408 	eorseq	r7, sp, r8, lsl #8
     cb4:	f3000408 	vshl.u8	d0, d8, d0
     cb8:	009f5101 	addseq	r5, pc, r1, lsl #2
     cbc:	00000000 	andeq	r0, r0, r0
     cc0:	40000000 	andmi	r0, r0, r0
     cc4:	5108003d 	tstpl	r8, sp, lsr r0
     cc8:	0108003d 	tsteq	r8, sp, lsr r0
     ccc:	3d515200 	lfmcc	f5, 2, [r1, #-0]
     cd0:	3d700800 	ldclcc	8, cr0, [r0, #-0]
     cd4:	00010800 	andeq	r0, r1, r0, lsl #16
     cd8:	003d7055 	eorseq	r7, sp, r5, asr r0
     cdc:	003d7408 	eorseq	r7, sp, r8, lsl #8
     ce0:	f3000408 	vshl.u8	d0, d8, d0
     ce4:	009f5201 	addseq	r5, pc, r1, lsl #4
     ce8:	00000000 	andeq	r0, r0, r0
     cec:	74000000 	strvc	r0, [r0], #-0
     cf0:	7c08003d 	stcvc	0, cr0, [r8], {61}	; 0x3d
     cf4:	0108003d 	tsteq	r8, sp, lsr r0
     cf8:	3d7c5000 	ldclcc	0, cr5, [ip, #-0]
     cfc:	3daa0800 	stccc	8, cr0, [sl]
     d00:	00010800 	andeq	r0, r1, r0, lsl #16
     d04:	003daa54 	eorseq	sl, sp, r4, asr sl
     d08:	003db208 	eorseq	fp, sp, r8, lsl #4
     d0c:	f3000408 	vshl.u8	d0, d8, d0
     d10:	b29f5001 	addslt	r5, pc, #1
     d14:	b408003d 	strlt	r0, [r8], #-61	; 0x3d
     d18:	0108003d 	tsteq	r8, sp, lsr r0
     d1c:	3db45400 	cfldrscc	mvf5, [r4]
     d20:	3dbc0800 	ldccc	8, cr0, [ip]
     d24:	00040800 	andeq	r0, r4, r0, lsl #16
     d28:	9f5001f3 	svcls	0x005001f3
	...
     d34:	08003d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, sp}
     d38:	08003d7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp}
     d3c:	7f510001 	svcvc	0x00510001
     d40:	aa08003d 	bge	200e3c <__Stack_Size+0x200a3c>
     d44:	0108003d 	tsteq	r8, sp, lsr r0
     d48:	3daa5500 	cfstr32cc	mvfx5, [sl]
     d4c:	3db20800 	ldccc	8, cr0, [r2]
     d50:	00040800 	andeq	r0, r4, r0, lsl #16
     d54:	9f5101f3 	svcls	0x005101f3
     d58:	08003db2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl, fp, ip, sp}
     d5c:	08003db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip, sp}
     d60:	b4550001 	ldrblt	r0, [r5], #-1
     d64:	bc08003d 	stclt	0, cr0, [r8], {61}	; 0x3d
     d68:	0408003d 	streq	r0, [r8], #-61	; 0x3d
     d6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d74:	00000000 	andeq	r0, r0, r0
     d78:	003d8600 	eorseq	r8, sp, r0, lsl #12
     d7c:	003daa08 	eorseq	sl, sp, r8, lsl #20
     d80:	54000108 	strpl	r0, [r0], #-264	; 0x108
     d84:	08003daa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, fp, ip, sp}
     d88:	08003db2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl, fp, ip, sp}
     d8c:	01f30004 	mvnseq	r0, r4
     d90:	00009f50 	andeq	r9, r0, r0, asr pc
     d94:	00000000 	andeq	r0, r0, r0
     d98:	3d860000 	stccc	0, cr0, [r6]
     d9c:	3daa0800 	stccc	8, cr0, [sl]
     da0:	00010800 	andeq	r0, r1, r0, lsl #16
     da4:	003daa55 	eorseq	sl, sp, r5, asr sl
     da8:	003db208 	eorseq	fp, sp, r8, lsl #4
     dac:	f3000408 	vshl.u8	d0, d8, d0
     db0:	009f5101 	addseq	r5, pc, r1, lsl #2
     db4:	00000000 	andeq	r0, r0, r0
     db8:	94000000 	strls	r0, [r0], #-0
     dbc:	b208003d 	andlt	r0, r8, #61	; 0x3d
     dc0:	0408003d 	streq	r0, [r8], #-61	; 0x3d
     dc4:	03ff0a00 	mvnseq	r0, #0, 20
     dc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     dcc:	00000000 	andeq	r0, r0, r0
     dd0:	003dbc00 	eorseq	fp, sp, r0, lsl #24
     dd4:	003dc608 	eorseq	ip, sp, r8, lsl #12
     dd8:	50000108 	andpl	r0, r0, r8, lsl #2
     ddc:	08003dc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, sl, fp, ip, sp}
     de0:	08003e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip, sp}
     de4:	01f30004 	mvnseq	r0, r4
     de8:	00009f50 	andeq	r9, r0, r0, asr pc
     dec:	00000000 	andeq	r0, r0, r0
     df0:	3dbc0000 	ldccc	0, cr0, [ip]
     df4:	3dc90800 	stclcc	8, cr0, [r9]
     df8:	00010800 	andeq	r0, r1, r0, lsl #16
     dfc:	003dc951 	eorseq	ip, sp, r1, asr r9
     e00:	003e2e08 	eorseq	r2, lr, r8, lsl #28
     e04:	55000108 	strpl	r0, [r0, #-264]	; 0x108
     e08:	08003e2e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, fp, ip, sp}
     e0c:	08003e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip, sp}
     e10:	01f30004 	mvnseq	r0, r4
     e14:	00009f51 	andeq	r9, r0, r1, asr pc
     e18:	00000000 	andeq	r0, r0, r0
     e1c:	3e680000 	cdpcc	0, 6, cr0, cr8, cr0, {0}
     e20:	3e6c0800 	cdpcc	8, 6, cr0, cr12, cr0, {0}
     e24:	00010800 	andeq	r0, r1, r0, lsl #16
     e28:	003e6c50 	eorseq	r6, lr, r0, asr ip
     e2c:	003e6f08 	eorseq	r6, lr, r8, lsl #30
     e30:	51000108 	tstpl	r0, r8, lsl #2
     e34:	08003e6f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp}
     e38:	08003e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, sp}
     e3c:	01f30004 	mvnseq	r0, r4
     e40:	00009f50 	andeq	r9, r0, r0, asr pc
     e44:	00000000 	andeq	r0, r0, r0
     e48:	5fcc0000 	svcpl	0x00cc0000
     e4c:	60720800 	rsbsvs	r0, r2, r0, lsl #16
     e50:	00020800 	andeq	r0, r2, r0, lsl #16
     e54:	60729f30 	rsbsvs	r9, r2, r0, lsr pc
     e58:	60760800 	rsbsvs	r0, r6, r0, lsl #16
     e5c:	00020800 	andeq	r0, r2, r0, lsl #16
     e60:	60769f31 	rsbsvs	r9, r6, r1, lsr pc
     e64:	60ce0800 	sbcvs	r0, lr, r0, lsl #16
     e68:	00020800 	andeq	r0, r2, r0, lsl #16
     e6c:	60ce9f32 	sbcvs	r9, lr, r2, lsr pc
     e70:	614a0800 	cmpvs	sl, r0, lsl #16
     e74:	00020800 	andeq	r0, r2, r0, lsl #16
     e78:	614a9f33 	cmpvs	sl, r3, lsr pc
     e7c:	61580800 	cmpvs	r8, r0, lsl #16
     e80:	00010800 	andeq	r0, r1, r0, lsl #16
     e84:	00000053 	andeq	r0, r0, r3, asr r0
     e88:	00000000 	andeq	r0, r0, r0
     e8c:	00602a00 	rsbeq	r2, r0, r0, lsl #20
     e90:	00607008 	rsbeq	r7, r0, r8
     e94:	74000408 	strvc	r0, [r0], #-1032	; 0x408
     e98:	709f7eea 	addsvc	r7, pc, sl, ror #29
     e9c:	58080060 	stmdapl	r8, {r5, r6}
     ea0:	01080061 	tsteq	r8, r1, rrx
     ea4:	00005400 	andeq	r5, r0, r0, lsl #8
     ea8:	00000000 	andeq	r0, r0, r0
     eac:	60700000 	rsbsvs	r0, r0, r0
     eb0:	60720800 	rsbsvs	r0, r2, r0, lsl #16
     eb4:	00040800 	andeq	r0, r4, r0, lsl #16
     eb8:	9f019675 	svcls	0x00019675
     ebc:	08006072 	stmdaeq	r0, {r1, r4, r5, r6, sp, lr}
     ec0:	08006158 	stmdaeq	r0, {r3, r4, r6, r8, sp, lr}
     ec4:	00550001 	subseq	r0, r5, r1
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     ed0:	04080060 	streq	r0, [r8], #-96	; 0x60
     ed4:	01080061 	tsteq	r8, r1, rrx
     ed8:	00005500 	andeq	r5, r0, r0, lsl #10
     edc:	00000000 	andeq	r0, r0, r0
     ee0:	60f80000 	rscsvs	r0, r8, r0
     ee4:	61040800 	tstvs	r4, r0, lsl #16
     ee8:	00010800 	andeq	r0, r1, r0, lsl #16
     eec:	00000054 	andeq	r0, r0, r4, asr r0
     ef0:	00000000 	andeq	r0, r0, r0
     ef4:	0060f800 	rsbeq	pc, r0, r0, lsl #16
     ef8:	00610408 	rsbeq	r0, r1, r8, lsl #8
     efc:	91000308 	tstls	r0, r8, lsl #6
     f00:	00009f5c 	andeq	r9, r0, ip, asr pc
	...
     f0c:	00040000 	andeq	r0, r4, r0
     f10:	00010000 	andeq	r0, r1, r0
     f14:	00000450 	andeq	r0, r0, r0, asr r4
     f18:	00000c00 	andeq	r0, r0, r0, lsl #24
     f1c:	f3000400 	vshl.u8	d0, d0, d0
     f20:	009f5001 	addseq	r5, pc, r1
	...
     f2c:	07000000 	streq	r0, [r0, -r0]
     f30:	01000000 	mrseq	r0, (UNDEF: 0)
     f34:	00075100 	andeq	r5, r7, r0, lsl #2
     f38:	000c0000 	andeq	r0, ip, r0
     f3c:	00040000 	andeq	r0, r4, r0
     f40:	9f5101f3 	svcls	0x005101f3
	...
     f4c:	00000014 	andeq	r0, r0, r4, lsl r0
     f50:	0000001c 	andeq	r0, r0, ip, lsl r0
     f54:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     f58:	32000000 	andcc	r0, r0, #0
     f5c:	01000000 	mrseq	r0, (UNDEF: 0)
     f60:	00005600 	andeq	r5, r0, r0, lsl #12
     f64:	00000000 	andeq	r0, r0, r0
     f68:	00140000 	andseq	r0, r4, r0
     f6c:	001c0000 	andseq	r0, ip, r0
     f70:	00010000 	andeq	r0, r1, r0
     f74:	00001c51 	andeq	r1, r0, r1, asr ip
     f78:	00003200 	andeq	r3, r0, r0, lsl #4
     f7c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     f88:	00000014 	andeq	r0, r0, r4, lsl r0
     f8c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f90:	9f300002 	svcls	0x00300002
     f94:	0000001c 	andeq	r0, r0, ip, lsl r0
     f98:	00000029 	andeq	r0, r0, r9, lsr #32
     f9c:	2a530001 	bcs	14c0fa8 <__Stack_Size+0x14c0ba8>
     fa0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
     fa4:	01000000 	mrseq	r0, (UNDEF: 0)
     fa8:	002e5500 	eoreq	r5, lr, r0, lsl #10
     fac:	00320000 	eorseq	r0, r2, r0
     fb0:	00010000 	andeq	r0, r1, r0
     fb4:	00000053 	andeq	r0, r0, r3, asr r0
     fb8:	00000000 	andeq	r0, r0, r0
     fbc:	00003200 	andeq	r3, r0, r0, lsl #4
     fc0:	00003a00 	andeq	r3, r0, r0, lsl #20
     fc4:	50000100 	andpl	r0, r0, r0, lsl #2
     fc8:	0000003a 	andeq	r0, r0, sl, lsr r0
     fcc:	00000056 	andeq	r0, r0, r6, asr r0
     fd0:	00570001 	subseq	r0, r7, r1
     fd4:	00000000 	andeq	r0, r0, r0
     fd8:	32000000 	andcc	r0, r0, #0
     fdc:	3a000000 	bcc	fe4 <__Stack_Size+0xbe4>
     fe0:	01000000 	mrseq	r0, (UNDEF: 0)
     fe4:	003a5100 	eorseq	r5, sl, r0, lsl #2
     fe8:	00560000 	subseq	r0, r6, r0
     fec:	00010000 	andeq	r0, r1, r0
     ff0:	00000056 	andeq	r0, r0, r6, asr r0
     ff4:	00000000 	andeq	r0, r0, r0
     ff8:	00003200 	andeq	r3, r0, r0, lsl #4
     ffc:	00003a00 	andeq	r3, r0, r0, lsl #20
    1000:	30000200 	andcc	r0, r0, r0, lsl #4
    1004:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    1008:	00003c00 	andeq	r3, r0, r0, lsl #24
    100c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1010:	0000003c 	andeq	r0, r0, ip, lsr r0
    1014:	0000004e 	andeq	r0, r0, lr, asr #32
    1018:	4e550001 	cdpmi	0, 5, cr0, cr5, cr1, {0}
    101c:	50000000 	andpl	r0, r0, r0
    1020:	01000000 	mrseq	r0, (UNDEF: 0)
    1024:	00505400 	subseq	r5, r0, r0, lsl #8
    1028:	00520000 	subseq	r0, r2, r0
    102c:	00010000 	andeq	r0, r1, r0
    1030:	00000055 	andeq	r0, r0, r5, asr r0
    1034:	00000000 	andeq	r0, r0, r0
    1038:	00005600 	andeq	r5, r0, r0, lsl #12
    103c:	00005a00 	andeq	r5, r0, r0, lsl #20
    1040:	50000100 	andpl	r0, r0, r0, lsl #2
    1044:	0000005a 	andeq	r0, r0, sl, asr r0
    1048:	0000005e 	andeq	r0, r0, lr, asr r0
    104c:	01f30004 	mvnseq	r0, r4
    1050:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    105c:	000d0000 	andeq	r0, sp, r0
    1060:	00010000 	andeq	r0, r1, r0
    1064:	00000d50 	andeq	r0, r0, r0, asr sp
    1068:	00002c00 	andeq	r2, r0, r0, lsl #24
    106c:	f3000400 	vshl.u8	d0, d0, d0
    1070:	009f5001 	addseq	r5, pc, r1
	...
    107c:	06000000 	streq	r0, [r0], -r0
    1080:	01000000 	mrseq	r0, (UNDEF: 0)
    1084:	00065100 	andeq	r5, r6, r0, lsl #2
    1088:	000a0000 	andeq	r0, sl, r0
    108c:	00030000 	andeq	r0, r3, r0
    1090:	0a9f7f71 	beq	fe7e0e5c <SCS_BASE+0x1e7d2e5c>
    1094:	2c000000 	stccs	0, cr0, [r0], {-0}
    1098:	04000000 	streq	r0, [r0], #-0
    109c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    10a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    10ac:	00000600 	andeq	r0, r0, r0, lsl #12
    10b0:	0c000900 	stceq	9, cr0, [r0], {-0}
    10b4:	001e8480 	andseq	r8, lr, r0, lsl #9
    10b8:	9f1b0171 	svcls	0x001b0171
    10bc:	00000006 	andeq	r0, r0, r6
    10c0:	0000000a 	andeq	r0, r0, sl
    10c4:	800c0009 	andhi	r0, ip, r9
    10c8:	71001e84 	smlabbvc	r0, r4, lr, r1
    10cc:	0a9f1b00 	beq	fe7c7cd4 <SCS_BASE+0x1e7b9cd4>
    10d0:	0d000000 	stceq	0, cr0, [r0, #-0]
    10d4:	01000000 	mrseq	r0, (UNDEF: 0)
    10d8:	000d5100 	andeq	r5, sp, r0, lsl #2
    10dc:	002c0000 	eoreq	r0, ip, r0
    10e0:	000c0000 	andeq	r0, ip, r0
    10e4:	1e84800c 	cdpne	0, 8, cr8, cr4, cr12, {0}
    10e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    10ec:	9f1b0123 	svcls	0x001b0123
	...
    10f8:	00000064 	andeq	r0, r0, r4, rrx
    10fc:	00000066 	andeq	r0, r0, r6, rrx
    1100:	9f300002 	svcls	0x00300002
    1104:	00000066 	andeq	r0, r0, r6, rrx
    1108:	00000068 	andeq	r0, r0, r8, rrx
    110c:	68500001 	ldmdavs	r0, {r0}^
    1110:	72000000 	andvc	r0, r0, #0
    1114:	01000000 	mrseq	r0, (UNDEF: 0)
    1118:	00785100 	rsbseq	r5, r8, r0, lsl #2
    111c:	007a0000 	rsbseq	r0, sl, r0
    1120:	00010000 	andeq	r0, r1, r0
    1124:	00007a50 	andeq	r7, r0, r0, asr sl
    1128:	00008d00 	andeq	r8, r0, r0, lsl #26
    112c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1138:	00000030 	andeq	r0, r0, r0, lsr r0
    113c:	00000066 	andeq	r0, r0, r6, rrx
    1140:	9f300002 	svcls	0x00300002
    1144:	00000066 	andeq	r0, r0, r6, rrx
    1148:	00000076 	andeq	r0, r0, r6, ror r0
    114c:	78530001 	ldmdavc	r3, {r0}^
    1150:	7c000000 	stcvc	0, cr0, [r0], {-0}
    1154:	01000000 	mrseq	r0, (UNDEF: 0)
    1158:	00005300 	andeq	r5, r0, r0, lsl #6
    115c:	00000000 	andeq	r0, r0, r0
    1160:	00960000 	addseq	r0, r6, r0
    1164:	00c20000 	sbceq	r0, r2, r0
    1168:	00010000 	andeq	r0, r1, r0
    116c:	00000054 	andeq	r0, r0, r4, asr r0
    1170:	00000000 	andeq	r0, r0, r0
    1174:	00009e00 	andeq	r9, r0, r0, lsl #28
    1178:	0000b600 	andeq	fp, r0, r0, lsl #12
    117c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1188:	00000108 	andeq	r0, r0, r8, lsl #2
    118c:	0000010e 	andeq	r0, r0, lr, lsl #2
    1190:	00500001 	subseq	r0, r0, r1
    1194:	00000000 	andeq	r0, r0, r0
    1198:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    119c:	3a000001 	bcc	11a8 <__Stack_Size+0xda8>
    11a0:	01000001 	tsteq	r0, r1
    11a4:	01625300 	cmneq	r2, r0, lsl #6
    11a8:	01900000 	orrseq	r0, r0, r0
    11ac:	00010000 	andeq	r0, r1, r0
    11b0:	00019053 	andeq	r9, r1, r3, asr r0
    11b4:	00019200 	andeq	r9, r1, r0, lsl #4
    11b8:	72000300 	andvc	r0, r0, #0, 6
    11bc:	01929f01 	orrseq	r9, r2, r1, lsl #30
    11c0:	01940000 	orrseq	r0, r4, r0
    11c4:	00030000 	andeq	r0, r3, r0
    11c8:	949f0173 	ldrls	r0, [pc], #371	; 11d0 <__Stack_Size+0xdd0>
    11cc:	b0000001 	andlt	r0, r0, r1
    11d0:	01000001 	tsteq	r0, r1
    11d4:	01ea5300 	mvneq	r5, r0, lsl #6
    11d8:	01ec0000 	mvneq	r0, r0
    11dc:	00010000 	andeq	r0, r1, r0
    11e0:	0001ec50 	andeq	lr, r1, r0, asr ip
    11e4:	0001f600 	andeq	pc, r1, r0, lsl #12
    11e8:	51000100 	mrspl	r0, (UNDEF: 16)
    11ec:	000001fe 	strdeq	r0, [r0], -lr
    11f0:	00000200 	andeq	r0, r0, r0, lsl #4
    11f4:	00500001 	subseq	r0, r0, r1
    11f8:	10000002 	andne	r0, r0, r2
    11fc:	01000002 	tsteq	r0, r2
    1200:	00005100 	andeq	r5, r0, r0, lsl #2
    1204:	00000000 	andeq	r0, r0, r0
    1208:	012e0000 			; <UNDEFINED> instruction: 0x012e0000
    120c:	01320000 	teqeq	r2, r0
    1210:	00010000 	andeq	r0, r1, r0
    1214:	00019452 	andeq	r9, r1, r2, asr r4
    1218:	00019600 	andeq	r9, r1, r0, lsl #12
    121c:	50000100 	andpl	r0, r0, r0, lsl #2
    1220:	00000196 	muleq	r0, r6, r1
    1224:	000001aa 	andeq	r0, r0, sl, lsr #3
    1228:	ae520001 	cdpge	0, 5, cr0, cr2, cr1, {0}
    122c:	b0000001 	andlt	r0, r0, r1
    1230:	01000001 	tsteq	r0, r1
    1234:	00005000 	andeq	r5, r0, r0
    1238:	00000000 	andeq	r0, r0, r0
    123c:	01c80000 	biceq	r0, r8, r0
    1240:	01ce0000 	biceq	r0, lr, r0
    1244:	00010000 	andeq	r0, r1, r0
    1248:	00000050 	andeq	r0, r0, r0, asr r0
    124c:	00000000 	andeq	r0, r0, r0
    1250:	0001ea00 	andeq	lr, r1, r0, lsl #20
    1254:	0001fc00 	andeq	pc, r1, r0, lsl #24
    1258:	53000100 	movwpl	r0, #256	; 0x100
    125c:	000001fe 	strdeq	r0, [r0], -lr
    1260:	00000200 	andeq	r0, r0, r0, lsl #4
    1264:	00530001 	subseq	r0, r3, r1
    1268:	02000002 	andeq	r0, r0, #2
    126c:	04000002 	streq	r0, [r0], #-2
    1270:	20007300 	andcs	r7, r0, r0, lsl #6
    1274:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1278:	00000000 	andeq	r0, r0, r0
    127c:	00026000 	andeq	r6, r2, r0
    1280:	00026400 	andeq	r6, r2, r0, lsl #8
    1284:	50000100 	andpl	r0, r0, r0, lsl #2
    1288:	00000264 	andeq	r0, r0, r4, ror #4
    128c:	0000026c 	andeq	r0, r0, ip, ror #4
    1290:	00700009 	rsbseq	r0, r0, r9
    1294:	00013003 	andeq	r3, r1, r3
    1298:	009f1c20 	addseq	r1, pc, r0, lsr #24
    129c:	00000000 	andeq	r0, r0, r0
    12a0:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    12a4:	84000002 	strhi	r0, [r0], #-2
    12a8:	01000002 	tsteq	r0, r2
    12ac:	02845000 	addeq	r5, r4, #0
    12b0:	028c0000 	addeq	r0, ip, #0
    12b4:	00040000 	andeq	r0, r4, r0
    12b8:	9f5001f3 	svcls	0x005001f3
	...
    12c4:	00000298 	muleq	r0, r8, r2
    12c8:	0000029c 	muleq	r0, ip, r2
    12cc:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    12d0:	a0000002 	andge	r0, r0, r2
    12d4:	09000002 	stmdbeq	r0, {r1}
    12d8:	03007000 	movweq	r7, #0
    12dc:	20000130 	andcs	r0, r0, r0, lsr r1
    12e0:	02a09f1c 	adceq	r9, r0, #28, 30	; 0x70
    12e4:	02a80000 	adceq	r0, r8, #0
    12e8:	00040000 	andeq	r0, r4, r0
    12ec:	9f5001f3 	svcls	0x005001f3
	...
    12f8:	000002a8 	andeq	r0, r0, r8, lsr #5
    12fc:	000002ac 	andeq	r0, r0, ip, lsr #5
    1300:	ac500001 	mrrcge	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1304:	b0000002 	andlt	r0, r0, r2
    1308:	04000002 	streq	r0, [r0], #-2
    130c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1314:	00000000 	andeq	r0, r0, r0
    1318:	0002a800 	andeq	sl, r2, r0, lsl #16
    131c:	0002ac00 	andeq	sl, r2, r0, lsl #24
    1320:	71000c00 	tstvc	r0, r0, lsl #24
    1324:	0a243800 	beq	90f32c <__Stack_Size+0x90ef2c>
    1328:	701aff00 	andsvc	pc, sl, r0, lsl #30
    132c:	ac9f2200 	lfmge	f2, 4, [pc], {0}
    1330:	b0000002 	andlt	r0, r0, r2
    1334:	0d000002 	stceq	0, cr0, [r0, #-8]
    1338:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    133c:	ff000a24 			; <UNDEFINED> instruction: 0xff000a24
    1340:	5001f31a 	andpl	pc, r1, sl, lsl r3	; <UNPREDICTABLE>
    1344:	00009f22 	andeq	r9, r0, r2, lsr #30
    1348:	00000000 	andeq	r0, r0, r0
    134c:	02b00000 	adcseq	r0, r0, #0
    1350:	02b20000 	adcseq	r0, r2, #0
    1354:	00010000 	andeq	r0, r1, r0
    1358:	0002b250 	andeq	fp, r2, r0, asr r2
    135c:	0002b400 	andeq	fp, r2, r0, lsl #8
    1360:	f3000400 	vshl.u8	d0, d0, d0
    1364:	009f5001 	addseq	r5, pc, r1
    1368:	00000000 	andeq	r0, r0, r0
    136c:	b0000000 	andlt	r0, r0, r0
    1370:	b2000002 	andlt	r0, r0, #2
    1374:	06000002 	streq	r0, [r0], -r2
    1378:	08007000 	stmdaeq	r0, {ip, sp, lr}
    137c:	b29f1aff 	addslt	r1, pc, #1044480	; 0xff000
    1380:	b4000002 	strlt	r0, [r0], #-2
    1384:	07000002 	streq	r0, [r0, -r2]
    1388:	5001f300 	andpl	pc, r1, r0, lsl #6
    138c:	9f1aff08 	svcls	0x001aff08
	...
    1398:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    139c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    13a0:	b8500001 	ldmdalt	r0, {r0}^
    13a4:	ba000002 	blt	13b4 <__Stack_Size+0xfb4>
    13a8:	04000002 	streq	r0, [r0], #-2
    13ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    13b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    13b4:	00000000 	andeq	r0, r0, r0
    13b8:	0002b400 	andeq	fp, r2, r0, lsl #8
    13bc:	0002b800 	andeq	fp, r2, r0, lsl #16
    13c0:	70000900 	andvc	r0, r0, r0, lsl #18
    13c4:	ff000a00 			; <UNDEFINED> instruction: 0xff000a00
    13c8:	9f25381a 	svcls	0x0025381a
    13cc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    13d0:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    13d4:	01f3000a 	mvnseq	r0, sl
    13d8:	ff000a50 			; <UNDEFINED> instruction: 0xff000a50
    13dc:	9f25381a 	svcls	0x0025381a
	...
    13e8:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    13ec:	000002cf 	andeq	r0, r0, pc, asr #5
    13f0:	cf500001 	svcgt	0x00500001
    13f4:	d4000002 	strle	r0, [r0], #-2
    13f8:	04000002 	streq	r0, [r0], #-2
    13fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1400:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1404:	00000000 	andeq	r0, r0, r0
    1408:	0002d400 	andeq	sp, r2, r0, lsl #8
    140c:	0002f100 	andeq	pc, r2, r0, lsl #2
    1410:	50000100 	andpl	r0, r0, r0, lsl #2
    1414:	000002f1 	strdeq	r0, [r0], -r1
    1418:	000002fc 	strdeq	r0, [r0], -ip
    141c:	01f30004 	mvnseq	r0, r4
    1420:	00009f50 	andeq	r9, r0, r0, asr pc
    1424:	00000000 	andeq	r0, r0, r0
    1428:	02d40000 	sbcseq	r0, r4, #0
    142c:	02f10000 	rscseq	r0, r1, #0
    1430:	00010000 	andeq	r0, r1, r0
    1434:	0002f151 	andeq	pc, r2, r1, asr r1	; <UNPREDICTABLE>
    1438:	0002fc00 	andeq	pc, r2, r0, lsl #24
    143c:	f3000400 	vshl.u8	d0, d0, d0
    1440:	009f5101 	addseq	r5, pc, r1, lsl #2
    1444:	00000000 	andeq	r0, r0, r0
    1448:	fc000000 	stc2	0, cr0, [r0], {-0}
    144c:	0c000002 	stceq	0, cr0, [r0], {2}
    1450:	01000003 	tsteq	r0, r3
    1454:	030c5000 	movweq	r5, #49152	; 0xc000
    1458:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
    145c:	00040000 	andeq	r0, r4, r0
    1460:	9f5001f3 	svcls	0x005001f3
	...
    146c:	000002fc 	strdeq	r0, [r0], -ip
    1470:	0000031b 	andeq	r0, r0, fp, lsl r3
    1474:	1b510001 	blne	1441480 <__Stack_Size+0x1441080>
    1478:	20000003 	andcs	r0, r0, r3
    147c:	04000003 	streq	r0, [r0], #-3
    1480:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1484:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1488:	00000000 	andeq	r0, r0, r0
    148c:	0002fc00 	andeq	pc, r2, r0, lsl #24
    1490:	00030e00 	andeq	r0, r3, r0, lsl #28
    1494:	52000100 	andpl	r0, r0, #0, 2
    1498:	0000030e 	andeq	r0, r0, lr, lsl #6
    149c:	00000320 	andeq	r0, r0, r0, lsr #6
    14a0:	01f30004 	mvnseq	r0, r4
    14a4:	00009f52 	andeq	r9, r0, r2, asr pc
    14a8:	00000000 	andeq	r0, r0, r0
    14ac:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
    14b0:	033b0000 	teqeq	fp, #0
    14b4:	00010000 	andeq	r0, r1, r0
    14b8:	00033b50 	andeq	r3, r3, r0, asr fp
    14bc:	00035000 	andeq	r5, r3, r0
    14c0:	f3000400 	vshl.u8	d0, d0, d0
    14c4:	009f5001 	addseq	r5, pc, r1
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	20000000 	andcs	r0, r0, r0
    14d0:	3b000003 	blcc	14e4 <__Stack_Size+0x10e4>
    14d4:	01000003 	tsteq	r0, r3
    14d8:	033b5100 	teqeq	fp, #0, 2
    14dc:	03500000 	cmpeq	r0, #0
    14e0:	00040000 	andeq	r0, r4, r0
    14e4:	9f5101f3 	svcls	0x005101f3
	...
    14f0:	0000033c 	andeq	r0, r0, ip, lsr r3
    14f4:	00000340 	andeq	r0, r0, r0, asr #6
    14f8:	dc03000b 	stcle	0, cr0, [r3], {11}
    14fc:	94200001 	strtls	r0, [r0], #-1
    1500:	1aff0801 	bne	fffc350c <SCS_BASE+0x1ffb550c>
    1504:	0003409f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    1508:	00034800 	andeq	r4, r3, r0, lsl #16
    150c:	50000100 	andpl	r0, r0, r0, lsl #2
    1510:	00000348 	andeq	r0, r0, r8, asr #6
    1514:	00000350 	andeq	r0, r0, r0, asr r3
    1518:	dc03000b 	stcle	0, cr0, [r3], {11}
    151c:	94200001 	strtls	r0, [r0], #-1
    1520:	1aff0801 	bne	fffc352c <SCS_BASE+0x1ffb552c>
    1524:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1528:	00000000 	andeq	r0, r0, r0
    152c:	00033c00 	andeq	r3, r3, r0, lsl #24
    1530:	00034400 	andeq	r4, r3, r0, lsl #8
    1534:	03000b00 	movweq	r0, #2816	; 0xb00
    1538:	200001db 	ldrdcs	r0, [r0], -fp
    153c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    1540:	03449f1a 	movteq	r9, #20250	; 0x4f1a
    1544:	03500000 	cmpeq	r0, #0
    1548:	00010000 	andeq	r0, r1, r0
    154c:	00000053 	andeq	r0, r0, r3, asr r0
    1550:	00000000 	andeq	r0, r0, r0
    1554:	00034000 	andeq	r4, r3, r0
    1558:	00034800 	andeq	r4, r3, r0, lsl #16
    155c:	03001000 	movweq	r1, #0
    1560:	200001db 	ldrdcs	r0, [r0], -fp
    1564:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    1568:	3800701a 	stmdacc	r0, {r1, r3, r4, ip, sp, lr}
    156c:	489f2224 	ldmmi	pc, {r2, r5, r9, sp}	; <UNPREDICTABLE>
    1570:	50000003 	andpl	r0, r0, r3
    1574:	18000003 	stmdane	r0, {r0, r1}
    1578:	01db0300 	bicseq	r0, fp, r0, lsl #6
    157c:	01942000 	orrseq	r2, r4, r0
    1580:	031aff08 	tsteq	sl, #8, 30	; <UNPREDICTABLE>
    1584:	200001dc 	ldrdcs	r0, [r0], -ip
    1588:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    158c:	2224381a 	eorcs	r3, r4, #1703936	; 0x1a0000
    1590:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1594:	00000000 	andeq	r0, r0, r0
    1598:	00035000 	andeq	r5, r3, r0
    159c:	00036600 	andeq	r6, r3, r0, lsl #12
    15a0:	50000100 	andpl	r0, r0, r0, lsl #2
    15a4:	00000366 	andeq	r0, r0, r6, ror #6
    15a8:	0000037c 	andeq	r0, r0, ip, ror r3
    15ac:	01f30004 	mvnseq	r0, r4
    15b0:	00009f50 	andeq	r9, r0, r0, asr pc
    15b4:	00000000 	andeq	r0, r0, r0
    15b8:	03500000 	cmpeq	r0, #0
    15bc:	03750000 	cmneq	r5, #0
    15c0:	00010000 	andeq	r0, r1, r0
    15c4:	00037551 	andeq	r7, r3, r1, asr r5
    15c8:	00037c00 	andeq	r7, r3, r0, lsl #24
    15cc:	f3000400 	vshl.u8	d0, d0, d0
    15d0:	009f5101 	addseq	r5, pc, r1, lsl #2
    15d4:	00000000 	andeq	r0, r0, r0
    15d8:	50000000 	andpl	r0, r0, r0
    15dc:	60000003 	andvs	r0, r0, r3
    15e0:	01000003 	tsteq	r0, r3
    15e4:	03605200 	cmneq	r0, #0, 4
    15e8:	037c0000 	cmneq	ip, #0
    15ec:	00040000 	andeq	r0, r4, r0
    15f0:	9f5201f3 	svcls	0x005201f3
	...
    1600:	0000000e 	andeq	r0, r0, lr
    1604:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
    1608:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    160c:	04000000 	streq	r0, [r0], #-0
    1610:	5001f300 	andpl	pc, r1, r0, lsl #6
    1614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1618:	00000000 	andeq	r0, r0, r0
    161c:	00001800 	andeq	r1, r0, r0, lsl #16
    1620:	00002600 	andeq	r2, r0, r0, lsl #12
    1624:	50000100 	andpl	r0, r0, r0, lsl #2
    1628:	00000026 	andeq	r0, r0, r6, lsr #32
    162c:	00000030 	andeq	r0, r0, r0, lsr r0
    1630:	01f30004 	mvnseq	r0, r4
    1634:	00009f50 	andeq	r9, r0, r0, asr pc
    1638:	00000000 	andeq	r0, r0, r0
    163c:	00300000 	eorseq	r0, r0, r0
    1640:	003e0000 	eorseq	r0, lr, r0
    1644:	00010000 	andeq	r0, r1, r0
    1648:	00003e50 	andeq	r3, r0, r0, asr lr
    164c:	00004800 	andeq	r4, r0, r0, lsl #16
    1650:	f3000400 	vshl.u8	d0, d0, d0
    1654:	009f5001 	addseq	r5, pc, r1
    1658:	00000000 	andeq	r0, r0, r0
    165c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1660:	8c000000 	stchi	0, cr0, [r0], {-0}
    1664:	02000000 	andeq	r0, r0, #0
    1668:	8c9f3000 	ldchi	0, cr3, [pc], {0}
    166c:	90000000 	andls	r0, r0, r0
    1670:	07000000 	streq	r0, [r0, -r0]
    1674:	32007000 	andcc	r7, r0, #0
    1678:	9f2e301a 	svcls	0x002e301a
	...
    1684:	00000098 	muleq	r0, r8, r0
    1688:	0000009c 	muleq	r0, ip, r0
    168c:	9f300002 	svcls	0x00300002
    1690:	0000009c 	muleq	r0, ip, r0
    1694:	000000a0 	andeq	r0, r0, r0, lsr #1
    1698:	00700008 	rsbseq	r0, r0, r8
    169c:	301a2008 	andscc	r2, sl, r8
    16a0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    16a4:	00000000 	andeq	r0, r0, r0
    16a8:	00a80000 	adceq	r0, r8, r0
    16ac:	00b00000 	adcseq	r0, r0, r0
    16b0:	00010000 	andeq	r0, r1, r0
    16b4:	0000b050 	andeq	fp, r0, r0, asr r0
    16b8:	0000b200 	andeq	fp, r0, r0, lsl #4
    16bc:	f3000400 	vshl.u8	d0, d0, d0
    16c0:	b29f5001 	addslt	r5, pc, #1
    16c4:	b6000000 	strlt	r0, [r0], -r0
    16c8:	01000000 	mrseq	r0, (UNDEF: 0)
    16cc:	00b65000 	adcseq	r5, r6, r0
    16d0:	00c00000 	sbceq	r0, r0, r0
    16d4:	00040000 	andeq	r0, r4, r0
    16d8:	9f5001f3 	svcls	0x005001f3
	...
    16e4:	000000c0 	andeq	r0, r0, r0, asr #1
    16e8:	000000c8 	andeq	r0, r0, r8, asr #1
    16ec:	c8500001 	ldmdagt	r0, {r0}^
    16f0:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    16f4:	04000000 	streq	r0, [r0], #-0
    16f8:	5001f300 	andpl	pc, r1, r0, lsl #6
    16fc:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    1700:	0000d600 	andeq	sp, r0, r0, lsl #12
    1704:	50000100 	andpl	r0, r0, r0, lsl #2
    1708:	000000d6 	ldrdeq	r0, [r0], -r6
    170c:	000000e0 	andeq	r0, r0, r0, ror #1
    1710:	01f30004 	mvnseq	r0, r4
    1714:	00009f50 	andeq	r9, r0, r0, asr pc
    1718:	00000000 	andeq	r0, r0, r0
    171c:	00c00000 	sbceq	r0, r0, r0
    1720:	00d80000 	sbcseq	r0, r8, r0
    1724:	00020000 	andeq	r0, r2, r0
    1728:	00d89f30 	sbcseq	r9, r8, r0, lsr pc
    172c:	00e00000 	rsceq	r0, r0, r0
    1730:	00010000 	andeq	r0, r1, r0
    1734:	00000050 	andeq	r0, r0, r0, asr r0
    1738:	00000000 	andeq	r0, r0, r0
    173c:	0000ec00 	andeq	lr, r0, r0, lsl #24
    1740:	00010e00 	andeq	r0, r1, r0, lsl #28
    1744:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1748:	00010e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    174c:	00011400 	andeq	r1, r1, r0, lsl #8
    1750:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    175c:	00000114 	andeq	r0, r0, r4, lsl r1
    1760:	0000011b 	andeq	r0, r0, fp, lsl r1
    1764:	1b500001 	blne	1401770 <__Stack_Size+0x1401370>
    1768:	4a000001 	bmi	1774 <__Stack_Size+0x1374>
    176c:	01000001 	tsteq	r0, r1
    1770:	00005400 	andeq	r5, r0, r0, lsl #8
    1774:	00000000 	andeq	r0, r0, r0
    1778:	01140000 	tsteq	r4, r0
    177c:	011c0000 	tsteq	ip, r0
    1780:	00020000 	andeq	r0, r2, r0
    1784:	011c9f34 	tsteq	ip, r4, lsr pc
    1788:	01370000 	teqeq	r7, r0
    178c:	00010000 	andeq	r0, r1, r0
    1790:	00013850 	andeq	r3, r1, r0, asr r8
    1794:	00013e00 	andeq	r3, r1, r0, lsl #28
    1798:	50000100 	andpl	r0, r0, r0, lsl #2
    179c:	00000140 	andeq	r0, r0, r0, asr #2
    17a0:	0000014a 	andeq	r0, r0, sl, asr #2
    17a4:	00500001 	subseq	r0, r0, r1
    17a8:	00000000 	andeq	r0, r0, r0
    17ac:	4a000000 	bmi	17b4 <__Stack_Size+0x13b4>
    17b0:	52000001 	andpl	r0, r0, #1
    17b4:	01000001 	tsteq	r0, r1
    17b8:	01525000 	cmpeq	r2, r0
    17bc:	01860000 	orreq	r0, r6, r0
    17c0:	00010000 	andeq	r0, r1, r0
    17c4:	00018655 	andeq	r8, r1, r5, asr r6
    17c8:	00018c00 	andeq	r8, r1, r0, lsl #24
    17cc:	f3000400 	vshl.u8	d0, d0, d0
    17d0:	009f5001 	addseq	r5, pc, r1
    17d4:	00000000 	andeq	r0, r0, r0
    17d8:	4a000000 	bmi	17e0 <__Stack_Size+0x13e0>
    17dc:	56000001 	strpl	r0, [r0], -r1
    17e0:	02000001 	andeq	r0, r0, #1
    17e4:	569f3400 	ldrpl	r3, [pc], r0, lsl #8
    17e8:	60000001 	andvs	r0, r0, r1
    17ec:	01000001 	tsteq	r0, r1
    17f0:	01765000 	cmneq	r6, r0
    17f4:	018c0000 	orreq	r0, ip, r0
    17f8:	00010000 	andeq	r0, r1, r0
    17fc:	00000050 	andeq	r0, r0, r0, asr r0
    1800:	00000000 	andeq	r0, r0, r0
    1804:	00018c00 	andeq	r8, r1, r0, lsl #24
    1808:	00019600 	andeq	r9, r1, r0, lsl #12
    180c:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1810:	0001969f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    1814:	0001a000 	andeq	sl, r1, r0
    1818:	50000100 	andpl	r0, r0, r0, lsl #2
    181c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    1820:	000001c8 	andeq	r0, r0, r8, asr #3
    1824:	00500001 	subseq	r0, r0, r1
    1828:	00000000 	andeq	r0, r0, r0
    182c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1830:	d2000001 	andle	r0, r0, #1
    1834:	02000001 	andeq	r0, r0, #1
    1838:	d29f3400 	addsle	r3, pc, #0, 8
    183c:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    1840:	01000001 	tsteq	r0, r1
    1844:	01fa5000 	mvnseq	r5, r0
    1848:	02060000 	andeq	r0, r6, #0
    184c:	00010000 	andeq	r0, r1, r0
    1850:	00021c50 	andeq	r1, r2, r0, asr ip
    1854:	00023800 	andeq	r3, r2, r0, lsl #16
    1858:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1864:	00000238 	andeq	r0, r0, r8, lsr r2
    1868:	0000023e 	andeq	r0, r0, lr, lsr r2
    186c:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    1870:	7a000002 	bvc	1880 <__Stack_Size+0x1480>
    1874:	01000002 	tsteq	r0, r2
    1878:	027a5600 	rsbseq	r5, sl, #0, 12
    187c:	02800000 	addeq	r0, r0, #0
    1880:	00040000 	andeq	r0, r4, r0
    1884:	9f5001f3 	svcls	0x005001f3
	...
    1890:	00000238 	andeq	r0, r0, r8, lsr r2
    1894:	00000243 	andeq	r0, r0, r3, asr #4
    1898:	43510001 	cmpmi	r1, #1
    189c:	62000002 	andvs	r0, r0, #2
    18a0:	01000002 	tsteq	r0, r2
    18a4:	02625500 	rsbeq	r5, r2, #0, 10
    18a8:	02800000 	addeq	r0, r0, #0
    18ac:	00040000 	andeq	r0, r4, r0
    18b0:	9f5101f3 	svcls	0x005101f3
	...
    18bc:	00000238 	andeq	r0, r0, r8, lsr r2
    18c0:	00000244 	andeq	r0, r0, r4, asr #4
    18c4:	9f340002 	svcls	0x00340002
    18c8:	00000244 	andeq	r0, r0, r4, asr #4
    18cc:	0000024c 	andeq	r0, r0, ip, asr #4
    18d0:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    18d4:	66000002 	strvs	r0, [r0], -r2
    18d8:	01000002 	tsteq	r0, r2
    18dc:	026a5000 	rsbeq	r5, sl, #0
    18e0:	02800000 	addeq	r0, r0, #0
    18e4:	00010000 	andeq	r0, r1, r0
    18e8:	00000050 	andeq	r0, r0, r0, asr r0
    18ec:	00000000 	andeq	r0, r0, r0
    18f0:	00028000 	andeq	r8, r2, r0
    18f4:	00028600 	andeq	r8, r2, r0, lsl #12
    18f8:	50000100 	andpl	r0, r0, r0, lsl #2
    18fc:	00000286 	andeq	r0, r0, r6, lsl #5
    1900:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    1904:	b2550001 	subslt	r0, r5, #1
    1908:	b8000002 	stmdalt	r0, {r1}
    190c:	04000002 	streq	r0, [r0], #-2
    1910:	5001f300 	andpl	pc, r1, r0, lsl #6
    1914:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1918:	00000000 	andeq	r0, r0, r0
    191c:	00028000 	andeq	r8, r2, r0
    1920:	00028b00 	andeq	r8, r2, r0, lsl #22
    1924:	51000100 	mrspl	r0, (UNDEF: 16)
    1928:	0000028b 	andeq	r0, r0, fp, lsl #5
    192c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1930:	01f30004 	mvnseq	r0, r4
    1934:	00009f51 	andeq	r9, r0, r1, asr pc
    1938:	00000000 	andeq	r0, r0, r0
    193c:	02800000 	addeq	r0, r0, #0
    1940:	028c0000 	addeq	r0, ip, #0
    1944:	00020000 	andeq	r0, r2, r0
    1948:	028c9f34 	addeq	r9, ip, #52, 30	; 0xd0
    194c:	02940000 	addseq	r0, r4, #0
    1950:	00010000 	andeq	r0, r1, r0
    1954:	0002a250 	andeq	sl, r2, r0, asr r2
    1958:	0002b800 	andeq	fp, r2, r0, lsl #16
    195c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1968:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    196c:	000002be 			; <UNDEFINED> instruction: 0x000002be
    1970:	be500001 	cdplt	0, 5, cr0, cr0, cr1, {0}
    1974:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    1978:	01000002 	tsteq	r0, r2
    197c:	02f65600 	rscseq	r5, r6, #0, 12
    1980:	03000000 	movweq	r0, #0
    1984:	00040000 	andeq	r0, r4, r0
    1988:	9f5001f3 	svcls	0x005001f3
	...
    1994:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1998:	000002c3 	andeq	r0, r0, r3, asr #5
    199c:	c3510001 	cmpgt	r1, #1
    19a0:	00000002 	andeq	r0, r0, r2
    19a4:	04000003 	streq	r0, [r0], #-3
    19a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    19ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19b0:	00000000 	andeq	r0, r0, r0
    19b4:	0002b800 	andeq	fp, r2, r0, lsl #16
    19b8:	0002c400 	andeq	ip, r2, r0, lsl #8
    19bc:	34000200 	strcc	r0, [r0], #-512	; 0x200
    19c0:	0002c49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    19c4:	0002da00 	andeq	sp, r2, r0, lsl #20
    19c8:	50000100 	andpl	r0, r0, r0, lsl #2
    19cc:	000002e6 	andeq	r0, r0, r6, ror #5
    19d0:	00000300 	andeq	r0, r0, r0, lsl #6
    19d4:	00500001 	subseq	r0, r0, r1
	...
    19e0:	04000003 	streq	r0, [r0], #-3
    19e4:	01000003 	tsteq	r0, r3
    19e8:	03045000 	movweq	r5, #16384	; 0x4000
    19ec:	03060000 	movweq	r0, #24576	; 0x6000
    19f0:	00040000 	andeq	r0, r4, r0
    19f4:	9f200070 	svcls	0x00200070
    19f8:	00000306 	andeq	r0, r0, r6, lsl #6
    19fc:	00000310 	andeq	r0, r0, r0, lsl r3
    1a00:	00740004 	rsbseq	r0, r4, r4
    1a04:	03109f20 	tsteq	r0, #32, 30	; 0x80
    1a08:	036e0000 	cmneq	lr, #0
    1a0c:	00010000 	andeq	r0, r1, r0
    1a10:	00036e54 	andeq	r6, r3, r4, asr lr
    1a14:	0003a000 	andeq	sl, r3, r0
    1a18:	f3000500 	vrshl.u8	d0, d0, d0
    1a1c:	9f205001 	svcls	0x00205001
	...
    1a28:	00000304 	andeq	r0, r0, r4, lsl #6
    1a2c:	00000306 	andeq	r0, r0, r6, lsl #6
    1a30:	00700007 	rsbseq	r0, r0, r7
    1a34:	1aff0820 	bne	fffc3abc <SCS_BASE+0x1ffb5abc>
    1a38:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1a3c:	00031000 	andeq	r1, r3, r0
    1a40:	74000700 	strvc	r0, [r0], #-1792	; 0x700
    1a44:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    1a48:	03109f1a 	tsteq	r0, #26, 30	; 0x68
    1a4c:	036e0000 	cmneq	lr, #0
    1a50:	00060000 	andeq	r0, r6, r0
    1a54:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    1a58:	036e9f1a 	cmneq	lr, #26, 30	; 0x68
    1a5c:	03a00000 	moveq	r0, #0
    1a60:	00080000 	andeq	r0, r8, r0
    1a64:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    1a68:	9f1aff08 	svcls	0x001aff08
	...
    1a74:	00000304 	andeq	r0, r0, r4, lsl #6
    1a78:	00000306 	andeq	r0, r0, r6, lsl #6
    1a7c:	0070000a 	rsbseq	r0, r0, sl
    1a80:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
    1a84:	9f25381a 	svcls	0x0025381a
    1a88:	00000306 	andeq	r0, r0, r6, lsl #6
    1a8c:	00000310 	andeq	r0, r0, r0, lsl r3
    1a90:	0074000a 	rsbseq	r0, r4, sl
    1a94:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
    1a98:	9f25381a 	svcls	0x0025381a
    1a9c:	00000310 	andeq	r0, r0, r0, lsl r3
    1aa0:	0000036e 	andeq	r0, r0, lr, ror #6
    1aa4:	00740009 	rsbseq	r0, r4, r9
    1aa8:	1aff000a 	bne	fffc1ad8 <SCS_BASE+0x1ffb3ad8>
    1aac:	6e9f2538 	mrcvs	5, 4, r2, cr15, cr8, {1}
    1ab0:	a0000003 	andge	r0, r0, r3
    1ab4:	0b000003 	bleq	1ac8 <__Stack_Size+0x16c8>
    1ab8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1abc:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
    1ac0:	9f25381a 	svcls	0x0025381a
	...
    1acc:	00000304 	andeq	r0, r0, r4, lsl #6
    1ad0:	00000306 	andeq	r0, r0, r6, lsl #6
    1ad4:	0070000b 	rsbseq	r0, r0, fp
    1ad8:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
    1adc:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1ae0:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1ae4:	00031000 	andeq	r1, r3, r0
    1ae8:	74000b00 	strvc	r0, [r0], #-2816	; 0xb00
    1aec:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    1af0:	401a2440 	andsmi	r2, sl, r0, asr #8
    1af4:	03109f25 	tsteq	r0, #37, 30	; 0x94
    1af8:	036e0000 	cmneq	lr, #0
    1afc:	000a0000 	andeq	r0, sl, r0
    1b00:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    1b04:	401a2440 	andsmi	r2, sl, r0, asr #8
    1b08:	036e9f25 	cmneq	lr, #37, 30	; 0x94
    1b0c:	03a00000 	moveq	r0, #0
    1b10:	000c0000 	andeq	r0, ip, r0
    1b14:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    1b18:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
    1b1c:	9f25401a 	svcls	0x0025401a
	...
    1b28:	00000304 	andeq	r0, r0, r4, lsl #6
    1b2c:	00000306 	andeq	r0, r0, r6, lsl #6
    1b30:	00700006 	rsbseq	r0, r0, r6
    1b34:	9f254820 	svcls	0x00254820
    1b38:	00000306 	andeq	r0, r0, r6, lsl #6
    1b3c:	00000310 	andeq	r0, r0, r0, lsl r3
    1b40:	00740006 	rsbseq	r0, r4, r6
    1b44:	9f254820 	svcls	0x00254820
    1b48:	00000310 	andeq	r0, r0, r0, lsl r3
    1b4c:	0000036e 	andeq	r0, r0, lr, ror #6
    1b50:	00740005 	rsbseq	r0, r4, r5
    1b54:	6e9f2548 	cdpvs	5, 9, cr2, cr15, cr8, {2}
    1b58:	a0000003 	andge	r0, r0, r3
    1b5c:	07000003 	streq	r0, [r0, -r3]
    1b60:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b64:	9f254820 	svcls	0x00254820
	...
    1b70:	00000300 	andeq	r0, r0, r0, lsl #6
    1b74:	0000030a 	andeq	r0, r0, sl, lsl #6
    1b78:	9f340002 	svcls	0x00340002
    1b7c:	0000030a 	andeq	r0, r0, sl, lsl #6
    1b80:	0000032e 	andeq	r0, r0, lr, lsr #6
    1b84:	34500001 	ldrbcc	r0, [r0], #-1
    1b88:	38000003 	stmdacc	r0, {r0, r1}
    1b8c:	01000003 	tsteq	r0, r3
    1b90:	033e5000 	teqeq	lr, #0
    1b94:	03440000 	movteq	r0, #16384	; 0x4000
    1b98:	00010000 	andeq	r0, r1, r0
    1b9c:	00035050 	andeq	r5, r3, r0, asr r0
    1ba0:	00035400 	andeq	r5, r3, r0, lsl #8
    1ba4:	50000100 	andpl	r0, r0, r0, lsl #2
    1ba8:	00000368 	andeq	r0, r0, r8, ror #6
    1bac:	0000036c 	andeq	r0, r0, ip, ror #6
    1bb0:	82500001 	subshi	r0, r0, #1
    1bb4:	a0000003 	andge	r0, r0, r3
    1bb8:	01000003 	tsteq	r0, r3
    1bbc:	00005000 	andeq	r5, r0, r0
    1bc0:	00000000 	andeq	r0, r0, r0
    1bc4:	03a00000 	moveq	r0, #0
    1bc8:	03a80000 			; <UNDEFINED> instruction: 0x03a80000
    1bcc:	00010000 	andeq	r0, r1, r0
    1bd0:	0003a850 	andeq	sl, r3, r0, asr r8
    1bd4:	00042c00 	andeq	r2, r4, r0, lsl #24
    1bd8:	f3000400 	vshl.u8	d0, d0, d0
    1bdc:	009f5001 	addseq	r5, pc, r1
    1be0:	00000000 	andeq	r0, r0, r0
    1be4:	a0000000 	andge	r0, r0, r0
    1be8:	ac000003 	stcge	0, cr0, [r0], {3}
    1bec:	02000003 	andeq	r0, r0, #3
    1bf0:	ac9f3400 	cfldrsge	mvf3, [pc], {0}
    1bf4:	b8000003 	stmdalt	r0, {r0, r1}
    1bf8:	01000003 	tsteq	r0, r3
    1bfc:	03d45000 	bicseq	r5, r4, #0
    1c00:	03fa0000 	mvnseq	r0, #0
    1c04:	00010000 	andeq	r0, r1, r0
    1c08:	0003fe50 	andeq	pc, r3, r0, asr lr	; <UNPREDICTABLE>
    1c0c:	00042c00 	andeq	r2, r4, r0, lsl #24
    1c10:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c1c:	0000042c 	andeq	r0, r0, ip, lsr #8
    1c20:	0000043e 	andeq	r0, r0, lr, lsr r4
    1c24:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    1c28:	80000004 	andhi	r0, r0, r4
    1c2c:	04000004 	streq	r0, [r0], #-4
    1c30:	5001f300 	andpl	pc, r1, r0, lsl #6
    1c34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00042c00 	andeq	r2, r4, r0, lsl #24
    1c40:	00044500 	andeq	r4, r4, r0, lsl #10
    1c44:	51000100 	mrspl	r0, (UNDEF: 16)
    1c48:	00000445 	andeq	r0, r0, r5, asr #8
    1c4c:	00000480 	andeq	r0, r0, r0, lsl #9
    1c50:	01f30004 	mvnseq	r0, r4
    1c54:	00009f51 	andeq	r9, r0, r1, asr pc
    1c58:	00000000 	andeq	r0, r0, r0
    1c5c:	042c0000 	strteq	r0, [ip], #-0
    1c60:	04450000 	strbeq	r0, [r5], #-0
    1c64:	00010000 	andeq	r0, r1, r0
    1c68:	00044552 	andeq	r4, r4, r2, asr r5
    1c6c:	00048000 	andeq	r8, r4, r0
    1c70:	f3000400 	vshl.u8	d0, d0, d0
    1c74:	009f5201 	addseq	r5, pc, r1, lsl #4
    1c78:	00000000 	andeq	r0, r0, r0
    1c7c:	2c000000 	stccs	0, cr0, [r0], {-0}
    1c80:	46000004 	strmi	r0, [r0], -r4
    1c84:	02000004 	andeq	r0, r0, #4
    1c88:	469f3400 	ldrmi	r3, [pc], r0, lsl #8
    1c8c:	50000004 	andpl	r0, r0, r4
    1c90:	01000004 	tsteq	r0, r4
    1c94:	04645000 	strbteq	r5, [r4], #-0
    1c98:	04800000 	streq	r0, [r0], #0
    1c9c:	00010000 	andeq	r0, r1, r0
    1ca0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    1cac:	00002400 	andeq	r2, r0, r0, lsl #8
    1cb0:	50000100 	andpl	r0, r0, r0, lsl #2
    1cb4:	00000024 	andeq	r0, r0, r4, lsr #32
    1cb8:	0000002e 	andeq	r0, r0, lr, lsr #32
    1cbc:	01f30004 	mvnseq	r0, r4
    1cc0:	002e9f50 	eoreq	r9, lr, r0, asr pc
    1cc4:	00460000 	subeq	r0, r6, r0
    1cc8:	00010000 	andeq	r0, r1, r0
    1ccc:	00004650 	andeq	r4, r0, r0, asr r6
    1cd0:	00005000 	andeq	r5, r0, r0
    1cd4:	f3000400 	vshl.u8	d0, d0, d0
    1cd8:	509f5001 	addspl	r5, pc, r1
    1cdc:	52000000 	andpl	r0, r0, #0
    1ce0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ce4:	00525000 	subseq	r5, r2, r0
    1ce8:	005c0000 	subseq	r0, ip, r0
    1cec:	00040000 	andeq	r0, r4, r0
    1cf0:	9f5001f3 	svcls	0x005001f3
    1cf4:	0000005c 	andeq	r0, r0, ip, asr r0
    1cf8:	0000005e 	andeq	r0, r0, lr, asr r0
    1cfc:	5e500001 	cdppl	0, 5, cr0, cr0, cr1, {0}
    1d00:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1d04:	04000000 	streq	r0, [r0], #-0
    1d08:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d0c:	0000689f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1d10:	00006a00 	andeq	r6, r0, r0, lsl #20
    1d14:	50000100 	andpl	r0, r0, r0, lsl #2
    1d18:	0000006a 	andeq	r0, r0, sl, rrx
    1d1c:	00000074 	andeq	r0, r0, r4, ror r0
    1d20:	01f30004 	mvnseq	r0, r4
    1d24:	00749f50 	rsbseq	r9, r4, r0, asr pc
    1d28:	00760000 	rsbseq	r0, r6, r0
    1d2c:	00010000 	andeq	r0, r1, r0
    1d30:	00007650 	andeq	r7, r0, r0, asr r6
    1d34:	00008000 	andeq	r8, r0, r0
    1d38:	f3000400 	vshl.u8	d0, d0, d0
    1d3c:	809f5001 	addshi	r5, pc, r1
    1d40:	84000000 	strhi	r0, [r0], #-0
    1d44:	01000000 	mrseq	r0, (UNDEF: 0)
    1d48:	00845000 	addeq	r5, r4, r0
    1d4c:	00980000 	addseq	r0, r8, r0
    1d50:	00040000 	andeq	r0, r4, r0
    1d54:	9f5001f3 	svcls	0x005001f3
    1d58:	00000098 	muleq	r0, r8, r0
    1d5c:	000000a4 	andeq	r0, r0, r4, lsr #1
    1d60:	00500001 	subseq	r0, r0, r1
    1d64:	00000000 	andeq	r0, r0, r0
    1d68:	ba000000 	blt	1d70 <__Stack_Size+0x1970>
    1d6c:	d6000000 	strle	r0, [r0], -r0
    1d70:	01000000 	mrseq	r0, (UNDEF: 0)
    1d74:	00d65100 	sbcseq	r5, r6, r0, lsl #2
    1d78:	01560000 	cmpeq	r6, r0
    1d7c:	00040000 	andeq	r0, r4, r0
    1d80:	9f5101f3 	svcls	0x005101f3
	...
    1d8c:	000000ba 	strheq	r0, [r0], -sl
    1d90:	000000ca 	andeq	r0, r0, sl, asr #1
    1d94:	9f300002 	svcls	0x00300002
    1d98:	000000ca 	andeq	r0, r0, sl, asr #1
    1d9c:	000000ce 	andeq	r0, r0, lr, asr #1
    1da0:	00730006 	rsbseq	r0, r3, r6
    1da4:	9f1aff08 	svcls	0x001aff08
    1da8:	000000ce 	andeq	r0, r0, lr, asr #1
    1dac:	00000156 	andeq	r0, r0, r6, asr r1
    1db0:	00530001 	subseq	r0, r3, r1
    1db4:	00000000 	andeq	r0, r0, r0
    1db8:	ba000000 	blt	1dc0 <__Stack_Size+0x19c0>
    1dbc:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1dc0:	02000000 	andeq	r0, r0, #0
    1dc4:	e09f3000 	adds	r3, pc, r0
    1dc8:	10000000 	andne	r0, r0, r0
    1dcc:	01000001 	tsteq	r0, r1
    1dd0:	01245700 			; <UNDEFINED> instruction: 0x01245700
    1dd4:	01540000 	cmpeq	r4, r0
    1dd8:	00010000 	andeq	r0, r1, r0
    1ddc:	00000057 	andeq	r0, r0, r7, asr r0
    1de0:	00000000 	andeq	r0, r0, r0
    1de4:	0000ba00 	andeq	fp, r0, r0, lsl #20
    1de8:	0000d800 	andeq	sp, r0, r0, lsl #16
    1dec:	30000200 	andcc	r0, r0, r0, lsl #4
    1df0:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1df4:	00011000 	andeq	r1, r1, r0
    1df8:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1dfc:	00000116 	andeq	r0, r0, r6, lsl r1
    1e00:	00000118 	andeq	r0, r0, r8, lsl r1
    1e04:	9f300002 	svcls	0x00300002
    1e08:	00000118 	andeq	r0, r0, r8, lsl r1
    1e0c:	00000154 	andeq	r0, r0, r4, asr r1
    1e10:	00540001 	subseq	r0, r4, r1
    1e14:	00000000 	andeq	r0, r0, r0
    1e18:	ba000000 	blt	1e20 <__Stack_Size+0x1a20>
    1e1c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1e20:	02000000 	andeq	r0, r0, #0
    1e24:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    1e28:	e4000000 	str	r0, [r0], #-0
    1e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    1e30:	00e45600 	rsceq	r5, r4, r0, lsl #12
    1e34:	00e80000 	rsceq	r0, r8, r0
    1e38:	00050000 	andeq	r0, r5, r0
    1e3c:	24320074 	ldrtcs	r0, [r2], #-116	; 0x74
    1e40:	0000e89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1e44:	00010800 	andeq	r0, r1, r0, lsl #16
    1e48:	5e000100 	adfpls	f0, f0, f0
    1e4c:	00000120 	andeq	r0, r0, r0, lsr #2
    1e50:	00000128 	andeq	r0, r0, r8, lsr #2
    1e54:	28560001 	ldmdacs	r6, {r0}^
    1e58:	2c000001 	stccs	0, cr0, [r0], {1}
    1e5c:	05000001 	streq	r0, [r0, #-1]
    1e60:	32007400 	andcc	r7, r0, #0, 8
    1e64:	012c9f24 			; <UNDEFINED> instruction: 0x012c9f24
    1e68:	014c0000 	mrseq	r0, (UNDEF: 76)
    1e6c:	00010000 	andeq	r0, r1, r0
    1e70:	0000005e 	andeq	r0, r0, lr, asr r0
    1e74:	00000000 	andeq	r0, r0, r0
    1e78:	0000ba00 	andeq	fp, r0, r0, lsl #20
    1e7c:	0000d600 	andeq	sp, r0, r0, lsl #12
    1e80:	30000200 	andcc	r0, r0, r0, lsl #4
    1e84:	0000d69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    1e88:	00011000 	andeq	r1, r1, r0
    1e8c:	51000100 	mrspl	r0, (UNDEF: 16)
    1e90:	00000116 	andeq	r0, r0, r6, lsl r1
    1e94:	00000154 	andeq	r0, r0, r4, asr r1
    1e98:	00510001 	subseq	r0, r1, r1
    1e9c:	00000000 	andeq	r0, r0, r0
    1ea0:	ba000000 	blt	1ea8 <__Stack_Size+0x1aa8>
    1ea4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1ea8:	02000000 	andeq	r0, r0, #0
    1eac:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    1eb0:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    1eb4:	05000000 	streq	r0, [r0, #-0]
    1eb8:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    1ebc:	00ee9f24 	rsceq	r9, lr, r4, lsr #30
    1ec0:	00f80000 	rscseq	r0, r8, r0
    1ec4:	00010000 	andeq	r0, r1, r0
    1ec8:	0000f856 	andeq	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    1ecc:	00010800 	andeq	r0, r1, r0, lsl #16
    1ed0:	3f000500 	svccc	0x00000500
    1ed4:	9f24007e 	svcls	0x0024007e
    1ed8:	0000012c 	andeq	r0, r0, ip, lsr #2
    1edc:	00000132 	andeq	r0, r0, r2, lsr r1
    1ee0:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    1ee4:	329f2400 	addscc	r2, pc, #0, 8
    1ee8:	3c000001 	stccc	0, cr0, [r0], {1}
    1eec:	01000001 	tsteq	r0, r1
    1ef0:	013c5600 	teqeq	ip, r0, lsl #12
    1ef4:	014c0000 	mrseq	r0, (UNDEF: 76)
    1ef8:	00050000 	andeq	r0, r5, r0
    1efc:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    1f00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f04:	00000000 	andeq	r0, r0, r0
    1f08:	00016600 	andeq	r6, r1, r0, lsl #12
    1f0c:	00016e00 	andeq	r6, r1, r0, lsl #28
    1f10:	50000100 	andpl	r0, r0, r0, lsl #2
    1f14:	0000016e 	andeq	r0, r0, lr, ror #2
    1f18:	00000172 	andeq	r0, r0, r2, ror r1
    1f1c:	01f30004 	mvnseq	r0, r4
    1f20:	00009f50 	andeq	r9, r0, r0, asr pc
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	01660000 	cmneq	r6, r0
    1f2c:	01680000 	cmneq	r8, r0
    1f30:	00020000 	andeq	r0, r2, r0
    1f34:	01689f30 	cmneq	r8, r0, lsr pc
    1f38:	01720000 	cmneq	r2, r0
    1f3c:	000c0000 	andeq	r0, ip, r0
    1f40:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    1f44:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    1f48:	9f2e301a 	svcls	0x002e301a
	...
    1f54:	00000172 	andeq	r0, r0, r2, ror r1
    1f58:	00000174 	andeq	r0, r0, r4, ror r1
    1f5c:	74500001 	ldrbvc	r0, [r0], #-1
    1f60:	78000001 	stmdavc	r0, {r0}
    1f64:	04000001 	streq	r0, [r0], #-1
    1f68:	5001f300 	andpl	pc, r1, r0, lsl #6
    1f6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f70:	00000000 	andeq	r0, r0, r0
    1f74:	00017800 	andeq	r7, r1, r0, lsl #16
    1f78:	00018000 	andeq	r8, r1, r0
    1f7c:	50000100 	andpl	r0, r0, r0, lsl #2
    1f80:	00000180 	andeq	r0, r0, r0, lsl #3
    1f84:	00000184 	andeq	r0, r0, r4, lsl #3
    1f88:	01f30004 	mvnseq	r0, r4
    1f8c:	00009f50 	andeq	r9, r0, r0, asr pc
    1f90:	00000000 	andeq	r0, r0, r0
    1f94:	01780000 	cmneq	r8, r0
    1f98:	017a0000 	cmneq	sl, r0
    1f9c:	00020000 	andeq	r0, r2, r0
    1fa0:	017a9f30 	cmneq	sl, r0, lsr pc
    1fa4:	01840000 	orreq	r0, r4, r0
    1fa8:	000c0000 	andeq	r0, ip, r0
    1fac:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    1fb0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    1fb4:	9f2e301a 	svcls	0x002e301a
	...
    1fc0:	00000184 	andeq	r0, r0, r4, lsl #3
    1fc4:	00000186 	andeq	r0, r0, r6, lsl #3
    1fc8:	86500001 	ldrbhi	r0, [r0], -r1
    1fcc:	8a000001 	bhi	1fd8 <__Stack_Size+0x1bd8>
    1fd0:	04000001 	streq	r0, [r0], #-1
    1fd4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fdc:	00000000 	andeq	r0, r0, r0
    1fe0:	0001a000 	andeq	sl, r1, r0
    1fe4:	0001a400 	andeq	sl, r1, r0, lsl #8
    1fe8:	40000400 	andmi	r0, r0, r0, lsl #8
    1fec:	a49f243c 	ldrge	r2, [pc], #1084	; 1ff4 <__Stack_Size+0x1bf4>
    1ff0:	ac000001 	stcge	0, cr0, [r0], {1}
    1ff4:	01000001 	tsteq	r0, r1
    1ff8:	00005300 	andeq	r5, r0, r0, lsl #6
    1ffc:	00000000 	andeq	r0, r0, r0
    2000:	01b00000 	movseq	r0, r0
    2004:	01c20000 	biceq	r0, r2, r0
    2008:	00010000 	andeq	r0, r1, r0
    200c:	0001c250 	andeq	ip, r1, r0, asr r2
    2010:	0001cc00 	andeq	ip, r1, r0, lsl #24
    2014:	f3000400 	vshl.u8	d0, d0, d0
    2018:	009f5001 	addseq	r5, pc, r1
    201c:	00000000 	andeq	r0, r0, r0
    2020:	b0000000 	andlt	r0, r0, r0
    2024:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
    2028:	01000001 	tsteq	r0, r1
    202c:	01be5100 			; <UNDEFINED> instruction: 0x01be5100
    2030:	01cc0000 	biceq	r0, ip, r0
    2034:	00040000 	andeq	r0, r4, r0
    2038:	9f5101f3 	svcls	0x005101f3
	...
    2044:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    2048:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    204c:	9f300002 	svcls	0x00300002
    2050:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    2054:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    2058:	0073000f 	rsbseq	r0, r3, pc
    205c:	1aff800a 	bne	fffe208c <SCS_BASE+0x1ffd408c>
    2060:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    2064:	2124341a 			; <UNDEFINED> instruction: 0x2124341a
    2068:	0001c29f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    206c:	0001cc00 	andeq	ip, r1, r0, lsl #24
    2070:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    207c:	000001d8 	ldrdeq	r0, [r0], -r8
    2080:	0000021a 	andeq	r0, r0, sl, lsl r2
    2084:	1a500001 	bne	1402090 <__Stack_Size+0x1401c90>
    2088:	2c000002 	stccs	0, cr0, [r0], {2}
    208c:	04000002 	streq	r0, [r0], #-2
    2090:	5001f300 	andpl	pc, r1, r0, lsl #6
    2094:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2098:	00000000 	andeq	r0, r0, r0
    209c:	0001d800 	andeq	sp, r1, r0, lsl #16
    20a0:	0001e800 	andeq	lr, r1, r0, lsl #16
    20a4:	30000200 	andcc	r0, r0, r0, lsl #4
    20a8:	0001e89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    20ac:	00021e00 	andeq	r1, r2, r0, lsl #28
    20b0:	52000100 	andpl	r0, r0, #0, 2
    20b4:	0000021e 	andeq	r0, r0, lr, lsl r2
    20b8:	0000022c 	andeq	r0, r0, ip, lsr #4
    20bc:	01f30008 	mvnseq	r0, r8
    20c0:	ffff0a50 			; <UNDEFINED> instruction: 0xffff0a50
    20c4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    20c8:	00000000 	andeq	r0, r0, r0
    20cc:	01d80000 	bicseq	r0, r8, r0
    20d0:	01fa0000 	mvnseq	r0, r0
    20d4:	00020000 	andeq	r0, r2, r0
    20d8:	01fa9f30 	mvnseq	r9, r0, lsr pc
    20dc:	02160000 	andseq	r0, r6, #0
    20e0:	000b0000 	andeq	r0, fp, r0
    20e4:	4e007033 	mcrmi	0, 0, r7, cr0, cr3, {1}
    20e8:	401a243f 	andsmi	r2, sl, pc, lsr r4
    20ec:	009f2425 	addseq	r2, pc, r5, lsr #8
    20f0:	00000000 	andeq	r0, r0, r0
    20f4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    20f8:	e6000001 	str	r0, [r0], -r1
    20fc:	02000001 	andeq	r0, r0, #1
    2100:	e69f3000 	ldr	r3, [pc], r0
    2104:	2c000001 	stccs	0, cr0, [r0], {1}
    2108:	01000002 	tsteq	r0, r2
    210c:	00005300 	andeq	r5, r0, r0, lsl #6
    2110:	00000000 	andeq	r0, r0, r0
    2114:	01d80000 	bicseq	r0, r8, r0
    2118:	01e60000 	mvneq	r0, r0
    211c:	00020000 	andeq	r0, r2, r0
    2120:	01e69f30 	mvneq	r9, r0, lsr pc
    2124:	021a0000 	andseq	r0, sl, #0
    2128:	00090000 	andeq	r0, r9, r0
    212c:	3f4e0070 	svccc	0x004e0070
    2130:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    2134:	00021a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    2138:	00022c00 	andeq	r2, r2, r0, lsl #24
    213c:	f3000a00 	vpmax.u8	d0, d0, d0
    2140:	3f4e5001 	svccc	0x004e5001
    2144:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    2148:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    214c:	00000000 	andeq	r0, r0, r0
    2150:	00022c00 	andeq	r2, r2, r0, lsl #24
    2154:	00025000 	andeq	r5, r2, r0
    2158:	50000100 	andpl	r0, r0, r0, lsl #2
    215c:	00000250 	andeq	r0, r0, r0, asr r2
    2160:	00000256 	andeq	r0, r0, r6, asr r2
    2164:	01f30004 	mvnseq	r0, r4
    2168:	00009f50 	andeq	r9, r0, r0, asr pc
    216c:	00000000 	andeq	r0, r0, r0
    2170:	022c0000 	eoreq	r0, ip, #0
    2174:	02340000 	eorseq	r0, r4, #0
    2178:	00010000 	andeq	r0, r1, r0
    217c:	00023451 	andeq	r3, r2, r1, asr r4
    2180:	00025600 	andeq	r5, r2, r0, lsl #12
    2184:	f3000400 	vshl.u8	d0, d0, d0
    2188:	009f5101 	addseq	r5, pc, r1, lsl #2
    218c:	00000000 	andeq	r0, r0, r0
    2190:	2c000000 	stccs	0, cr0, [r0], {-0}
    2194:	40000002 	andmi	r0, r0, r2
    2198:	02000002 	andeq	r0, r0, #2
    219c:	409f3000 	addsmi	r3, pc, r0
    21a0:	46000002 	strmi	r0, [r0], -r2
    21a4:	05000002 	streq	r0, [r0, #-2]
    21a8:	00733f00 	rsbseq	r3, r3, r0, lsl #30
    21ac:	02469f24 	subeq	r9, r6, #36, 30	; 0x90
    21b0:	024a0000 	subeq	r0, sl, #0
    21b4:	00010000 	andeq	r0, r1, r0
    21b8:	00024a52 	andeq	r4, r2, r2, asr sl
    21bc:	00025600 	andeq	r5, r2, r0, lsl #12
    21c0:	3f000500 	svccc	0x00000500
    21c4:	9f240073 	svcls	0x00240073
	...
    21d4:	0000001c 	andeq	r0, r0, ip, lsl r0
    21d8:	9f300002 	svcls	0x00300002
    21dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    21e0:	00000034 	andeq	r0, r0, r4, lsr r0
    21e4:	00520001 	subseq	r0, r2, r1
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	34000000 	strcc	r0, [r0], #-0
    21f0:	4a000000 	bmi	21f8 <__Stack_Size+0x1df8>
    21f4:	02000000 	andeq	r0, r0, #0
    21f8:	4a9f3000 	bmi	fe7ce200 <SCS_BASE+0x1e7c0200>
    21fc:	4c000000 	stcmi	0, cr0, [r0], {-0}
    2200:	02000000 	andeq	r0, r0, #0
    2204:	4c9f3100 	ldfmis	f3, [pc], {0}
    2208:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    220c:	02000000 	andeq	r0, r0, #0
    2210:	4e9f3200 	cdpmi	2, 9, cr3, cr15, cr0, {0}
    2214:	64000000 	strvs	r0, [r0], #-0
    2218:	02000000 	andeq	r0, r0, #0
    221c:	009f3300 	addseq	r3, pc, r0, lsl #6
    2220:	00000000 	andeq	r0, r0, r0
    2224:	64000000 	strvs	r0, [r0], #-0
    2228:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    222c:	01000000 	mrseq	r0, (UNDEF: 0)
    2230:	00685000 	rsbeq	r5, r8, r0
    2234:	00780000 	rsbseq	r0, r8, r0
    2238:	00040000 	andeq	r0, r4, r0
    223c:	9f5001f3 	svcls	0x005001f3
	...
    2248:	00000078 	andeq	r0, r0, r8, ror r0
    224c:	00000090 	muleq	r0, r0, r0
    2250:	9f300002 	svcls	0x00300002
    2254:	00000090 	muleq	r0, r0, r0
    2258:	00000098 	muleq	r0, r8, r0
    225c:	98540001 	ldmdals	r4, {r0}^
    2260:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    2264:	01000000 	mrseq	r0, (UNDEF: 0)
    2268:	00ae5100 	adceq	r5, lr, r0, lsl #2
    226c:	00c00000 	sbceq	r0, r0, r0
    2270:	00010000 	andeq	r0, r1, r0
    2274:	0000c052 	andeq	ip, r0, r2, asr r0
    2278:	0000c200 	andeq	ip, r0, r0, lsl #4
    227c:	72000600 	andvc	r0, r0, #0, 12
    2280:	1a007100 	bne	1e688 <__Stack_Size+0x1e288>
    2284:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    2288:	0000c400 	andeq	ip, r0, r0, lsl #8
    228c:	52000100 	andpl	r0, r0, #0, 2
    2290:	000000de 	ldrdeq	r0, [r0], -lr
    2294:	000000fc 	strdeq	r0, [r0], -ip
    2298:	9f300002 	svcls	0x00300002
	...
    22a4:	00000078 	andeq	r0, r0, r8, ror r0
    22a8:	000000b2 	strheq	r0, [r0], -r2
    22ac:	9f300002 	svcls	0x00300002
    22b0:	000000bc 	strheq	r0, [r0], -ip
    22b4:	000000c4 	andeq	r0, r0, r4, asr #1
    22b8:	c4540001 	ldrbgt	r0, [r4], #-1
    22bc:	cc000000 	stcgt	0, cr0, [r0], {-0}
    22c0:	01000000 	mrseq	r0, (UNDEF: 0)
    22c4:	00de5200 	sbcseq	r5, lr, r0, lsl #4
    22c8:	00fc0000 	rscseq	r0, ip, r0
    22cc:	00020000 	andeq	r0, r2, r0
    22d0:	00009f30 	andeq	r9, r0, r0, lsr pc
    22d4:	00000000 	andeq	r0, r0, r0
    22d8:	00780000 	rsbseq	r0, r8, r0
    22dc:	00bc0000 	adcseq	r0, ip, r0
    22e0:	00020000 	andeq	r0, r2, r0
    22e4:	00bc9f30 	adcseq	r9, ip, r0, lsr pc
    22e8:	00ce0000 	sbceq	r0, lr, r0
    22ec:	00010000 	andeq	r0, r1, r0
    22f0:	0000ce51 	andeq	ip, r0, r1, asr lr
    22f4:	0000de00 	andeq	sp, r0, r0, lsl #28
    22f8:	08000600 	stmdaeq	r0, {r9, sl}
    22fc:	240075ff 	strcs	r7, [r0], #-1535	; 0x5ff
    2300:	0000de9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    2304:	0000fc00 	andeq	pc, r0, r0, lsl #24
    2308:	30000200 	andcc	r0, r0, r0, lsl #4
    230c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2310:	00000000 	andeq	r0, r0, r0
    2314:	00007800 	andeq	r7, r0, r0, lsl #16
    2318:	00009000 	andeq	r9, r0, r0
    231c:	30000200 	andcc	r0, r0, r0, lsl #4
    2320:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2324:	00009400 	andeq	r9, r0, r0, lsl #8
    2328:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    232c:	9f1c0074 	svcls	0x001c0074
    2330:	00000094 	muleq	r0, r4, r0
    2334:	00000098 	muleq	r0, r8, r0
    2338:	98510001 	ldmdals	r1, {r0}^
    233c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    2340:	05000000 	streq	r0, [r0, #-0]
    2344:	00743400 	rsbseq	r3, r4, r0, lsl #8
    2348:	00de9f1c 	sbcseq	r9, lr, ip, lsl pc
    234c:	00fc0000 	rscseq	r0, ip, r0
    2350:	00020000 	andeq	r0, r2, r0
    2354:	00009f30 	andeq	r9, r0, r0, lsr pc
    2358:	00000000 	andeq	r0, r0, r0
    235c:	00780000 	rsbseq	r0, r8, r0
    2360:	00900000 	addseq	r0, r0, r0
    2364:	00020000 	andeq	r0, r2, r0
    2368:	00909f3f 	addseq	r9, r0, pc, lsr pc
    236c:	009c0000 	addseq	r0, ip, r0
    2370:	00050000 	andeq	r0, r5, r0
    2374:	2500743f 	strcs	r7, [r0, #-1087]	; 0x43f
    2378:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    237c:	0000a400 	andeq	sl, r0, r0, lsl #8
    2380:	52000100 	andpl	r0, r0, #0, 2
    2384:	000000de 	ldrdeq	r0, [r0], -lr
    2388:	000000fc 	strdeq	r0, [r0], -ip
    238c:	9f3f0002 	svcls	0x003f0002
	...
    2398:	00000118 	andeq	r0, r0, r8, lsl r1
    239c:	0000011a 	andeq	r0, r0, sl, lsl r1
    23a0:	1a500001 	bne	14023ac <__Stack_Size+0x1401fac>
    23a4:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    23a8:	04000001 	streq	r0, [r0], #-1
    23ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    23b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    23b4:	00000000 	andeq	r0, r0, r0
    23b8:	00013000 	andeq	r3, r1, r0
    23bc:	00014200 	andeq	r4, r1, r0, lsl #4
    23c0:	50000100 	andpl	r0, r0, r0, lsl #2
    23c4:	00000142 	andeq	r0, r0, r2, asr #2
    23c8:	00000150 	andeq	r0, r0, r0, asr r1
    23cc:	01f30004 	mvnseq	r0, r4
    23d0:	00009f50 	andeq	r9, r0, r0, asr pc
    23d4:	00000000 	andeq	r0, r0, r0
    23d8:	01300000 	teqeq	r0, r0
    23dc:	01420000 	mrseq	r0, (UNDEF: 66)
    23e0:	00020000 	andeq	r0, r2, r0
    23e4:	01429f30 	cmpeq	r2, r0, lsr pc
    23e8:	01440000 	mrseq	r0, (UNDEF: 68)
    23ec:	00090000 	andeq	r0, r9, r0
    23f0:	00720070 	rsbseq	r0, r2, r0, ror r0
    23f4:	2900721a 	stmdbcs	r0, {r1, r3, r4, r9, ip, sp, lr}
    23f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    23fc:	00000000 	andeq	r0, r0, r0
    2400:	00013000 	andeq	r3, r1, r0
    2404:	00013800 	andeq	r3, r1, r0, lsl #16
    2408:	30000200 	andcc	r0, r0, r0, lsl #4
    240c:	0001389f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    2410:	00015000 	andeq	r5, r1, r0
    2414:	52000100 	andpl	r0, r0, #0, 2
	...
    2420:	0000015c 	andeq	r0, r0, ip, asr r1
    2424:	00000164 	andeq	r0, r0, r4, ror #2
    2428:	64500001 	ldrbvs	r0, [r0], #-1
    242c:	74000001 	strvc	r0, [r0], #-1
    2430:	04000001 	streq	r0, [r0], #-1
    2434:	5001f300 	andpl	pc, r1, r0, lsl #6
    2438:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    243c:	00000000 	andeq	r0, r0, r0
    2440:	00018400 	andeq	r8, r1, r0, lsl #8
    2444:	00019600 	andeq	r9, r1, r0, lsl #12
    2448:	50000100 	andpl	r0, r0, r0, lsl #2
    244c:	00000196 	muleq	r0, r6, r1
    2450:	000001a4 	andeq	r0, r0, r4, lsr #3
    2454:	01f30004 	mvnseq	r0, r4
    2458:	00009f50 	andeq	r9, r0, r0, asr pc
    245c:	00000000 	andeq	r0, r0, r0
    2460:	01840000 	orreq	r0, r4, r0
    2464:	01960000 	orrseq	r0, r6, r0
    2468:	00020000 	andeq	r0, r2, r0
    246c:	01969f30 	orrseq	r9, r6, r0, lsr pc
    2470:	01980000 	orrseq	r0, r8, r0
    2474:	00090000 	andeq	r0, r9, r0
    2478:	00720070 	rsbseq	r0, r2, r0, ror r0
    247c:	2900721a 	stmdbcs	r0, {r1, r3, r4, r9, ip, sp, lr}
    2480:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2484:	00000000 	andeq	r0, r0, r0
    2488:	00018400 	andeq	r8, r1, r0, lsl #8
    248c:	00018c00 	andeq	r8, r1, r0, lsl #24
    2490:	30000200 	andcc	r0, r0, r0, lsl #4
    2494:	00018c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2498:	0001a400 	andeq	sl, r1, r0, lsl #8
    249c:	52000100 	andpl	r0, r0, #0, 2
	...
    24a8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    24ac:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    24b0:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    24b4:	c4000001 	strgt	r0, [r0], #-1
    24b8:	04000001 	streq	r0, [r0], #-1
    24bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    24c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24c4:	00000000 	andeq	r0, r0, r0
    24c8:	0001b000 	andeq	fp, r1, r0
    24cc:	0001b400 	andeq	fp, r1, r0, lsl #8
    24d0:	51000100 	mrspl	r0, (UNDEF: 16)
    24d4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    24d8:	000001c4 	andeq	r0, r0, r4, asr #3
    24dc:	01f30004 	mvnseq	r0, r4
    24e0:	00009f51 	andeq	r9, r0, r1, asr pc
    24e4:	00000000 	andeq	r0, r0, r0
    24e8:	01e40000 	mvneq	r0, r0
    24ec:	01ec0000 	mvneq	r0, r0
    24f0:	00010000 	andeq	r0, r1, r0
    24f4:	0001ec50 	andeq	lr, r1, r0, asr ip
    24f8:	0001ee00 	andeq	lr, r1, r0, lsl #28
    24fc:	f3000400 	vshl.u8	d0, d0, d0
    2500:	ee9f5001 	cdp	0, 9, cr5, cr15, cr1, {0}
    2504:	f2000001 	vhadd.s8	d0, d0, d1
    2508:	01000001 	tsteq	r0, r1
    250c:	01f25000 	mvnseq	r5, r0
    2510:	01fc0000 	mvnseq	r0, r0
    2514:	00040000 	andeq	r0, r4, r0
    2518:	9f5001f3 	svcls	0x005001f3
	...
    2524:	000001fc 	strdeq	r0, [r0], -ip
    2528:	00000200 	andeq	r0, r0, r0, lsl #4
    252c:	00500001 	subseq	r0, r0, r1
    2530:	1c000002 	stcne	0, cr0, [r0], {2}
    2534:	04000002 	streq	r0, [r0], #-2
    2538:	5001f300 	andpl	pc, r1, r0, lsl #6
    253c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2540:	00000000 	andeq	r0, r0, r0
    2544:	0001fc00 	andeq	pc, r1, r0, lsl #24
    2548:	00020a00 	andeq	r0, r2, r0, lsl #20
    254c:	51000100 	mrspl	r0, (UNDEF: 16)
    2550:	0000020a 	andeq	r0, r0, sl, lsl #4
    2554:	0000020e 	andeq	r0, r0, lr, lsl #4
    2558:	01f30004 	mvnseq	r0, r4
    255c:	020e9f51 	andeq	r9, lr, #324	; 0x144
    2560:	02100000 	andseq	r0, r0, #0
    2564:	00010000 	andeq	r0, r1, r0
    2568:	00021051 	andeq	r1, r2, r1, asr r0
    256c:	00021c00 	andeq	r1, r2, r0, lsl #24
    2570:	f3000400 	vshl.u8	d0, d0, d0
    2574:	009f5101 	addseq	r5, pc, r1, lsl #2
    2578:	00000000 	andeq	r0, r0, r0
    257c:	fc000000 	stc2	0, cr0, [r0], {-0}
    2580:	04000001 	streq	r0, [r0], #-1
    2584:	02000002 	andeq	r0, r0, #2
    2588:	049f3000 	ldreq	r3, [pc], #0	; 2590 <__Stack_Size+0x2190>
    258c:	0c000002 	stceq	0, cr0, [r0], {2}
    2590:	01000002 	tsteq	r0, r2
    2594:	020c5200 	andeq	r5, ip, #0, 4
    2598:	020e0000 	andeq	r0, lr, #0
    259c:	00050000 	andeq	r0, r5, r0
    25a0:	24007031 	strcs	r7, [r0], #-49	; 0x31
    25a4:	00020e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    25a8:	00021400 	andeq	r1, r2, r0, lsl #8
    25ac:	52000100 	andpl	r0, r0, #0, 2
    25b0:	00000214 	andeq	r0, r0, r4, lsl r2
    25b4:	0000021c 	andeq	r0, r0, ip, lsl r2
    25b8:	70310005 	eorsvc	r0, r1, r5
    25bc:	009f2400 	addseq	r2, pc, r0, lsl #8
    25c0:	00000000 	andeq	r0, r0, r0
    25c4:	1c000000 	stcne	0, cr0, [r0], {-0}
    25c8:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    25cc:	01000002 	tsteq	r0, r2
    25d0:	023e5000 	eorseq	r5, lr, #0
    25d4:	02680000 	rsbeq	r0, r8, #0
    25d8:	00040000 	andeq	r0, r4, r0
    25dc:	9f5001f3 	svcls	0x005001f3
	...
    25e8:	0000021c 	andeq	r0, r0, ip, lsl r2
    25ec:	0000022e 	andeq	r0, r0, lr, lsr #4
    25f0:	2e510001 	cdpcs	0, 5, cr0, cr1, cr1, {0}
    25f4:	68000002 	stmdavs	r0, {r1}
    25f8:	04000002 	streq	r0, [r0], #-2
    25fc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2600:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2604:	00000000 	andeq	r0, r0, r0
    2608:	00021c00 	andeq	r1, r2, r0, lsl #24
    260c:	00023600 	andeq	r3, r2, r0, lsl #12
    2610:	52000100 	andpl	r0, r0, #0, 2
    2614:	00000236 	andeq	r0, r0, r6, lsr r2
    2618:	00000268 	andeq	r0, r0, r8, ror #4
    261c:	01f30004 	mvnseq	r0, r4
    2620:	00009f52 	andeq	r9, r0, r2, asr pc
    2624:	00000000 	andeq	r0, r0, r0
    2628:	021c0000 	andseq	r0, ip, #0
    262c:	02280000 	eoreq	r0, r8, #0
    2630:	00020000 	andeq	r0, r2, r0
    2634:	02289f30 	eoreq	r9, r8, #48, 30	; 0xc0
    2638:	022c0000 	eoreq	r0, ip, #0
    263c:	00050000 	andeq	r0, r5, r0
    2640:	1c007334 	stcne	3, cr7, [r0], {52}	; 0x34
    2644:	00022c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2648:	00023000 	andeq	r3, r2, r0
    264c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    2650:	00000230 	andeq	r0, r0, r0, lsr r2
    2654:	00000234 	andeq	r0, r0, r4, lsr r2
    2658:	73340005 	teqvc	r4, #5
    265c:	009f1c00 	addseq	r1, pc, r0, lsl #24
    2660:	00000000 	andeq	r0, r0, r0
    2664:	1c000000 	stcne	0, cr0, [r0], {-0}
    2668:	28000002 	stmdacs	r0, {r1}
    266c:	03000002 	movweq	r0, #2
    2670:	9fff0800 	svcls	0x00ff0800
    2674:	00000228 	andeq	r0, r0, r8, lsr #4
    2678:	00000234 	andeq	r0, r0, r4, lsr r2
    267c:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    2680:	9f250073 	svcls	0x00250073
    2684:	00000234 	andeq	r0, r0, r4, lsr r2
    2688:	0000023a 	andeq	r0, r0, sl, lsr r2
    268c:	00530001 	subseq	r0, r3, r1
    2690:	00000000 	andeq	r0, r0, r0
    2694:	1c000000 	stcne	0, cr0, [r0], {-0}
    2698:	5a000002 	bpl	26a8 <__Stack_Size+0x22a8>
    269c:	02000002 	andeq	r0, r0, #2
    26a0:	5a9f3000 	bpl	fe7ce6a8 <SCS_BASE+0x1e7c06a8>
    26a4:	68000002 	stmdavs	r0, {r1}
    26a8:	06000002 	streq	r0, [r0], -r2
    26ac:	73ff0800 	mvnsvc	r0, #0, 16
    26b0:	009f2400 	addseq	r2, pc, r0, lsl #8
    26b4:	00000000 	andeq	r0, r0, r0
    26b8:	1c000000 	stcne	0, cr0, [r0], {-0}
    26bc:	28000002 	stmdacs	r0, {r1}
    26c0:	02000002 	andeq	r0, r0, #2
    26c4:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    26c8:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
    26cc:	01000002 	tsteq	r0, r2
    26d0:	022e5300 	eoreq	r5, lr, #0, 6
    26d4:	025a0000 	subseq	r0, sl, #0
    26d8:	00010000 	andeq	r0, r1, r0
    26dc:	00025a51 	andeq	r5, r2, r1, asr sl
    26e0:	00025c00 	andeq	r5, r2, r0, lsl #24
    26e4:	71000600 	tstvc	r0, r0, lsl #12
    26e8:	24007300 	strcs	r7, [r0], #-768	; 0x300
    26ec:	00025c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    26f0:	00025e00 	andeq	r5, r2, r0, lsl #28
    26f4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2700:	00000268 	andeq	r0, r0, r8, ror #4
    2704:	0000026e 	andeq	r0, r0, lr, ror #4
    2708:	6e500001 	cdpvs	0, 5, cr0, cr0, cr1, {0}
    270c:	84000002 	strhi	r0, [r0], #-2
    2710:	04000002 	streq	r0, [r0], #-2
    2714:	5001f300 	andpl	pc, r1, r0, lsl #6
    2718:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    271c:	00000000 	andeq	r0, r0, r0
    2720:	00026800 	andeq	r6, r2, r0, lsl #16
    2724:	00027400 	andeq	r7, r2, r0, lsl #8
    2728:	30000200 	andcc	r0, r0, r0, lsl #4
    272c:	0002749f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    2730:	00027600 	andeq	r7, r2, r0, lsl #12
    2734:	73000900 	movwvc	r0, #2304	; 0x900
    2738:	1a007000 	bne	1e740 <__Stack_Size+0x1e340>
    273c:	9f290073 	svcls	0x00290073
	...
    2748:	00000268 	andeq	r0, r0, r8, ror #4
    274c:	00000274 	andeq	r0, r0, r4, ror r2
    2750:	9f300002 	svcls	0x00300002
    2754:	00000274 	andeq	r0, r0, r4, ror r2
    2758:	00000276 	andeq	r0, r0, r6, ror r2
    275c:	00730006 	rsbseq	r0, r3, r6
    2760:	9f1a0070 	svcls	0x001a0070
    2764:	00000276 	andeq	r0, r0, r6, ror r2
    2768:	0000027a 	andeq	r0, r0, sl, ror r2
    276c:	00500001 	subseq	r0, r0, r1
    2770:	00000000 	andeq	r0, r0, r0
    2774:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2778:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
    277c:	07000002 	streq	r0, [r0, -r2]
    2780:	3a007000 	bcc	1e788 <__Stack_Size+0x1e388>
    2784:	9f1a3f25 	svcls	0x001a3f25
    2788:	0000026e 	andeq	r0, r0, lr, ror #4
    278c:	00000272 	andeq	r0, r0, r2, ror r2
    2790:	01f30008 	mvnseq	r0, r8
    2794:	3f253a50 	svccc	0x00253a50
    2798:	02729f1a 	rsbseq	r9, r2, #26, 30	; 0x68
    279c:	02780000 	rsbseq	r0, r8, #0
    27a0:	00010000 	andeq	r0, r1, r0
    27a4:	00027853 	andeq	r7, r2, r3, asr r8
    27a8:	00028400 	andeq	r8, r2, r0, lsl #8
    27ac:	31000900 	tstcc	r0, r0, lsl #18
    27b0:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    27b4:	9f2424f6 	svcls	0x002424f6
	...
    27c0:	00000284 	andeq	r0, r0, r4, lsl #5
    27c4:	0000028a 	andeq	r0, r0, sl, lsl #5
    27c8:	8a500001 	bhi	14027d4 <__Stack_Size+0x14023d4>
    27cc:	9c000002 	stcls	0, cr0, [r0], {2}
    27d0:	04000002 	streq	r0, [r0], #-2
    27d4:	5001f300 	andpl	pc, r1, r0, lsl #6
    27d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27dc:	00000000 	andeq	r0, r0, r0
    27e0:	00028400 	andeq	r8, r2, r0, lsl #8
    27e4:	00028a00 	andeq	r8, r2, r0, lsl #20
    27e8:	70000500 	andvc	r0, r0, r0, lsl #10
    27ec:	9f1a4f00 	svcls	0x001a4f00
    27f0:	0000028a 	andeq	r0, r0, sl, lsl #5
    27f4:	0000029c 	muleq	r0, ip, r2
    27f8:	00500001 	subseq	r0, r0, r1
    27fc:	00000000 	andeq	r0, r0, r0
    2800:	9c000000 	stcls	0, cr0, [r0], {-0}
    2804:	a2000002 	andge	r0, r0, #2
    2808:	01000002 	tsteq	r0, r2
    280c:	02a25000 	adceq	r5, r2, #0
    2810:	02b40000 	adcseq	r0, r4, #0
    2814:	00040000 	andeq	r0, r4, r0
    2818:	9f5001f3 	svcls	0x005001f3
	...
    2824:	0000029c 	muleq	r0, ip, r2
    2828:	000002a2 	andeq	r0, r0, r2, lsr #5
    282c:	00700005 	rsbseq	r0, r0, r5
    2830:	a29f1a4f 	addsge	r1, pc, #323584	; 0x4f000
    2834:	a6000002 	strge	r0, [r0], -r2
    2838:	01000002 	tsteq	r0, r2
    283c:	02a65000 	adceq	r5, r6, #0
    2840:	02b40000 	adcseq	r0, r4, #0
    2844:	00030000 	andeq	r0, r3, r0
    2848:	009f0170 	addseq	r0, pc, r0, ror r1	; <UNPREDICTABLE>
    284c:	00000000 	andeq	r0, r0, r0
    2850:	b4000000 	strlt	r0, [r0], #-0
    2854:	ba000002 	blt	2864 <__Stack_Size+0x2464>
    2858:	01000002 	tsteq	r0, r2
    285c:	02ba5000 	adcseq	r5, sl, #0
    2860:	02d00000 	sbcseq	r0, r0, #0
    2864:	00040000 	andeq	r0, r4, r0
    2868:	9f5001f3 	svcls	0x005001f3
	...
    2874:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    2878:	000002c0 	andeq	r0, r0, r0, asr #5
    287c:	9f300002 	svcls	0x00300002
    2880:	000002c0 	andeq	r0, r0, r0, asr #5
    2884:	000002c2 	andeq	r0, r0, r2, asr #5
    2888:	00730009 	rsbseq	r0, r3, r9
    288c:	731a0070 	tstvc	sl, #112	; 0x70
    2890:	009f2900 	addseq	r2, pc, r0, lsl #18
    2894:	00000000 	andeq	r0, r0, r0
    2898:	b4000000 	strlt	r0, [r0], #-0
    289c:	c0000002 	andgt	r0, r0, r2
    28a0:	02000002 	andeq	r0, r0, #2
    28a4:	c09f3000 	addsgt	r3, pc, r0
    28a8:	c2000002 	andgt	r0, r0, #2
    28ac:	06000002 	streq	r0, [r0], -r2
    28b0:	70007300 	andvc	r7, r0, r0, lsl #6
    28b4:	c29f1a00 	addsgt	r1, pc, #0, 20
    28b8:	c6000002 	strgt	r0, [r0], -r2
    28bc:	01000002 	tsteq	r0, r2
    28c0:	00005000 	andeq	r5, r0, r0
    28c4:	00000000 	andeq	r0, r0, r0
    28c8:	02b40000 	adcseq	r0, r4, #0
    28cc:	02ba0000 	adcseq	r0, sl, #0
    28d0:	00070000 	andeq	r0, r7, r0
    28d4:	253e0070 	ldrcs	r0, [lr, #-112]!	; 0x70
    28d8:	ba9f1a3f 	blt	fe7c91dc <SCS_BASE+0x1e7bb1dc>
    28dc:	be000002 	cdplt	0, 0, cr0, cr0, cr2, {0}
    28e0:	08000002 	stmdaeq	r0, {r1}
    28e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    28e8:	1a3f253e 	bne	fcbde8 <__Stack_Size+0xfcb9e8>
    28ec:	0002be9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    28f0:	0002c400 	andeq	ip, r2, r0, lsl #8
    28f4:	53000100 	movwpl	r0, #256	; 0x100
    28f8:	000002c4 	andeq	r0, r0, r4, asr #5
    28fc:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2900:	f3310009 	vhadd.u<illegal width 64>	d0, d1, d9
    2904:	f2095001 	vhadd.s8	d5, d9, d1
    2908:	009f2424 	addseq	r2, pc, r4, lsr #8
    290c:	00000000 	andeq	r0, r0, r0
    2910:	d0000000 	andle	r0, r0, r0
    2914:	da000002 	ble	2924 <__Stack_Size+0x2524>
    2918:	01000002 	tsteq	r0, r2
    291c:	02da5000 	sbcseq	r5, sl, #0
    2920:	02dc0000 	sbcseq	r0, ip, #0
    2924:	00040000 	andeq	r0, r4, r0
    2928:	9f5001f3 	svcls	0x005001f3
    292c:	000002dc 	ldrdeq	r0, [r0], -ip
    2930:	000002e6 	andeq	r0, r0, r6, ror #5
    2934:	e6500001 	ldrb	r0, [r0], -r1
    2938:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    293c:	04000002 	streq	r0, [r0], #-2
    2940:	5001f300 	andpl	pc, r1, r0, lsl #6
    2944:	0002f69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    2948:	0002f800 	andeq	pc, r2, r0, lsl #16
    294c:	50000100 	andpl	r0, r0, r0, lsl #2
    2950:	000002f8 	strdeq	r0, [r0], -r8
    2954:	00000300 	andeq	r0, r0, r0, lsl #6
    2958:	01f30004 	mvnseq	r0, r4
    295c:	00009f50 	andeq	r9, r0, r0, asr pc
    2960:	00000000 	andeq	r0, r0, r0
    2964:	02d00000 	sbcseq	r0, r0, #0
    2968:	02da0000 	sbcseq	r0, sl, #0
    296c:	00020000 	andeq	r0, r2, r0
    2970:	02da9f30 	sbcseq	r9, sl, #48, 30	; 0xc0
    2974:	02dc0000 	sbcseq	r0, ip, #0
    2978:	00010000 	andeq	r0, r1, r0
    297c:	0002dc50 	andeq	sp, r2, r0, asr ip
    2980:	0002ea00 	andeq	lr, r2, r0, lsl #20
    2984:	30000200 	andcc	r0, r0, r0, lsl #4
    2988:	0002ea9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    298c:	0002f600 	andeq	pc, r2, r0, lsl #12
    2990:	50000100 	andpl	r0, r0, r0, lsl #2
    2994:	000002f6 	strdeq	r0, [r0], -r6
    2998:	000002f8 	strdeq	r0, [r0], -r8
    299c:	9f300002 	svcls	0x00300002
    29a0:	000002f8 	strdeq	r0, [r0], -r8
    29a4:	00000300 	andeq	r0, r0, r0, lsl #6
    29a8:	00500001 	subseq	r0, r0, r1
    29ac:	00000000 	andeq	r0, r0, r0
    29b0:	d0000000 	andle	r0, r0, r0
    29b4:	d4000002 	strle	r0, [r0], #-2
    29b8:	02000002 	andeq	r0, r0, #2
    29bc:	d49f3000 	ldrle	r3, [pc], #0	; 29c4 <__Stack_Size+0x25c4>
    29c0:	e4000002 	str	r0, [r0], #-2
    29c4:	01000002 	tsteq	r0, r2
    29c8:	02e45300 	rsceq	r5, r4, #0, 6
    29cc:	02e60000 	rsceq	r0, r6, #0
    29d0:	00080000 	andeq	r0, r8, r0
    29d4:	f0090070 			; <UNDEFINED> instruction: 0xf0090070
    29d8:	9f253224 	svcls	0x00253224
    29dc:	000002e6 	andeq	r0, r0, r6, ror #5
    29e0:	000002f6 	strdeq	r0, [r0], -r6
    29e4:	01f30009 	mvnseq	r0, r9
    29e8:	24f00950 	ldrbtcs	r0, [r0], #2384	; 0x950
    29ec:	f69f2532 			; <UNDEFINED> instruction: 0xf69f2532
    29f0:	00000002 	andeq	r0, r0, r2
    29f4:	01000003 	tsteq	r0, r3
    29f8:	00005300 	andeq	r5, r0, r0, lsl #6
    29fc:	00000000 	andeq	r0, r0, r0
    2a00:	02d00000 	sbcseq	r0, r0, #0
    2a04:	02d40000 	sbcseq	r0, r4, #0
    2a08:	00020000 	andeq	r0, r2, r0
    2a0c:	02d49f30 	sbcseq	r9, r4, #48, 30	; 0xc0
    2a10:	02da0000 	sbcseq	r0, sl, #0
    2a14:	00070000 	andeq	r0, r7, r0
    2a18:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    2a1c:	da9f1a33 	ble	fe7c92f0 <SCS_BASE+0x1e7bb2f0>
    2a20:	dc000002 	stcle	0, cr0, [r0], {2}
    2a24:	08000002 	stmdaeq	r0, {r1}
    2a28:	5001f300 	andpl	pc, r1, r0, lsl #6
    2a2c:	1a332544 	bne	ccbf44 <__Stack_Size+0xccbb44>
    2a30:	0002dc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2a34:	0002e600 	andeq	lr, r2, r0, lsl #12
    2a38:	70000700 	andvc	r0, r0, r0, lsl #14
    2a3c:	33254400 			; <UNDEFINED> instruction: 0x33254400
    2a40:	02e69f1a 	rsceq	r9, r6, #26, 30	; 0x68
    2a44:	02f60000 	rscseq	r0, r6, #0
    2a48:	00080000 	andeq	r0, r8, r0
    2a4c:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    2a50:	9f1a3325 	svcls	0x001a3325
    2a54:	000002f6 	strdeq	r0, [r0], -r6
    2a58:	000002f8 	strdeq	r0, [r0], -r8
    2a5c:	00700007 	rsbseq	r0, r0, r7
    2a60:	1a332544 	bne	ccbf78 <__Stack_Size+0xccbb78>
    2a64:	0002f89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2a68:	00030000 	andeq	r0, r3, r0
    2a6c:	f3000800 	vsub.i8	d0, d0, d0
    2a70:	25445001 	strbcs	r5, [r4, #-1]
    2a74:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
	...
    2a80:	0a000003 	beq	2a94 <__Stack_Size+0x2694>
    2a84:	01000003 	tsteq	r0, r3
    2a88:	030a5000 	movweq	r5, #40960	; 0xa000
    2a8c:	03140000 	tsteq	r4, #0
    2a90:	00040000 	andeq	r0, r4, r0
    2a94:	9f5001f3 	svcls	0x005001f3
	...
    2aa0:	00000300 	andeq	r0, r0, r0, lsl #6
    2aa4:	0000030a 	andeq	r0, r0, sl, lsl #6
    2aa8:	9f300002 	svcls	0x00300002
    2aac:	0000030a 	andeq	r0, r0, sl, lsl #6
    2ab0:	00000314 	andeq	r0, r0, r4, lsl r3
    2ab4:	00500001 	subseq	r0, r0, r1
	...
    2ac0:	0a000003 	beq	2ad4 <__Stack_Size+0x26d4>
    2ac4:	07000003 	streq	r0, [r0, -r3]
    2ac8:	46007000 	strmi	r7, [r0], -r0
    2acc:	9f1a3125 	svcls	0x001a3125
    2ad0:	0000030a 	andeq	r0, r0, sl, lsl #6
    2ad4:	00000314 	andeq	r0, r0, r4, lsl r3
    2ad8:	01f30008 	mvnseq	r0, r8
    2adc:	31254650 			; <UNDEFINED> instruction: 0x31254650
    2ae0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2ae4:	00000000 	andeq	r0, r0, r0
    2ae8:	00300000 	eorseq	r0, r0, r0
    2aec:	003a0000 	eorseq	r0, sl, r0
    2af0:	00010000 	andeq	r0, r1, r0
    2af4:	00003a50 	andeq	r3, r0, r0, asr sl
    2af8:	00004400 	andeq	r4, r0, r0, lsl #8
    2afc:	f3000400 	vshl.u8	d0, d0, d0
    2b00:	009f5001 	addseq	r5, pc, r1
    2b04:	00000000 	andeq	r0, r0, r0
    2b08:	30000000 	andcc	r0, r0, r0
    2b0c:	34000000 	strcc	r0, [r0], #-0
    2b10:	02000000 	andeq	r0, r0, #0
    2b14:	349f3000 	ldrcc	r3, [pc], #0	; 2b1c <__Stack_Size+0x271c>
    2b18:	3a000000 	bcc	2b20 <__Stack_Size+0x2720>
    2b1c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b20:	003a5300 	eorseq	r5, sl, r0, lsl #6
    2b24:	00440000 	subeq	r0, r4, r0
    2b28:	00010000 	andeq	r0, r1, r0
    2b2c:	00000050 	andeq	r0, r0, r0, asr r0
    2b30:	00000000 	andeq	r0, r0, r0
    2b34:	00005000 	andeq	r5, r0, r0
    2b38:	00005e00 	andeq	r5, r0, r0, lsl #28
    2b3c:	50000100 	andpl	r0, r0, r0, lsl #2
    2b40:	0000005e 	andeq	r0, r0, lr, asr r0
    2b44:	0000007c 	andeq	r0, r0, ip, ror r0
    2b48:	01f30004 	mvnseq	r0, r4
    2b4c:	00009f50 	andeq	r9, r0, r0, asr pc
    2b50:	00000000 	andeq	r0, r0, r0
    2b54:	00500000 	subseq	r0, r0, r0
    2b58:	006f0000 	rsbeq	r0, pc, r0
    2b5c:	00010000 	andeq	r0, r1, r0
    2b60:	00006f51 	andeq	r6, r0, r1, asr pc
    2b64:	00007000 	andeq	r7, r0, r0
    2b68:	f3000400 	vshl.u8	d0, d0, d0
    2b6c:	709f5101 	addsvc	r5, pc, r1, lsl #2
    2b70:	73000000 	movwvc	r0, #0
    2b74:	01000000 	mrseq	r0, (UNDEF: 0)
    2b78:	00735100 	rsbseq	r5, r3, r0, lsl #2
    2b7c:	007c0000 	rsbseq	r0, ip, r0
    2b80:	00040000 	andeq	r0, r4, r0
    2b84:	9f5101f3 	svcls	0x005101f3
	...
    2b90:	00000050 	andeq	r0, r0, r0, asr r0
    2b94:	00000056 	andeq	r0, r0, r6, asr r0
    2b98:	9f300002 	svcls	0x00300002
    2b9c:	00000056 	andeq	r0, r0, r6, asr r0
    2ba0:	0000005e 	andeq	r0, r0, lr, asr r0
    2ba4:	5e530001 	cdppl	0, 5, cr0, cr3, cr1, {0}
    2ba8:	6f000000 	svcvs	0x00000000
    2bac:	01000000 	mrseq	r0, (UNDEF: 0)
    2bb0:	00705000 	rsbseq	r5, r0, r0
    2bb4:	00730000 	rsbseq	r0, r3, r0
    2bb8:	00010000 	andeq	r0, r1, r0
    2bbc:	00000050 	andeq	r0, r0, r0, asr r0
    2bc0:	00000000 	andeq	r0, r0, r0
    2bc4:	0000a400 	andeq	sl, r0, r0, lsl #8
    2bc8:	0000ae00 	andeq	sl, r0, r0, lsl #28
    2bcc:	50000100 	andpl	r0, r0, r0, lsl #2
    2bd0:	000000ae 	andeq	r0, r0, lr, lsr #1
    2bd4:	000000b8 	strheq	r0, [r0], -r8
    2bd8:	01f30004 	mvnseq	r0, r4
    2bdc:	00009f50 	andeq	r9, r0, r0, asr pc
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	00a40000 	adceq	r0, r4, r0
    2be8:	00a80000 	adceq	r0, r8, r0
    2bec:	00020000 	andeq	r0, r2, r0
    2bf0:	00a89f30 	adceq	r9, r8, r0, lsr pc
    2bf4:	00ae0000 	adceq	r0, lr, r0
    2bf8:	00080000 	andeq	r0, r8, r0
    2bfc:	00730070 	rsbseq	r0, r3, r0, ror r0
    2c00:	9f2e301a 	svcls	0x002e301a
    2c04:	000000ae 	andeq	r0, r0, lr, lsr #1
    2c08:	000000b8 	strheq	r0, [r0], -r8
    2c0c:	01f30009 	mvnseq	r0, r9
    2c10:	1a007350 	bne	1f958 <__Stack_Size+0x1f558>
    2c14:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    2c18:	00000000 	andeq	r0, r0, r0
    2c1c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2c20:	c0000000 	andgt	r0, r0, r0
    2c24:	01000000 	mrseq	r0, (UNDEF: 0)
    2c28:	00c05000 	sbceq	r5, r0, r0
    2c2c:	00c80000 	sbceq	r0, r8, r0
    2c30:	00040000 	andeq	r0, r4, r0
    2c34:	9f5001f3 	svcls	0x005001f3
	...
    2c40:	00000074 	andeq	r0, r0, r4, ror r0
    2c44:	00000080 	andeq	r0, r0, r0, lsl #1
    2c48:	80500001 	subshi	r0, r0, r1
    2c4c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2c50:	04000000 	streq	r0, [r0], #-0
    2c54:	5001f300 	andpl	pc, r1, r0, lsl #6
    2c58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c5c:	00000000 	andeq	r0, r0, r0
    2c60:	00007400 	andeq	r7, r0, r0, lsl #8
    2c64:	00007800 	andeq	r7, r0, r0, lsl #16
    2c68:	30000200 	andcc	r0, r0, r0, lsl #4
    2c6c:	0000789f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2c70:	00008000 	andeq	r8, r0, r0
    2c74:	53000100 	movwpl	r0, #256	; 0x100
    2c78:	00000080 	andeq	r0, r0, r0, lsl #1
    2c7c:	00000088 	andeq	r0, r0, r8, lsl #1
    2c80:	00500001 	subseq	r0, r0, r1
    2c84:	00000000 	andeq	r0, r0, r0
    2c88:	94000000 	strls	r0, [r0], #-0
    2c8c:	a0000000 	andge	r0, r0, r0
    2c90:	01000000 	mrseq	r0, (UNDEF: 0)
    2c94:	00a05000 	adceq	r5, r0, r0
    2c98:	00a80000 	adceq	r0, r8, r0
    2c9c:	00040000 	andeq	r0, r4, r0
    2ca0:	9f5001f3 	svcls	0x005001f3
	...
    2cac:	00000094 	muleq	r0, r4, r0
    2cb0:	0000009e 	muleq	r0, lr, r0
    2cb4:	9e510001 	cdpls	0, 5, cr0, cr1, cr1, {0}
    2cb8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    2cbc:	04000000 	streq	r0, [r0], #-0
    2cc0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2cc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cc8:	00000000 	andeq	r0, r0, r0
    2ccc:	00009400 	andeq	r9, r0, r0, lsl #8
    2cd0:	00009800 	andeq	r9, r0, r0, lsl #16
    2cd4:	30000200 	andcc	r0, r0, r0, lsl #4
    2cd8:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2cdc:	00009c00 	andeq	r9, r0, r0, lsl #24
    2ce0:	73000900 	movwvc	r0, #2304	; 0x900
    2ce4:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
    2ce8:	9f1a7e83 	svcls	0x001a7e83
    2cec:	0000009c 	muleq	r0, ip, r0
    2cf0:	000000a0 	andeq	r0, r0, r0, lsr #1
    2cf4:	a0530001 	subsge	r0, r3, r1
    2cf8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    2cfc:	01000000 	mrseq	r0, (UNDEF: 0)
    2d00:	00005000 	andeq	r5, r0, r0
    2d04:	00000000 	andeq	r0, r0, r0
    2d08:	00b40000 	adcseq	r0, r4, r0
    2d0c:	00be0000 	adcseq	r0, lr, r0
    2d10:	00010000 	andeq	r0, r1, r0
    2d14:	0000be50 	andeq	fp, r0, r0, asr lr
    2d18:	0000c800 	andeq	ip, r0, r0, lsl #16
    2d1c:	f3000400 	vshl.u8	d0, d0, d0
    2d20:	009f5001 	addseq	r5, pc, r1
    2d24:	00000000 	andeq	r0, r0, r0
    2d28:	b4000000 	strlt	r0, [r0], #-0
    2d2c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2d30:	02000000 	andeq	r0, r0, #0
    2d34:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    2d38:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    2d3c:	01000000 	mrseq	r0, (UNDEF: 0)
    2d40:	00be5300 	adcseq	r5, lr, r0, lsl #6
    2d44:	00c80000 	sbceq	r0, r8, r0
    2d48:	00010000 	andeq	r0, r1, r0
    2d4c:	00000050 	andeq	r0, r0, r0, asr r0
    2d50:	00000000 	andeq	r0, r0, r0
    2d54:	0000d800 	andeq	sp, r0, r0, lsl #16
    2d58:	0000e200 	andeq	lr, r0, r0, lsl #4
    2d5c:	50000100 	andpl	r0, r0, r0, lsl #2
    2d60:	000000e2 	andeq	r0, r0, r2, ror #1
    2d64:	000000ec 	andeq	r0, r0, ip, ror #1
    2d68:	01f30004 	mvnseq	r0, r4
    2d6c:	00009f50 	andeq	r9, r0, r0, asr pc
    2d70:	00000000 	andeq	r0, r0, r0
    2d74:	00d80000 	sbcseq	r0, r8, r0
    2d78:	00dc0000 	sbcseq	r0, ip, r0
    2d7c:	00020000 	andeq	r0, r2, r0
    2d80:	00dc9f30 	sbcseq	r9, ip, r0, lsr pc
    2d84:	00e20000 	rsceq	r0, r2, r0
    2d88:	00010000 	andeq	r0, r1, r0
    2d8c:	0000e253 	andeq	lr, r0, r3, asr r2
    2d90:	0000ec00 	andeq	lr, r0, r0, lsl #24
    2d94:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2da0:	000000ec 	andeq	r0, r0, ip, ror #1
    2da4:	000000f6 	strdeq	r0, [r0], -r6
    2da8:	f6500001 			; <UNDEFINED> instruction: 0xf6500001
    2dac:	00000000 	andeq	r0, r0, r0
    2db0:	04000001 	streq	r0, [r0], #-1
    2db4:	5001f300 	andpl	pc, r1, r0, lsl #6
    2db8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2dbc:	00000000 	andeq	r0, r0, r0
    2dc0:	0000ec00 	andeq	lr, r0, r0, lsl #24
    2dc4:	0000f000 	andeq	pc, r0, r0
    2dc8:	30000200 	andcc	r0, r0, r0, lsl #4
    2dcc:	0000f09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2dd0:	0000f600 	andeq	pc, r0, r0, lsl #12
    2dd4:	53000100 	movwpl	r0, #256	; 0x100
    2dd8:	000000f6 	strdeq	r0, [r0], -r6
    2ddc:	00000100 	andeq	r0, r0, r0, lsl #2
    2de0:	00500001 	subseq	r0, r0, r1
	...
    2dec:	0c000001 	stceq	0, cr0, [r0], {1}
    2df0:	01000001 	tsteq	r0, r1
    2df4:	010c5000 	mrseq	r5, (UNDEF: 12)
    2df8:	01140000 	tsteq	r4, r0
    2dfc:	00040000 	andeq	r0, r4, r0
    2e00:	9f5001f3 	svcls	0x005001f3
	...
    2e0c:	00000100 	andeq	r0, r0, r0, lsl #2
    2e10:	00000104 	andeq	r0, r0, r4, lsl #2
    2e14:	9f300002 	svcls	0x00300002
    2e18:	00000104 	andeq	r0, r0, r4, lsl #2
    2e1c:	0000010c 	andeq	r0, r0, ip, lsl #2
    2e20:	0c530001 	mrrceq	0, 0, r0, r3, cr1
    2e24:	14000001 	strne	r0, [r0], #-1
    2e28:	01000001 	tsteq	r0, r1
    2e2c:	00005000 	andeq	r5, r0, r0
    2e30:	00000000 	andeq	r0, r0, r0
    2e34:	01140000 	tsteq	r4, r0
    2e38:	011c0000 	tsteq	ip, r0
    2e3c:	00010000 	andeq	r0, r1, r0
    2e40:	00011c50 	andeq	r1, r1, r0, asr ip
    2e44:	00011e00 	andeq	r1, r1, r0, lsl #28
    2e48:	f3000400 	vshl.u8	d0, d0, d0
    2e4c:	1e9f5001 	cdpne	0, 9, cr5, cr15, cr1, {0}
    2e50:	22000001 	andcs	r0, r0, #1
    2e54:	01000001 	tsteq	r0, r1
    2e58:	01225000 			; <UNDEFINED> instruction: 0x01225000
    2e5c:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
    2e60:	00040000 	andeq	r0, r4, r0
    2e64:	9f5001f3 	svcls	0x005001f3
	...
    2e70:	00000138 	andeq	r0, r0, r8, lsr r1
    2e74:	00000142 	andeq	r0, r0, r2, asr #2
    2e78:	42500001 	subsmi	r0, r0, #1
    2e7c:	4c000001 	stcmi	0, cr0, [r0], {1}
    2e80:	04000001 	streq	r0, [r0], #-1
    2e84:	5001f300 	andpl	pc, r1, r0, lsl #6
    2e88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2e8c:	00000000 	andeq	r0, r0, r0
    2e90:	00013800 	andeq	r3, r1, r0, lsl #16
    2e94:	00013c00 	andeq	r3, r1, r0, lsl #24
    2e98:	30000200 	andcc	r0, r0, r0, lsl #4
    2e9c:	00013c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2ea0:	00014200 	andeq	r4, r1, r0, lsl #4
    2ea4:	53000100 	movwpl	r0, #256	; 0x100
    2ea8:	00000142 	andeq	r0, r0, r2, asr #2
    2eac:	0000014c 	andeq	r0, r0, ip, asr #2
    2eb0:	00500001 	subseq	r0, r0, r1
    2eb4:	00000000 	andeq	r0, r0, r0
    2eb8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2ebc:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
    2ec0:	01000001 	tsteq	r0, r1
    2ec4:	017e5000 	cmneq	lr, r0
    2ec8:	01880000 	orreq	r0, r8, r0
    2ecc:	00040000 	andeq	r0, r4, r0
    2ed0:	9f5001f3 	svcls	0x005001f3
	...
    2edc:	00000194 	muleq	r0, r4, r1
    2ee0:	0000019a 	muleq	r0, sl, r1
    2ee4:	9f300002 	svcls	0x00300002
    2ee8:	0000019a 	muleq	r0, sl, r1
    2eec:	0000019e 	muleq	r0, lr, r1
    2ef0:	00730005 	rsbseq	r0, r3, r5
    2ef4:	9e9f1a3c 	mrcls	10, 4, r1, cr15, cr12, {1}
    2ef8:	a8000001 	stmdage	r0, {r0}
    2efc:	01000001 	tsteq	r0, r1
    2f00:	01aa5300 			; <UNDEFINED> instruction: 0x01aa5300
    2f04:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    2f08:	00010000 	andeq	r0, r1, r0
    2f0c:	0001cc53 	andeq	ip, r1, r3, asr ip
    2f10:	0001d200 	andeq	sp, r1, r0, lsl #4
    2f14:	73000800 	movwvc	r0, #2048	; 0x800
    2f18:	1af00800 	bne	ffc04f20 <SCS_BASE+0x1fbf6f20>
    2f1c:	dc9f2534 	cfldr32le	mvfx2, [pc], {52}	; 0x34
    2f20:	e0000001 	and	r0, r0, r1
    2f24:	09000001 	stmdbeq	r0, {r0}
    2f28:	0a007400 	beq	1ff30 <__Stack_Size+0x1fb30>
    2f2c:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    2f30:	01ea9f25 	mvneq	r9, r5, lsr #30
    2f34:	01ee0000 	mvneq	r0, r0
    2f38:	00090000 	andeq	r0, r9, r0
    2f3c:	000a0074 	andeq	r0, sl, r4, ror r0
    2f40:	253b1a38 	ldrcs	r1, [fp, #-2616]!	; 0xa38
    2f44:	0001f69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    2f48:	0001fa00 	andeq	pc, r1, r0, lsl #20
    2f4c:	72000900 	andvc	r0, r0, #0, 18
    2f50:	c0000a00 	andgt	r0, r0, r0, lsl #20
    2f54:	9f253e1a 	svcls	0x00253e1a
	...
    2f60:	00000194 	muleq	r0, r4, r1
    2f64:	000001ac 	andeq	r0, r0, ip, lsr #3
    2f68:	9f300002 	svcls	0x00300002
    2f6c:	000001ac 	andeq	r0, r0, ip, lsr #3
    2f70:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    2f74:	00730007 	rsbseq	r0, r3, r7
    2f78:	1a24414e 	bne	9134b8 <__Stack_Size+0x9130b8>
    2f7c:	0001b89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    2f80:	0001c800 	andeq	ip, r1, r0, lsl #16
    2f84:	53000100 	movwpl	r0, #256	; 0x100
	...
    2f90:	00000194 	muleq	r0, r4, r1
    2f94:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    2f98:	9f300002 	svcls	0x00300002
    2f9c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    2fa0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    2fa4:	00710007 	rsbseq	r0, r1, r7
    2fa8:	1a243c40 	bne	9120b0 <__Stack_Size+0x911cb0>
    2fac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2fb0:	00000000 	andeq	r0, r0, r0
    2fb4:	00019400 	andeq	r9, r1, r0, lsl #8
    2fb8:	0001cc00 	andeq	ip, r1, r0, lsl #24
    2fbc:	30000200 	andcc	r0, r0, r0, lsl #4
    2fc0:	0001cc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2fc4:	0001d200 	andeq	sp, r1, r0, lsl #4
    2fc8:	73001300 	movwvc	r1, #768	; 0x300
    2fcc:	1af00800 	bne	ffc04fd4 <SCS_BASE+0x1fbf6fd4>
    2fd0:	58032534 	stmdapl	r3, {r2, r4, r5, r8, sl, sp}
    2fd4:	22080061 	andcs	r0, r8, #97	; 0x61
    2fd8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2fdc:	01dc9f1a 	bicseq	r9, ip, sl, lsl pc
    2fe0:	01e00000 	mvneq	r0, r0
    2fe4:	00140000 	andseq	r0, r4, r0
    2fe8:	000a0074 	andeq	r0, sl, r4, ror r0
    2fec:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2ff0:	00615803 	rsbeq	r5, r1, r3, lsl #16
    2ff4:	01942208 	orrseq	r2, r4, r8, lsl #4
    2ff8:	9f1aff08 	svcls	0x001aff08
    2ffc:	000001ea 	andeq	r0, r0, sl, ror #3
    3000:	000001ee 	andeq	r0, r0, lr, ror #3
    3004:	00740014 	rsbseq	r0, r4, r4, lsl r0
    3008:	1a38000a 	bne	e03038 <__Stack_Size+0xe02c38>
    300c:	5803253b 	stmdapl	r3, {r0, r1, r3, r4, r5, r8, sl, sp}
    3010:	22080061 	andcs	r0, r8, #97	; 0x61
    3014:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3018:	01f69f1a 	mvnseq	r9, sl, lsl pc
    301c:	01fa0000 	mvnseq	r0, r0
    3020:	00140000 	andseq	r0, r4, r0
    3024:	000a0072 	andeq	r0, sl, r2, ror r0
    3028:	253e1ac0 	ldrcs	r1, [lr, #-2752]!	; 0xac0
    302c:	00616803 	rsbeq	r6, r1, r3, lsl #16
    3030:	01942208 	orrseq	r2, r4, r8, lsl #4
    3034:	9f1aff08 	svcls	0x001aff08
	...
    3040:	00000218 	andeq	r0, r0, r8, lsl r2
    3044:	00000220 	andeq	r0, r0, r0, lsr #4
    3048:	20500001 	subscs	r0, r0, r1
    304c:	22000002 	andcs	r0, r0, #2
    3050:	04000002 	streq	r0, [r0], #-2
    3054:	5001f300 	andpl	pc, r1, r0, lsl #6
    3058:	0002229f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    305c:	00022600 	andeq	r2, r2, r0, lsl #12
    3060:	50000100 	andpl	r0, r0, r0, lsl #2
    3064:	00000226 	andeq	r0, r0, r6, lsr #4
    3068:	00000230 	andeq	r0, r0, r0, lsr r2
    306c:	01f30004 	mvnseq	r0, r4
    3070:	00009f50 	andeq	r9, r0, r0, asr pc
    3074:	00000000 	andeq	r0, r0, r0
    3078:	02300000 	eorseq	r0, r0, #0
    307c:	02380000 	eorseq	r0, r8, #0
    3080:	00010000 	andeq	r0, r1, r0
    3084:	00023850 	andeq	r3, r2, r0, asr r8
    3088:	00023a00 	andeq	r3, r2, r0, lsl #20
    308c:	f3000400 	vshl.u8	d0, d0, d0
    3090:	3a9f5001 	bcc	fe7d709c <SCS_BASE+0x1e7c909c>
    3094:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    3098:	01000002 	tsteq	r0, r2
    309c:	023e5000 	eorseq	r5, lr, #0
    30a0:	02480000 	subeq	r0, r8, #0
    30a4:	00040000 	andeq	r0, r4, r0
    30a8:	9f5001f3 	svcls	0x005001f3
	...
    30b4:	00000248 	andeq	r0, r0, r8, asr #4
    30b8:	00000250 	andeq	r0, r0, r0, asr r2
    30bc:	50500001 	subspl	r0, r0, r1
    30c0:	52000002 	andpl	r0, r0, #2
    30c4:	04000002 	streq	r0, [r0], #-2
    30c8:	5001f300 	andpl	pc, r1, r0, lsl #6
    30cc:	0002529f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    30d0:	00025600 	andeq	r5, r2, r0, lsl #12
    30d4:	50000100 	andpl	r0, r0, r0, lsl #2
    30d8:	00000256 	andeq	r0, r0, r6, asr r2
    30dc:	00000260 	andeq	r0, r0, r0, ror #4
    30e0:	01f30004 	mvnseq	r0, r4
    30e4:	00009f50 	andeq	r9, r0, r0, asr pc
    30e8:	00000000 	andeq	r0, r0, r0
    30ec:	02600000 	rsbeq	r0, r0, #0
    30f0:	02680000 	rsbeq	r0, r8, #0
    30f4:	00010000 	andeq	r0, r1, r0
    30f8:	00026850 	andeq	r6, r2, r0, asr r8
    30fc:	00026a00 	andeq	r6, r2, r0, lsl #20
    3100:	f3000400 	vshl.u8	d0, d0, d0
    3104:	6a9f5001 	bvs	fe7d7110 <SCS_BASE+0x1e7c9110>
    3108:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
    310c:	01000002 	tsteq	r0, r2
    3110:	026e5000 	rsbeq	r5, lr, #0
    3114:	02780000 	rsbseq	r0, r8, #0
    3118:	00040000 	andeq	r0, r4, r0
    311c:	9f5001f3 	svcls	0x005001f3
	...
    3128:	00000278 	andeq	r0, r0, r8, ror r2
    312c:	00000280 	andeq	r0, r0, r0, lsl #5
    3130:	80500001 	subshi	r0, r0, r1
    3134:	82000002 	andhi	r0, r0, #2
    3138:	04000002 	streq	r0, [r0], #-2
    313c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3140:	0002829f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    3144:	00028600 	andeq	r8, r2, r0, lsl #12
    3148:	50000100 	andpl	r0, r0, r0, lsl #2
    314c:	00000286 	andeq	r0, r0, r6, lsl #5
    3150:	00000290 	muleq	r0, r0, r2
    3154:	01f30004 	mvnseq	r0, r4
    3158:	00009f50 	andeq	r9, r0, r0, asr pc
    315c:	00000000 	andeq	r0, r0, r0
    3160:	02b40000 	adcseq	r0, r4, #0
    3164:	02cc0000 	sbceq	r0, ip, #0
    3168:	00010000 	andeq	r0, r1, r0
    316c:	0002cc50 	andeq	ip, r2, r0, asr ip
    3170:	0002dc00 	andeq	sp, r2, r0, lsl #24
    3174:	f3000400 	vshl.u8	d0, d0, d0
    3178:	009f5001 	addseq	r5, pc, r1
    317c:	00000000 	andeq	r0, r0, r0
    3180:	b4000000 	strlt	r0, [r0], #-0
    3184:	b6000002 	strlt	r0, [r0], -r2
    3188:	02000002 	andeq	r0, r0, #2
    318c:	b69f3000 	ldrlt	r3, [pc], r0
    3190:	c8000002 	stmdagt	r0, {r1}
    3194:	06000002 	streq	r0, [r0], -r2
    3198:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    319c:	c89f1aff 	ldmgt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    31a0:	cc000002 	stcgt	0, cr0, [r0], {2}
    31a4:	08000002 	stmdaeq	r0, {r1}
    31a8:	4f007000 	svcmi	0x00007000
    31ac:	1aff081a 	bne	fffc521c <SCS_BASE+0x1ffb721c>
    31b0:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    31b4:	0002dc00 	andeq	sp, r2, r0, lsl #24
    31b8:	f3000900 	vmls.i8	d0, d0, d0
    31bc:	1a4f5001 	bne	13d71c8 <__Stack_Size+0x13d6dc8>
    31c0:	9f1aff08 	svcls	0x001aff08
	...
    31cc:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    31d0:	000002be 			; <UNDEFINED> instruction: 0x000002be
    31d4:	9f300002 	svcls	0x00300002
    31d8:	000002be 			; <UNDEFINED> instruction: 0x000002be
    31dc:	000002c0 	andeq	r0, r0, r0, asr #5
    31e0:	c0530001 	subsgt	r0, r3, r1
    31e4:	c6000002 	strgt	r0, [r0], -r2
    31e8:	02000002 	andeq	r0, r0, #2
    31ec:	c69f3000 	ldrgt	r3, [pc], r0
    31f0:	dc000002 	stcle	0, cr0, [r0], {2}
    31f4:	01000002 	tsteq	r0, r2
    31f8:	00005300 	andeq	r5, r0, r0, lsl #6
    31fc:	00000000 	andeq	r0, r0, r0
    3200:	02b40000 	adcseq	r0, r4, #0
    3204:	02c80000 	sbceq	r0, r8, #0
    3208:	00020000 	andeq	r0, r2, r0
    320c:	02c89f30 	sbceq	r9, r8, #48, 30	; 0xc0
    3210:	02cc0000 	sbceq	r0, ip, #0
    3214:	000d0000 	andeq	r0, sp, r0
    3218:	00700073 	rsbseq	r0, r0, r3, ror r0
    321c:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    3220:	1a31251a 	bne	c4c690 <__Stack_Size+0xc4c290>
    3224:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    3228:	0002dc00 	andeq	sp, r2, r0, lsl #24
    322c:	73000e00 	movwvc	r0, #3584	; 0xe00
    3230:	5001f300 	andpl	pc, r1, r0, lsl #6
    3234:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    3238:	1a31251a 	bne	c4c6a8 <__Stack_Size+0xc4c2a8>
    323c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3240:	00000000 	andeq	r0, r0, r0
    3244:	0002e200 	andeq	lr, r2, r0, lsl #4
    3248:	0002fe00 	andeq	pc, r2, r0, lsl #28
    324c:	30000200 	andcc	r0, r0, r0, lsl #4
    3250:	0002fe9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    3254:	00030000 	andeq	r0, r3, r0
    3258:	70000700 	andvc	r0, r0, r0, lsl #14
    325c:	30244800 	eorcc	r4, r4, r0, lsl #16
    3260:	00009f2e 	andeq	r9, r0, lr, lsr #30
    3264:	00000000 	andeq	r0, r0, r0
    3268:	02e80000 	rsceq	r0, r8, #0
    326c:	02fa0000 	rscseq	r0, sl, #0
    3270:	00010000 	andeq	r0, r1, r0
    3274:	00000050 	andeq	r0, r0, r0, asr r0
    3278:	00000000 	andeq	r0, r0, r0
    327c:	00031c00 	andeq	r1, r3, r0, lsl #24
    3280:	00032600 	andeq	r2, r3, r0, lsl #12
    3284:	50000100 	andpl	r0, r0, r0, lsl #2
    3288:	00000326 	andeq	r0, r0, r6, lsr #6
    328c:	00000330 	andeq	r0, r0, r0, lsr r3
    3290:	01f30004 	mvnseq	r0, r4
    3294:	00009f50 	andeq	r9, r0, r0, asr pc
    3298:	00000000 	andeq	r0, r0, r0
    329c:	031c0000 	tsteq	ip, #0
    32a0:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
    32a4:	00020000 	andeq	r0, r2, r0
    32a8:	03209f30 			; <UNDEFINED> instruction: 0x03209f30
    32ac:	03260000 			; <UNDEFINED> instruction: 0x03260000
    32b0:	000b0000 	andeq	r0, fp, r0
    32b4:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    32b8:	1a00731a 	bne	1ff28 <__Stack_Size+0x1fb28>
    32bc:	269f2e30 			; <UNDEFINED> instruction: 0x269f2e30
    32c0:	30000003 	andcc	r0, r0, r3
    32c4:	0c000003 	stceq	0, cr0, [r0], {3}
    32c8:	5001f300 	andpl	pc, r1, r0, lsl #6
    32cc:	731aff08 	tstvc	sl, #8, 30	; <UNPREDICTABLE>
    32d0:	2e301a00 	vaddcs.f32	s2, s0, s0
    32d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32d8:	00000000 	andeq	r0, r0, r0
    32dc:	00002400 	andeq	r2, r0, r0, lsl #8
    32e0:	00003400 	andeq	r3, r0, r0, lsl #8
    32e4:	50000100 	andpl	r0, r0, r0, lsl #2
    32e8:	00000034 	andeq	r0, r0, r4, lsr r0
    32ec:	0000003c 	andeq	r0, r0, ip, lsr r0
    32f0:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    32f4:	00003c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    32f8:	00004000 	andeq	r4, r0, r0
    32fc:	f3000400 	vshl.u8	d0, d0, d0
    3300:	409f5001 	addsmi	r5, pc, r1
    3304:	4c000000 	stcmi	0, cr0, [r0], {-0}
    3308:	03000000 	movweq	r0, #0
    330c:	9f7e7000 	svcls	0x007e7000
	...
    3318:	00000070 	andeq	r0, r0, r0, ror r0
    331c:	00000080 	andeq	r0, r0, r0, lsl #1
    3320:	80500001 	subshi	r0, r0, r1
    3324:	8c000000 	stchi	0, cr0, [r0], {-0}
    3328:	04000000 	streq	r0, [r0], #-0
    332c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3330:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3334:	00000000 	andeq	r0, r0, r0
    3338:	00007000 	andeq	r7, r0, r0
    333c:	00007a00 	andeq	r7, r0, r0, lsl #20
    3340:	30000200 	andcc	r0, r0, r0, lsl #4
    3344:	00007a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    3348:	00008c00 	andeq	r8, r0, r0, lsl #24
    334c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3358:	00000070 	andeq	r0, r0, r0, ror r0
    335c:	00000080 	andeq	r0, r0, r0, lsl #1
    3360:	00700008 	rsbseq	r0, r0, r8
    3364:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    3368:	00809f1a 	addeq	r9, r0, sl, lsl pc
    336c:	008c0000 	addeq	r0, ip, r0
    3370:	00090000 	andeq	r0, r9, r0
    3374:	335001f3 	cmpcc	r0, #-1073741764	; 0xc000003c
    3378:	1aff0825 	bne	fffc5414 <SCS_BASE+0x1ffb7414>
    337c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3380:	00000000 	andeq	r0, r0, r0
    3384:	00007000 	andeq	r7, r0, r0
    3388:	00007c00 	andeq	r7, r0, r0, lsl #24
    338c:	30000200 	andcc	r0, r0, r0, lsl #4
    3390:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    3394:	00008000 	andeq	r8, r0, r0
    3398:	73000b00 	movwvc	r0, #2816	; 0xb00
    339c:	08007000 	stmdaeq	r0, {ip, sp, lr}
    33a0:	31251aff 	strdcc	r1, [r5, -pc]!
    33a4:	00809f1a 	addeq	r9, r0, sl, lsl pc
    33a8:	008c0000 	addeq	r0, ip, r0
    33ac:	000c0000 	andeq	r0, ip, r0
    33b0:	01f30073 	mvnseq	r0, r3, ror r0
    33b4:	1aff0850 	bne	fffc54fc <SCS_BASE+0x1ffb74fc>
    33b8:	9f1a3125 	svcls	0x001a3125
	...
    33c8:	0000002c 	andeq	r0, r0, ip, lsr #32
    33cc:	2c510001 	mrrccs	0, 0, r0, r1, cr1
    33d0:	32000000 	andcc	r0, r0, #0
    33d4:	04000000 	streq	r0, [r0], #-0
    33d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    33dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    33e8:	00001c00 	andeq	r1, r0, r0, lsl #24
    33ec:	52000100 	andpl	r0, r0, #0, 2
    33f0:	0000001c 	andeq	r0, r0, ip, lsl r0
    33f4:	00000032 	andeq	r0, r0, r2, lsr r0
    33f8:	01f30004 	mvnseq	r0, r4
    33fc:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3408:	00240000 	eoreq	r0, r4, r0
    340c:	00010000 	andeq	r0, r1, r0
    3410:	00002453 	andeq	r2, r0, r3, asr r4
    3414:	00003200 	andeq	r3, r0, r0, lsl #4
    3418:	f3000400 	vshl.u8	d0, d0, d0
    341c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    3428:	14000000 	strne	r0, [r0], #-0
    342c:	02000000 	andeq	r0, r0, #0
    3430:	149f3000 	ldrne	r3, [pc], #0	; 3438 <__Stack_Size+0x3038>
    3434:	16000000 	strne	r0, [r0], -r0
    3438:	01000000 	mrseq	r0, (UNDEF: 0)
    343c:	00165400 	andseq	r5, r6, r0, lsl #8
    3440:	001a0000 	andseq	r0, sl, r0
    3444:	00070000 	andeq	r0, r7, r0
    3448:	0c0b0074 	stceq	0, cr0, [fp], {116}	; 0x74
    344c:	2a9f1aff 	bcs	fe7ca050 <SCS_BASE+0x1e7bc050>
    3450:	32000000 	andcc	r0, r0, #0
    3454:	01000000 	mrseq	r0, (UNDEF: 0)
    3458:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    3464:	00160000 	andseq	r0, r6, r0
    3468:	00020000 	andeq	r0, r2, r0
    346c:	00169f30 	andseq	r9, r6, r0, lsr pc
    3470:	00200000 	eoreq	r0, r0, r0
    3474:	00010000 	andeq	r0, r1, r0
    3478:	00002c55 	andeq	r2, r0, r5, asr ip
    347c:	00003200 	andeq	r3, r0, r0, lsl #4
    3480:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    348c:	00000032 	andeq	r0, r0, r2, lsr r0
    3490:	00000062 	andeq	r0, r0, r2, rrx
    3494:	62510001 	subsvs	r0, r1, #1
    3498:	6c000000 	stcvs	0, cr0, [r0], {-0}
    349c:	04000000 	streq	r0, [r0], #-0
    34a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    34a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    34a8:	00000000 	andeq	r0, r0, r0
    34ac:	00003200 	andeq	r3, r0, r0, lsl #4
    34b0:	00005a00 	andeq	r5, r0, r0, lsl #20
    34b4:	52000100 	andpl	r0, r0, #0, 2
    34b8:	0000005a 	andeq	r0, r0, sl, asr r0
    34bc:	0000006c 	andeq	r0, r0, ip, rrx
    34c0:	01f30004 	mvnseq	r0, r4
    34c4:	00009f52 	andeq	r9, r0, r2, asr pc
    34c8:	00000000 	andeq	r0, r0, r0
    34cc:	00320000 	eorseq	r0, r2, r0
    34d0:	005e0000 	subseq	r0, lr, r0
    34d4:	00010000 	andeq	r0, r1, r0
    34d8:	00005e53 	andeq	r5, r0, r3, asr lr
    34dc:	00006c00 	andeq	r6, r0, r0, lsl #24
    34e0:	f3000400 	vshl.u8	d0, d0, d0
    34e4:	009f5301 	addseq	r5, pc, r1, lsl #6
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	32000000 	andcc	r0, r0, #0
    34f0:	42000000 	andmi	r0, r0, #0
    34f4:	02000000 	andeq	r0, r0, #0
    34f8:	429f3000 	addsmi	r3, pc, #0
    34fc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    3500:	01000000 	mrseq	r0, (UNDEF: 0)
    3504:	00645500 	rsbeq	r5, r4, r0, lsl #10
    3508:	006c0000 	rsbeq	r0, ip, r0
    350c:	00010000 	andeq	r0, r1, r0
    3510:	00000053 	andeq	r0, r0, r3, asr r0
    3514:	00000000 	andeq	r0, r0, r0
    3518:	00003200 	andeq	r3, r0, r0, lsl #4
    351c:	00004a00 	andeq	r4, r0, r0, lsl #20
    3520:	30000200 	andcc	r0, r0, r0, lsl #4
    3524:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    3528:	00005200 	andeq	r5, r0, r0, lsl #4
    352c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    3530:	00000066 	andeq	r0, r0, r6, rrx
    3534:	0000006c 	andeq	r0, r0, ip, rrx
    3538:	00540001 	subseq	r0, r4, r1
    353c:	00000000 	andeq	r0, r0, r0
    3540:	32000000 	andcc	r0, r0, #0
    3544:	4a000000 	bmi	354c <__Stack_Size+0x314c>
    3548:	02000000 	andeq	r0, r0, #0
    354c:	4a9f3000 	bmi	fe7cf554 <SCS_BASE+0x1e7c1554>
    3550:	62000000 	andvs	r0, r0, #0
    3554:	05000000 	streq	r0, [r0, #-0]
    3558:	34007100 	strcc	r7, [r0], #-256	; 0x100
    355c:	00629f24 	rsbeq	r9, r2, r4, lsr #30
    3560:	006c0000 	rsbeq	r0, ip, r0
    3564:	00060000 	andeq	r0, r6, r0
    3568:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    356c:	00009f24 	andeq	r9, r0, r4, lsr #30
    3570:	00000000 	andeq	r0, r0, r0
    3574:	006c0000 	rsbeq	r0, ip, r0
    3578:	008e0000 	addeq	r0, lr, r0
    357c:	00010000 	andeq	r0, r1, r0
    3580:	00008e50 	andeq	r8, r0, r0, asr lr
    3584:	00009800 	andeq	r9, r0, r0, lsl #16
    3588:	f3000400 	vshl.u8	d0, d0, d0
    358c:	989f5001 	ldmls	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    3590:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    3594:	01000000 	mrseq	r0, (UNDEF: 0)
    3598:	00be5000 	adcseq	r5, lr, r0
    359c:	00ca0000 	sbceq	r0, sl, r0
    35a0:	00040000 	andeq	r0, r4, r0
    35a4:	9f5001f3 	svcls	0x005001f3
    35a8:	000000ca 	andeq	r0, r0, sl, asr #1
    35ac:	000000cc 	andeq	r0, r0, ip, asr #1
    35b0:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    35b4:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    35b8:	04000000 	streq	r0, [r0], #-0
    35bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    35c0:	0000de9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    35c4:	0000e000 	andeq	lr, r0, r0
    35c8:	50000100 	andpl	r0, r0, r0, lsl #2
    35cc:	000000e0 	andeq	r0, r0, r0, ror #1
    35d0:	000000ea 	andeq	r0, r0, sl, ror #1
    35d4:	01f30004 	mvnseq	r0, r4
    35d8:	00ea9f50 	rsceq	r9, sl, r0, asr pc
    35dc:	00ec0000 	rsceq	r0, ip, r0
    35e0:	00010000 	andeq	r0, r1, r0
    35e4:	0000ec50 	andeq	lr, r0, r0, asr ip
    35e8:	0000f600 	andeq	pc, r0, r0, lsl #12
    35ec:	f3000400 	vshl.u8	d0, d0, d0
    35f0:	f69f5001 			; <UNDEFINED> instruction: 0xf69f5001
    35f4:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    35f8:	01000000 	mrseq	r0, (UNDEF: 0)
    35fc:	00f85000 	rscseq	r5, r8, r0
    3600:	01020000 	mrseq	r0, (UNDEF: 2)
    3604:	00040000 	andeq	r0, r4, r0
    3608:	9f5001f3 	svcls	0x005001f3
    360c:	00000102 	andeq	r0, r0, r2, lsl #2
    3610:	00000104 	andeq	r0, r0, r4, lsl #2
    3614:	04500001 	ldrbeq	r0, [r0], #-1
    3618:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    361c:	04000001 	streq	r0, [r0], #-1
    3620:	5001f300 	andpl	pc, r1, r0, lsl #6
    3624:	00010e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    3628:	00011200 	andeq	r1, r1, r0, lsl #4
    362c:	50000100 	andpl	r0, r0, r0, lsl #2
    3630:	00000112 	andeq	r0, r0, r2, lsl r1
    3634:	00000126 	andeq	r0, r0, r6, lsr #2
    3638:	01f30004 	mvnseq	r0, r4
    363c:	01269f50 			; <UNDEFINED> instruction: 0x01269f50
    3640:	01340000 	teqeq	r4, r0
    3644:	00010000 	andeq	r0, r1, r0
    3648:	00000050 	andeq	r0, r0, r0, asr r0
    364c:	00000000 	andeq	r0, r0, r0
    3650:	00017000 	andeq	r7, r1, r0
    3654:	0001aa00 	andeq	sl, r1, r0, lsl #20
    3658:	30000200 	andcc	r0, r0, r0, lsl #4
    365c:	0001aa9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    3660:	0001de00 	andeq	sp, r1, r0, lsl #28
    3664:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3670:	00000170 	andeq	r0, r0, r0, ror r1
    3674:	00000180 	andeq	r0, r0, r0, lsl #3
    3678:	9f300002 	svcls	0x00300002
    367c:	00000180 	andeq	r0, r0, r0, lsl #3
    3680:	00000196 	muleq	r0, r6, r1
    3684:	ac530001 	mrrcge	0, 0, r0, r3, cr1
    3688:	e4000001 	str	r0, [r0], #-1
    368c:	01000001 	tsteq	r0, r1
    3690:	00005300 	andeq	r5, r0, r0, lsl #6
    3694:	00000000 	andeq	r0, r0, r0
    3698:	01700000 	cmneq	r0, r0
    369c:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
    36a0:	00020000 	andeq	r0, r2, r0
    36a4:	01aa9f30 			; <UNDEFINED> instruction: 0x01aa9f30
    36a8:	01cc0000 	biceq	r0, ip, r0
    36ac:	00010000 	andeq	r0, r1, r0
    36b0:	0001cc54 	andeq	ip, r1, r4, asr ip
    36b4:	0001d600 	andeq	sp, r1, r0, lsl #12
    36b8:	71000800 	tstvc	r0, r0, lsl #16
    36bc:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    36c0:	d69f2100 	ldrle	r2, [pc], r0, lsl #2
    36c4:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    36c8:	01000001 	tsteq	r0, r1
    36cc:	00005400 	andeq	r5, r0, r0, lsl #8
    36d0:	00000000 	andeq	r0, r0, r0
    36d4:	01e40000 	mvneq	r0, r0
    36d8:	021a0000 	andseq	r0, sl, #0
    36dc:	00020000 	andeq	r0, r2, r0
    36e0:	021a9f30 	andseq	r9, sl, #48, 30	; 0xc0
    36e4:	02680000 	rsbeq	r0, r8, #0
    36e8:	00010000 	andeq	r0, r1, r0
    36ec:	00000054 	andeq	r0, r0, r4, asr r0
    36f0:	00000000 	andeq	r0, r0, r0
    36f4:	0001e400 	andeq	lr, r1, r0, lsl #8
    36f8:	0001f400 	andeq	pc, r1, r0, lsl #8
    36fc:	30000200 	andcc	r0, r0, r0, lsl #4
    3700:	0001f49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    3704:	00020a00 	andeq	r0, r2, r0, lsl #20
    3708:	53000100 	movwpl	r0, #256	; 0x100
    370c:	0000021a 	andeq	r0, r0, sl, lsl r2
    3710:	0000021e 	andeq	r0, r0, lr, lsl r2
    3714:	22530001 	subscs	r0, r3, #1
    3718:	36000002 	strcc	r0, [r0], -r2
    371c:	01000002 	tsteq	r0, r2
    3720:	023a5300 	eorseq	r5, sl, #0, 6
    3724:	023e0000 	eorseq	r0, lr, #0
    3728:	00010000 	andeq	r0, r1, r0
    372c:	00023e53 	andeq	r3, r2, r3, asr lr
    3730:	00024400 	andeq	r4, r2, r0, lsl #8
    3734:	52000100 	andpl	r0, r0, #0, 2
    3738:	00000244 	andeq	r0, r0, r4, asr #4
    373c:	0000024a 	andeq	r0, r0, sl, asr #4
    3740:	54530001 	ldrbpl	r0, [r3], #-1
    3744:	6c000002 	stcvs	0, cr0, [r0], {2}
    3748:	01000002 	tsteq	r0, r2
    374c:	00005300 	andeq	r5, r0, r0, lsl #6
    3750:	00000000 	andeq	r0, r0, r0
    3754:	01e40000 	mvneq	r0, r0
    3758:	021a0000 	andseq	r0, sl, #0
    375c:	00020000 	andeq	r0, r2, r0
    3760:	021a9f30 	andseq	r9, sl, #48, 30	; 0xc0
    3764:	02520000 	subseq	r0, r2, #0
    3768:	00010000 	andeq	r0, r1, r0
    376c:	00025455 	andeq	r5, r2, r5, asr r4
    3770:	00026000 	andeq	r6, r2, r0
    3774:	52000100 	andpl	r0, r0, #0, 2
    3778:	00000260 	andeq	r0, r0, r0, ror #4
    377c:	00000268 	andeq	r0, r0, r8, ror #4
    3780:	00550001 	subseq	r0, r5, r1
    3784:	00000000 	andeq	r0, r0, r0
    3788:	6c000000 	stcvs	0, cr0, [r0], {-0}
    378c:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
    3790:	02000002 	andeq	r0, r0, #2
    3794:	9e9f3000 	cdpls	0, 9, cr3, cr15, cr0, {0}
    3798:	ec000002 	stc	0, cr0, [r0], {2}
    379c:	01000002 	tsteq	r0, r2
    37a0:	00005600 	andeq	r5, r0, r0, lsl #12
    37a4:	00000000 	andeq	r0, r0, r0
    37a8:	026c0000 	rsbeq	r0, ip, #0
    37ac:	027c0000 	rsbseq	r0, ip, #0
    37b0:	00020000 	andeq	r0, r2, r0
    37b4:	027c9f30 	rsbseq	r9, ip, #48, 30	; 0xc0
    37b8:	028e0000 	addeq	r0, lr, #0
    37bc:	00010000 	andeq	r0, r1, r0
    37c0:	00029e53 	andeq	r9, r2, r3, asr lr
    37c4:	0002a200 	andeq	sl, r2, r0, lsl #4
    37c8:	53000100 	movwpl	r0, #256	; 0x100
    37cc:	000002a6 	andeq	r0, r0, r6, lsr #5
    37d0:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    37d4:	c2530001 	subsgt	r0, r3, #1
    37d8:	c6000002 	strgt	r0, [r0], -r2
    37dc:	01000002 	tsteq	r0, r2
    37e0:	02c65300 	sbceq	r5, r6, #0, 6
    37e4:	02d00000 	sbcseq	r0, r0, #0
    37e8:	00010000 	andeq	r0, r1, r0
    37ec:	0002d052 	andeq	sp, r2, r2, asr r0
    37f0:	0002dc00 	andeq	sp, r2, r0, lsl #24
    37f4:	53000100 	movwpl	r0, #256	; 0x100
    37f8:	000002e2 	andeq	r0, r0, r2, ror #5
    37fc:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3800:	00530001 	subseq	r0, r3, r1
    3804:	00000000 	andeq	r0, r0, r0
    3808:	6c000000 	stcvs	0, cr0, [r0], {-0}
    380c:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
    3810:	02000002 	andeq	r0, r0, #2
    3814:	9e9f3000 	cdpls	0, 9, cr3, cr15, cr0, {0}
    3818:	ce000002 	cdpgt	0, 0, cr0, cr0, cr2, {0}
    381c:	01000002 	tsteq	r0, r2
    3820:	02e25400 	rsceq	r5, r2, #0, 8
    3824:	02e40000 	rsceq	r0, r4, #0
    3828:	00010000 	andeq	r0, r1, r0
    382c:	0002e455 	andeq	lr, r2, r5, asr r4
    3830:	0002ec00 	andeq	lr, r2, r0, lsl #24
    3834:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3840:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3844:	00000342 	andeq	r0, r0, r2, asr #6
    3848:	42510001 	subsmi	r0, r1, #1
    384c:	58000003 	stmdapl	r0, {r0, r1}
    3850:	04000003 	streq	r0, [r0], #-3
    3854:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3858:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    385c:	00000000 	andeq	r0, r0, r0
    3860:	0002f000 	andeq	pc, r2, r0
    3864:	00032400 	andeq	r2, r3, r0, lsl #8
    3868:	30000200 	andcc	r0, r0, r0, lsl #4
    386c:	00032c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    3870:	00035800 	andeq	r5, r3, r0, lsl #16
    3874:	52000100 	andpl	r0, r0, #0, 2
	...
    3880:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3884:	00000300 	andeq	r0, r0, r0, lsl #6
    3888:	9f300002 	svcls	0x00300002
    388c:	00000300 	andeq	r0, r0, r0, lsl #6
    3890:	00000312 	andeq	r0, r0, r2, lsl r3
    3894:	34530001 	ldrbcc	r0, [r3], #-1
    3898:	58000003 	stmdapl	r0, {r0, r1}
    389c:	01000003 	tsteq	r0, r3
    38a0:	00005300 	andeq	r5, r0, r0, lsl #6
    38a4:	00000000 	andeq	r0, r0, r0
    38a8:	02f00000 	rscseq	r0, r0, #0
    38ac:	03240000 			; <UNDEFINED> instruction: 0x03240000
    38b0:	00020000 	andeq	r0, r2, r0
    38b4:	03249f30 			; <UNDEFINED> instruction: 0x03249f30
    38b8:	034a0000 	movteq	r0, #40960	; 0xa000
    38bc:	00010000 	andeq	r0, r1, r0
    38c0:	00034c54 	andeq	r4, r3, r4, asr ip
    38c4:	00035400 	andeq	r5, r3, r0, lsl #8
    38c8:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    38d4:	000003f6 	strdeq	r0, [r0], -r6
    38d8:	000003fe 	strdeq	r0, [r0], -lr
    38dc:	fe510001 	cdp2	0, 5, cr0, cr1, cr1, {0}
    38e0:	00000003 	andeq	r0, r0, r3
    38e4:	04000004 	streq	r0, [r0], #-4
    38e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    38ec:	0004009f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    38f0:	00040400 	andeq	r0, r4, r0, lsl #8
    38f4:	51000100 	mrspl	r0, (UNDEF: 16)
    38f8:	00000404 	andeq	r0, r0, r4, lsl #8
    38fc:	00000408 	andeq	r0, r0, r8, lsl #8
    3900:	01f30004 	mvnseq	r0, r4
    3904:	00009f51 	andeq	r9, r0, r1, asr pc
    3908:	00000000 	andeq	r0, r0, r0
    390c:	040c0000 	streq	r0, [ip], #-0
    3910:	040e0000 	streq	r0, [lr], #-0
    3914:	00010000 	andeq	r0, r1, r0
    3918:	00040e52 	andeq	r0, r4, r2, asr lr
    391c:	00041400 	andeq	r1, r4, r0, lsl #8
    3920:	f3000400 	vshl.u8	d0, d0, d0
    3924:	009f5201 	addseq	r5, pc, r1, lsl #4
    3928:	00000000 	andeq	r0, r0, r0
    392c:	14000000 	strne	r0, [r0], #-0
    3930:	1c000004 	stcne	0, cr0, [r0], {4}
    3934:	01000004 	tsteq	r0, r4
    3938:	041c5100 	ldreq	r5, [ip], #-256	; 0x100
    393c:	041e0000 	ldreq	r0, [lr], #-0
    3940:	00040000 	andeq	r0, r4, r0
    3944:	9f5101f3 	svcls	0x005101f3
    3948:	0000041e 	andeq	r0, r0, lr, lsl r4
    394c:	00000422 	andeq	r0, r0, r2, lsr #8
    3950:	22510001 	subscs	r0, r1, #1
    3954:	26000004 	strcs	r0, [r0], -r4
    3958:	04000004 	streq	r0, [r0], #-4
    395c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3960:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3964:	00000000 	andeq	r0, r0, r0
    3968:	00043400 	andeq	r3, r4, r0, lsl #8
    396c:	00044000 	andeq	r4, r4, r0
    3970:	51000100 	mrspl	r0, (UNDEF: 16)
    3974:	00000440 	andeq	r0, r0, r0, asr #8
    3978:	0000044e 	andeq	r0, r0, lr, asr #8
    397c:	01f30004 	mvnseq	r0, r4
    3980:	00009f51 	andeq	r9, r0, r1, asr pc
    3984:	00000000 	andeq	r0, r0, r0
    3988:	04340000 	ldrteq	r0, [r4], #-0
    398c:	04360000 	ldrteq	r0, [r6], #-0
    3990:	00020000 	andeq	r0, r2, r0
    3994:	04369f30 	ldrteq	r9, [r6], #-3888	; 0xf30
    3998:	043a0000 	ldrteq	r0, [sl], #-0
    399c:	00010000 	andeq	r0, r1, r0
    39a0:	00043e53 	andeq	r3, r4, r3, asr lr
    39a4:	00044000 	andeq	r4, r4, r0
    39a8:	53000100 	movwpl	r0, #256	; 0x100
    39ac:	00000440 	andeq	r0, r0, r0, asr #8
    39b0:	0000044e 	andeq	r0, r0, lr, asr #8
    39b4:	00510001 	subseq	r0, r1, r1
    39b8:	00000000 	andeq	r0, r0, r0
    39bc:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    39c0:	61000004 	tstvs	r0, r4
    39c4:	01000004 	tsteq	r0, r4
    39c8:	04615000 	strbteq	r5, [r1], #-0
    39cc:	04640000 	strbteq	r0, [r4], #-0
    39d0:	00010000 	andeq	r0, r1, r0
    39d4:	00046454 	andeq	r6, r4, r4, asr r4
    39d8:	00046700 	andeq	r6, r4, r0, lsl #14
    39dc:	50000100 	andpl	r0, r0, r0, lsl #2
    39e0:	00000467 	andeq	r0, r0, r7, ror #8
    39e4:	00000482 	andeq	r0, r0, r2, lsl #9
    39e8:	00540001 	subseq	r0, r4, r1
    39ec:	00000000 	andeq	r0, r0, r0
    39f0:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    39f4:	56000004 	strpl	r0, [r0], -r4
    39f8:	01000004 	tsteq	r0, r4
    39fc:	04565100 	ldrbeq	r5, [r6], #-256	; 0x100
    3a00:	04820000 	streq	r0, [r2], #0
    3a04:	00040000 	andeq	r0, r4, r0
    3a08:	9f5101f3 	svcls	0x005101f3
	...
    3a14:	0000044e 	andeq	r0, r0, lr, asr #8
    3a18:	0000045c 	andeq	r0, r0, ip, asr r4
    3a1c:	5c520001 	mrrcpl	0, 0, r0, r2, cr1
    3a20:	82000004 	andhi	r0, r0, #4
    3a24:	04000004 	streq	r0, [r0], #-4
    3a28:	5201f300 	andpl	pc, r1, #0, 6
    3a2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a30:	00000000 	andeq	r0, r0, r0
    3a34:	00044e00 	andeq	r4, r4, r0, lsl #28
    3a38:	00046100 	andeq	r6, r4, r0, lsl #2
    3a3c:	53000100 	movwpl	r0, #256	; 0x100
    3a40:	00000461 	andeq	r0, r0, r1, ror #8
    3a44:	00000464 	andeq	r0, r0, r4, ror #8
    3a48:	01f30004 	mvnseq	r0, r4
    3a4c:	04649f53 	strbteq	r9, [r4], #-3923	; 0xf53
    3a50:	04670000 	strbteq	r0, [r7], #-0
    3a54:	00010000 	andeq	r0, r1, r0
    3a58:	00046753 	andeq	r6, r4, r3, asr r7
    3a5c:	00048200 	andeq	r8, r4, r0, lsl #4
    3a60:	f3000400 	vshl.u8	d0, d0, d0
    3a64:	009f5301 	addseq	r5, pc, r1, lsl #6
    3a68:	00000000 	andeq	r0, r0, r0
    3a6c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    3a70:	6a000004 	bvs	3a88 <__Stack_Size+0x3688>
    3a74:	02000004 	andeq	r0, r0, #4
    3a78:	6a9f3000 	bvs	fe7cfa80 <SCS_BASE+0x1e7c1a80>
    3a7c:	6e000004 	cdpvs	0, 0, cr0, cr0, cr4, {0}
    3a80:	01000004 	tsteq	r0, r4
    3a84:	04725100 	ldrbteq	r5, [r2], #-256	; 0x100
    3a88:	04820000 	streq	r0, [r2], #0
    3a8c:	00010000 	andeq	r0, r1, r0
    3a90:	00000051 	andeq	r0, r0, r1, asr r0
    3a94:	00000000 	andeq	r0, r0, r0
    3a98:	00048200 	andeq	r8, r4, r0, lsl #4
    3a9c:	00049200 	andeq	r9, r4, r0, lsl #4
    3aa0:	51000100 	mrspl	r0, (UNDEF: 16)
    3aa4:	00000492 	muleq	r0, r2, r4
    3aa8:	00000496 	muleq	r0, r6, r4
    3aac:	01f30004 	mvnseq	r0, r4
    3ab0:	00009f51 	andeq	r9, r0, r1, asr pc
    3ab4:	00000000 	andeq	r0, r0, r0
    3ab8:	04820000 	streq	r0, [r2], #0
    3abc:	048a0000 	streq	r0, [sl], #0
    3ac0:	00010000 	andeq	r0, r1, r0
    3ac4:	00048a53 	andeq	r8, r4, r3, asr sl
    3ac8:	00049600 	andeq	r9, r4, r0, lsl #12
    3acc:	f3000400 	vshl.u8	d0, d0, d0
    3ad0:	009f5301 	addseq	r5, pc, r1, lsl #6
    3ad4:	00000000 	andeq	r0, r0, r0
    3ad8:	82000000 	andhi	r0, r0, #0
    3adc:	86000004 	strhi	r0, [r0], -r4
    3ae0:	02000004 	andeq	r0, r0, #4
    3ae4:	869f3000 	ldrhi	r3, [pc], r0
    3ae8:	8c000004 	stchi	0, cr0, [r0], {4}
    3aec:	06000004 	streq	r0, [r0], -r4
    3af0:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    3af4:	929f1aff 	addsls	r1, pc, #1044480	; 0xff000
    3af8:	96000004 	strls	r0, [r0], -r4
    3afc:	01000004 	tsteq	r0, r4
    3b00:	00005100 	andeq	r5, r0, r0, lsl #2
    3b04:	00000000 	andeq	r0, r0, r0
    3b08:	04960000 	ldreq	r0, [r6], #0
    3b0c:	049d0000 	ldreq	r0, [sp], #0
    3b10:	00010000 	andeq	r0, r1, r0
    3b14:	00049d50 	andeq	r9, r4, r0, asr sp
    3b18:	0004b000 	andeq	fp, r4, r0
    3b1c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3b28:	00000496 	muleq	r0, r6, r4
    3b2c:	0000049d 	muleq	r0, sp, r4
    3b30:	9d510001 	ldclls	0, cr0, [r1, #-4]
    3b34:	b0000004 	andlt	r0, r0, r4
    3b38:	04000004 	streq	r0, [r0], #-4
    3b3c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b44:	00000000 	andeq	r0, r0, r0
    3b48:	00049600 	andeq	r9, r4, r0, lsl #12
    3b4c:	00049d00 	andeq	r9, r4, r0, lsl #26
    3b50:	52000100 	andpl	r0, r0, #0, 2
    3b54:	0000049d 	muleq	r0, sp, r4
    3b58:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    3b5c:	01f30004 	mvnseq	r0, r4
    3b60:	00009f52 	andeq	r9, r0, r2, asr pc
    3b64:	00000000 	andeq	r0, r0, r0
    3b68:	04960000 	ldreq	r0, [r6], #0
    3b6c:	049d0000 	ldreq	r0, [sp], #0
    3b70:	00010000 	andeq	r0, r1, r0
    3b74:	00049d53 	andeq	r9, r4, r3, asr sp
    3b78:	0004b000 	andeq	fp, r4, r0
    3b7c:	f3000400 	vshl.u8	d0, d0, d0
    3b80:	009f5301 	addseq	r5, pc, r1, lsl #6
    3b84:	00000000 	andeq	r0, r0, r0
    3b88:	96000000 	strls	r0, [r0], -r0
    3b8c:	a0000004 	andge	r0, r0, r4
    3b90:	02000004 	andeq	r0, r0, #4
    3b94:	a09f3000 	addsge	r3, pc, r0
    3b98:	a4000004 	strge	r0, [r0], #-4
    3b9c:	05000004 	streq	r0, [r0, #-4]
    3ba0:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    3ba4:	04a89f21 	strteq	r9, [r8], #3873	; 0xf21
    3ba8:	04ac0000 	strteq	r0, [ip], #0
    3bac:	00050000 	andeq	r0, r5, r0
    3bb0:	21370073 	teqcs	r7, r3, ror r0
    3bb4:	0004ac9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    3bb8:	0004b000 	andeq	fp, r4, r0
    3bbc:	53000100 	movwpl	r0, #256	; 0x100
	...
    3bc8:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    3bcc:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    3bd0:	b7500001 	ldrblt	r0, [r0, -r1]
    3bd4:	c4000004 	strgt	r0, [r0], #-4
    3bd8:	01000004 	tsteq	r0, r4
    3bdc:	00005400 	andeq	r5, r0, r0, lsl #8
    3be0:	00000000 	andeq	r0, r0, r0
    3be4:	04b00000 	ldrteq	r0, [r0], #0
    3be8:	04b70000 	ldrteq	r0, [r7], #0
    3bec:	00010000 	andeq	r0, r1, r0
    3bf0:	0004b751 	andeq	fp, r4, r1, asr r7
    3bf4:	0004c400 	andeq	ip, r4, r0, lsl #8
    3bf8:	f3000400 	vshl.u8	d0, d0, d0
    3bfc:	009f5101 	addseq	r5, pc, r1, lsl #2
    3c00:	00000000 	andeq	r0, r0, r0
    3c04:	b0000000 	andlt	r0, r0, r0
    3c08:	b7000004 	strlt	r0, [r0, -r4]
    3c0c:	01000004 	tsteq	r0, r4
    3c10:	04b75200 	ldrteq	r5, [r7], #512	; 0x200
    3c14:	04c40000 	strbeq	r0, [r4], #0
    3c18:	00040000 	andeq	r0, r4, r0
    3c1c:	9f5201f3 	svcls	0x005201f3
	...
    3c28:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    3c2c:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    3c30:	b7530001 	ldrblt	r0, [r3, -r1]
    3c34:	c4000004 	strgt	r0, [r0], #-4
    3c38:	04000004 	streq	r0, [r0], #-4
    3c3c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3c40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c44:	00000000 	andeq	r0, r0, r0
    3c48:	0004ca00 	andeq	ip, r4, r0, lsl #20
    3c4c:	0004d600 	andeq	sp, r4, r0, lsl #12
    3c50:	51000100 	mrspl	r0, (UNDEF: 16)
    3c54:	000004d6 	ldrdeq	r0, [r0], -r6
    3c58:	000004da 	ldrdeq	r0, [r0], -sl
    3c5c:	01f30004 	mvnseq	r0, r4
    3c60:	00009f51 	andeq	r9, r0, r1, asr pc
    3c64:	00000000 	andeq	r0, r0, r0
    3c68:	04ca0000 	strbeq	r0, [sl], #0
    3c6c:	04cc0000 	strbeq	r0, [ip], #0
    3c70:	00020000 	andeq	r0, r2, r0
    3c74:	04cc9f30 	strbeq	r9, [ip], #3888	; 0xf30
    3c78:	04d00000 	ldrbeq	r0, [r0], #0
    3c7c:	00010000 	andeq	r0, r1, r0
    3c80:	0004d453 	andeq	sp, r4, r3, asr r4
    3c84:	0004d600 	andeq	sp, r4, r0, lsl #12
    3c88:	53000100 	movwpl	r0, #256	; 0x100
    3c8c:	000004d6 	ldrdeq	r0, [r0], -r6
    3c90:	000004da 	ldrdeq	r0, [r0], -sl
    3c94:	00510001 	subseq	r0, r1, r1
    3c98:	00000000 	andeq	r0, r0, r0
    3c9c:	da000000 	ble	3ca4 <__Stack_Size+0x38a4>
    3ca0:	e6000004 	str	r0, [r0], -r4
    3ca4:	01000004 	tsteq	r0, r4
    3ca8:	04e65100 	strbteq	r5, [r6], #256	; 0x100
    3cac:	04ea0000 	strbteq	r0, [sl], #0
    3cb0:	00040000 	andeq	r0, r4, r0
    3cb4:	9f5101f3 	svcls	0x005101f3
	...
    3cc0:	000004da 	ldrdeq	r0, [r0], -sl
    3cc4:	000004dc 	ldrdeq	r0, [r0], -ip
    3cc8:	9f300002 	svcls	0x00300002
    3ccc:	000004dc 	ldrdeq	r0, [r0], -ip
    3cd0:	000004e0 	andeq	r0, r0, r0, ror #9
    3cd4:	e4530001 	ldrb	r0, [r3], #-1
    3cd8:	e6000004 	str	r0, [r0], -r4
    3cdc:	01000004 	tsteq	r0, r4
    3ce0:	04e65300 	strbteq	r5, [r6], #768	; 0x300
    3ce4:	04ea0000 	strbteq	r0, [sl], #0
    3ce8:	00010000 	andeq	r0, r1, r0
    3cec:	00000051 	andeq	r0, r0, r1, asr r0
    3cf0:	00000000 	andeq	r0, r0, r0
    3cf4:	0004ea00 	andeq	lr, r4, r0, lsl #20
    3cf8:	00051800 	andeq	r1, r5, r0, lsl #16
    3cfc:	51000100 	mrspl	r0, (UNDEF: 16)
    3d00:	00000518 	andeq	r0, r0, r8, lsl r5
    3d04:	00000526 	andeq	r0, r0, r6, lsr #10
    3d08:	01f30004 	mvnseq	r0, r4
    3d0c:	00009f51 	andeq	r9, r0, r1, asr pc
    3d10:	00000000 	andeq	r0, r0, r0
    3d14:	04ea0000 	strbteq	r0, [sl], #0
    3d18:	05080000 	streq	r0, [r8, #-0]
    3d1c:	00010000 	andeq	r0, r1, r0
    3d20:	00050852 	andeq	r0, r5, r2, asr r8
    3d24:	00052600 	andeq	r2, r5, r0, lsl #12
    3d28:	f3000400 	vshl.u8	d0, d0, d0
    3d2c:	009f5201 	addseq	r5, pc, r1, lsl #4
    3d30:	00000000 	andeq	r0, r0, r0
    3d34:	ea000000 	b	3d3c <__Stack_Size+0x393c>
    3d38:	16000004 	strne	r0, [r0], -r4
    3d3c:	01000005 	tsteq	r0, r5
    3d40:	05165300 	ldreq	r5, [r6, #-768]	; 0x300
    3d44:	05260000 	streq	r0, [r6, #-0]!
    3d48:	00040000 	andeq	r0, r4, r0
    3d4c:	9f5301f3 	svcls	0x005301f3
	...
    3d58:	000004ea 	andeq	r0, r0, sl, ror #9
    3d5c:	000004ee 	andeq	r0, r0, lr, ror #9
    3d60:	9f300002 	svcls	0x00300002
    3d64:	000004ee 	andeq	r0, r0, lr, ror #9
    3d68:	00000504 	andeq	r0, r0, r4, lsl #10
    3d6c:	0e560001 	cdpeq	0, 5, cr0, cr6, cr1, {0}
    3d70:	18000005 	stmdane	r0, {r0, r2}
    3d74:	01000005 	tsteq	r0, r5
    3d78:	05185600 	ldreq	r5, [r8, #-1536]	; 0x600
    3d7c:	05260000 	streq	r0, [r6, #-0]!
    3d80:	00010000 	andeq	r0, r1, r0
    3d84:	00000051 	andeq	r0, r0, r1, asr r0
    3d88:	00000000 	andeq	r0, r0, r0
    3d8c:	0004ea00 	andeq	lr, r4, r0, lsl #20
    3d90:	0004f000 	andeq	pc, r4, r0
    3d94:	30000200 	andcc	r0, r0, r0, lsl #4
    3d98:	0004f09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    3d9c:	0004f600 	andeq	pc, r4, r0, lsl #12
    3da0:	54000100 	strpl	r0, [r0], #-256	; 0x100
    3da4:	0000051c 	andeq	r0, r0, ip, lsl r5
    3da8:	00000526 	andeq	r0, r0, r6, lsr #10
    3dac:	00540001 	subseq	r0, r4, r1
    3db0:	00000000 	andeq	r0, r0, r0
    3db4:	ea000000 	b	3dbc <__Stack_Size+0x39bc>
    3db8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
    3dbc:	02000004 	andeq	r0, r0, #4
    3dc0:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    3dc4:	00000004 	andeq	r0, r0, r4
    3dc8:	01000005 	tsteq	r0, r5
    3dcc:	051e5500 	ldreq	r5, [lr, #-1280]	; 0x500
    3dd0:	05260000 	streq	r0, [r6, #-0]!
    3dd4:	00010000 	andeq	r0, r1, r0
    3dd8:	00000055 	andeq	r0, r0, r5, asr r0
    3ddc:	00000000 	andeq	r0, r0, r0
    3de0:	00052600 	andeq	r2, r5, r0, lsl #12
    3de4:	00053200 	andeq	r3, r5, r0, lsl #4
    3de8:	51000100 	mrspl	r0, (UNDEF: 16)
    3dec:	00000532 	andeq	r0, r0, r2, lsr r5
    3df0:	00000536 	andeq	r0, r0, r6, lsr r5
    3df4:	01f30004 	mvnseq	r0, r4
    3df8:	00009f51 	andeq	r9, r0, r1, asr pc
    3dfc:	00000000 	andeq	r0, r0, r0
    3e00:	05260000 	streq	r0, [r6, #-0]!
    3e04:	05280000 	streq	r0, [r8, #-0]!
    3e08:	00020000 	andeq	r0, r2, r0
    3e0c:	05289f30 	streq	r9, [r8, #-3888]!	; 0xf30
    3e10:	052c0000 	streq	r0, [ip, #-0]!
    3e14:	00010000 	andeq	r0, r1, r0
    3e18:	00053053 	andeq	r3, r5, r3, asr r0
    3e1c:	00053200 	andeq	r3, r5, r0, lsl #4
    3e20:	53000100 	movwpl	r0, #256	; 0x100
    3e24:	00000532 	andeq	r0, r0, r2, lsr r5
    3e28:	00000536 	andeq	r0, r0, r6, lsr r5
    3e2c:	00510001 	subseq	r0, r1, r1
    3e30:	00000000 	andeq	r0, r0, r0
    3e34:	36000000 	strcc	r0, [r0], -r0
    3e38:	44000005 	strmi	r0, [r0], #-5
    3e3c:	01000005 	tsteq	r0, r5
    3e40:	05445100 	strbeq	r5, [r4, #-256]	; 0x100
    3e44:	054a0000 	strbeq	r0, [sl, #-0]
    3e48:	00040000 	andeq	r0, r4, r0
    3e4c:	9f5101f3 	svcls	0x005101f3
	...
    3e58:	00000536 	andeq	r0, r0, r6, lsr r5
    3e5c:	00000538 	andeq	r0, r0, r8, lsr r5
    3e60:	9f300002 	svcls	0x00300002
    3e64:	00000538 	andeq	r0, r0, r8, lsr r5
    3e68:	0000053c 	andeq	r0, r0, ip, lsr r5
    3e6c:	40530001 	subsmi	r0, r3, r1
    3e70:	46000005 	strmi	r0, [r0], -r5
    3e74:	01000005 	tsteq	r0, r5
    3e78:	05465300 	strbeq	r5, [r6, #-768]	; 0x300
    3e7c:	054a0000 	strbeq	r0, [sl, #-0]
    3e80:	00010000 	andeq	r0, r1, r0
    3e84:	00000051 	andeq	r0, r0, r1, asr r0
    3e88:	00000000 	andeq	r0, r0, r0
    3e8c:	00054a00 	andeq	r4, r5, r0, lsl #20
    3e90:	00055600 	andeq	r5, r5, r0, lsl #12
    3e94:	51000100 	mrspl	r0, (UNDEF: 16)
    3e98:	00000556 	andeq	r0, r0, r6, asr r5
    3e9c:	0000055a 	andeq	r0, r0, sl, asr r5
    3ea0:	01f30004 	mvnseq	r0, r4
    3ea4:	00009f51 	andeq	r9, r0, r1, asr pc
    3ea8:	00000000 	andeq	r0, r0, r0
    3eac:	054a0000 	strbeq	r0, [sl, #-0]
    3eb0:	054c0000 	strbeq	r0, [ip, #-0]
    3eb4:	00020000 	andeq	r0, r2, r0
    3eb8:	054c9f30 	strbeq	r9, [ip, #-3888]	; 0xf30
    3ebc:	05500000 	ldrbeq	r0, [r0, #-0]
    3ec0:	00010000 	andeq	r0, r1, r0
    3ec4:	00055453 	andeq	r5, r5, r3, asr r4
    3ec8:	00055600 	andeq	r5, r5, r0, lsl #12
    3ecc:	53000100 	movwpl	r0, #256	; 0x100
    3ed0:	00000556 	andeq	r0, r0, r6, asr r5
    3ed4:	0000055a 	andeq	r0, r0, sl, asr r5
    3ed8:	00510001 	subseq	r0, r1, r1
    3edc:	00000000 	andeq	r0, r0, r0
    3ee0:	5a000000 	bpl	3ee8 <__Stack_Size+0x3ae8>
    3ee4:	68000005 	stmdavs	r0, {r0, r2}
    3ee8:	01000005 	tsteq	r0, r5
    3eec:	05685100 	strbeq	r5, [r8, #-256]!	; 0x100
    3ef0:	056e0000 	strbeq	r0, [lr, #-0]!
    3ef4:	00040000 	andeq	r0, r4, r0
    3ef8:	9f5101f3 	svcls	0x005101f3
	...
    3f04:	0000055a 	andeq	r0, r0, sl, asr r5
    3f08:	0000055c 	andeq	r0, r0, ip, asr r5
    3f0c:	9f300002 	svcls	0x00300002
    3f10:	0000055c 	andeq	r0, r0, ip, asr r5
    3f14:	00000560 	andeq	r0, r0, r0, ror #10
    3f18:	64530001 	ldrbvs	r0, [r3], #-1
    3f1c:	6a000005 	bvs	3f38 <__Stack_Size+0x3b38>
    3f20:	01000005 	tsteq	r0, r5
    3f24:	056a5300 	strbeq	r5, [sl, #-768]!	; 0x300
    3f28:	056e0000 	strbeq	r0, [lr, #-0]!
    3f2c:	00010000 	andeq	r0, r1, r0
    3f30:	00000051 	andeq	r0, r0, r1, asr r0
    3f34:	00000000 	andeq	r0, r0, r0
    3f38:	0005ce00 	andeq	ip, r5, r0, lsl #28
    3f3c:	0005da00 	andeq	sp, r5, r0, lsl #20
    3f40:	51000100 	mrspl	r0, (UNDEF: 16)
    3f44:	000005da 	ldrdeq	r0, [r0], -sl
    3f48:	000005de 	ldrdeq	r0, [r0], -lr
    3f4c:	01f30004 	mvnseq	r0, r4
    3f50:	00009f51 	andeq	r9, r0, r1, asr pc
    3f54:	00000000 	andeq	r0, r0, r0
    3f58:	05ce0000 	strbeq	r0, [lr]
    3f5c:	05d00000 	ldrbeq	r0, [r0]
    3f60:	00020000 	andeq	r0, r2, r0
    3f64:	05d09f30 	ldrbeq	r9, [r0, #3888]	; 0xf30
    3f68:	05d40000 	ldrbeq	r0, [r4]
    3f6c:	00010000 	andeq	r0, r1, r0
    3f70:	0005d853 	andeq	sp, r5, r3, asr r8
    3f74:	0005da00 	andeq	sp, r5, r0, lsl #20
    3f78:	53000100 	movwpl	r0, #256	; 0x100
    3f7c:	000005da 	ldrdeq	r0, [r0], -sl
    3f80:	000005de 	ldrdeq	r0, [r0], -lr
    3f84:	00510001 	subseq	r0, r1, r1
    3f88:	00000000 	andeq	r0, r0, r0
    3f8c:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    3f90:	ec000005 	stc	0, cr0, [r0], {5}
    3f94:	01000005 	tsteq	r0, r5
    3f98:	05ec5100 	strbeq	r5, [ip, #256]!	; 0x100
    3f9c:	05f20000 	ldrbeq	r0, [r2, #0]!
    3fa0:	00040000 	andeq	r0, r4, r0
    3fa4:	9f5101f3 	svcls	0x005101f3
	...
    3fb0:	000005de 	ldrdeq	r0, [r0], -lr
    3fb4:	000005e0 	andeq	r0, r0, r0, ror #11
    3fb8:	9f300002 	svcls	0x00300002
    3fbc:	000005e0 	andeq	r0, r0, r0, ror #11
    3fc0:	000005e4 	andeq	r0, r0, r4, ror #11
    3fc4:	e8530001 	ldmda	r3, {r0}^
    3fc8:	ee000005 	cdp	0, 0, cr0, cr0, cr5, {0}
    3fcc:	01000005 	tsteq	r0, r5
    3fd0:	05ee5300 	strbeq	r5, [lr, #768]!	; 0x300
    3fd4:	05f20000 	ldrbeq	r0, [r2, #0]!
    3fd8:	00010000 	andeq	r0, r1, r0
    3fdc:	00000051 	andeq	r0, r0, r1, asr r0
    3fe0:	00000000 	andeq	r0, r0, r0
    3fe4:	0005f200 	andeq	pc, r5, r0, lsl #4
    3fe8:	0005fe00 	andeq	pc, r5, r0, lsl #28
    3fec:	51000100 	mrspl	r0, (UNDEF: 16)
    3ff0:	000005fe 	strdeq	r0, [r0], -lr
    3ff4:	00000602 	andeq	r0, r0, r2, lsl #12
    3ff8:	01f30004 	mvnseq	r0, r4
    3ffc:	00009f51 	andeq	r9, r0, r1, asr pc
    4000:	00000000 	andeq	r0, r0, r0
    4004:	05f20000 	ldrbeq	r0, [r2, #0]!
    4008:	05f40000 	ldrbeq	r0, [r4, #0]!
    400c:	00020000 	andeq	r0, r2, r0
    4010:	05f49f30 	ldrbeq	r9, [r4, #3888]!	; 0xf30
    4014:	05f80000 	ldrbeq	r0, [r8, #0]!
    4018:	00010000 	andeq	r0, r1, r0
    401c:	0005fc53 	andeq	pc, r5, r3, asr ip	; <UNPREDICTABLE>
    4020:	0005fe00 	andeq	pc, r5, r0, lsl #28
    4024:	53000100 	movwpl	r0, #256	; 0x100
    4028:	000005fe 	strdeq	r0, [r0], -lr
    402c:	00000602 	andeq	r0, r0, r2, lsl #12
    4030:	00510001 	subseq	r0, r1, r1
    4034:	00000000 	andeq	r0, r0, r0
    4038:	02000000 	andeq	r0, r0, #0
    403c:	10000006 	andne	r0, r0, r6
    4040:	01000006 	tsteq	r0, r6
    4044:	06105100 	ldreq	r5, [r0], -r0, lsl #2
    4048:	06160000 	ldreq	r0, [r6], -r0
    404c:	00040000 	andeq	r0, r4, r0
    4050:	9f5101f3 	svcls	0x005101f3
	...
    405c:	00000602 	andeq	r0, r0, r2, lsl #12
    4060:	00000604 	andeq	r0, r0, r4, lsl #12
    4064:	9f300002 	svcls	0x00300002
    4068:	00000604 	andeq	r0, r0, r4, lsl #12
    406c:	00000608 	andeq	r0, r0, r8, lsl #12
    4070:	0c530001 	mrrceq	0, 0, r0, r3, cr1
    4074:	12000006 	andne	r0, r0, #6
    4078:	01000006 	tsteq	r0, r6
    407c:	06125300 	ldreq	r5, [r2], -r0, lsl #6
    4080:	06160000 	ldreq	r0, [r6], -r0
    4084:	00010000 	andeq	r0, r1, r0
    4088:	00000051 	andeq	r0, r0, r1, asr r0
    408c:	00000000 	andeq	r0, r0, r0
    4090:	00061600 	andeq	r1, r6, r0, lsl #12
    4094:	00062200 	andeq	r2, r6, r0, lsl #4
    4098:	51000100 	mrspl	r0, (UNDEF: 16)
    409c:	00000622 	andeq	r0, r0, r2, lsr #12
    40a0:	00000626 	andeq	r0, r0, r6, lsr #12
    40a4:	01f30004 	mvnseq	r0, r4
    40a8:	00009f51 	andeq	r9, r0, r1, asr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	06160000 	ldreq	r0, [r6], -r0
    40b4:	06180000 	ldreq	r0, [r8], -r0
    40b8:	00020000 	andeq	r0, r2, r0
    40bc:	06189f30 	sasxeq	r9, r8, r0
    40c0:	061c0000 	ldreq	r0, [ip], -r0
    40c4:	00010000 	andeq	r0, r1, r0
    40c8:	00062053 	andeq	r2, r6, r3, asr r0
    40cc:	00062200 	andeq	r2, r6, r0, lsl #4
    40d0:	53000100 	movwpl	r0, #256	; 0x100
    40d4:	00000622 	andeq	r0, r0, r2, lsr #12
    40d8:	00000626 	andeq	r0, r0, r6, lsr #12
    40dc:	00510001 	subseq	r0, r1, r1
    40e0:	00000000 	andeq	r0, r0, r0
    40e4:	26000000 	strcs	r0, [r0], -r0
    40e8:	34000006 	strcc	r0, [r0], #-6
    40ec:	01000006 	tsteq	r0, r6
    40f0:	06345100 	ldrteq	r5, [r4], -r0, lsl #2
    40f4:	063a0000 	ldrteq	r0, [sl], -r0
    40f8:	00040000 	andeq	r0, r4, r0
    40fc:	9f5101f3 	svcls	0x005101f3
	...
    4108:	00000626 	andeq	r0, r0, r6, lsr #12
    410c:	00000628 	andeq	r0, r0, r8, lsr #12
    4110:	9f300002 	svcls	0x00300002
    4114:	00000628 	andeq	r0, r0, r8, lsr #12
    4118:	0000062c 	andeq	r0, r0, ip, lsr #12
    411c:	30530001 	subscc	r0, r3, r1
    4120:	36000006 	strcc	r0, [r0], -r6
    4124:	01000006 	tsteq	r0, r6
    4128:	06365300 	ldrteq	r5, [r6], -r0, lsl #6
    412c:	063a0000 	ldrteq	r0, [sl], -r0
    4130:	00010000 	andeq	r0, r1, r0
    4134:	00000051 	andeq	r0, r0, r1, asr r0
    4138:	00000000 	andeq	r0, r0, r0
    413c:	00063a00 	andeq	r3, r6, r0, lsl #20
    4140:	00064600 	andeq	r4, r6, r0, lsl #12
    4144:	51000100 	mrspl	r0, (UNDEF: 16)
    4148:	00000646 	andeq	r0, r0, r6, asr #12
    414c:	0000064a 	andeq	r0, r0, sl, asr #12
    4150:	01f30004 	mvnseq	r0, r4
    4154:	00009f51 	andeq	r9, r0, r1, asr pc
    4158:	00000000 	andeq	r0, r0, r0
    415c:	063a0000 	ldrteq	r0, [sl], -r0
    4160:	063c0000 	ldrteq	r0, [ip], -r0
    4164:	00020000 	andeq	r0, r2, r0
    4168:	063c9f30 	shasxeq	r9, ip, r0
    416c:	06400000 	strbeq	r0, [r0], -r0
    4170:	00010000 	andeq	r0, r1, r0
    4174:	00064453 	andeq	r4, r6, r3, asr r4
    4178:	00064600 	andeq	r4, r6, r0, lsl #12
    417c:	53000100 	movwpl	r0, #256	; 0x100
    4180:	00000646 	andeq	r0, r0, r6, asr #12
    4184:	0000064a 	andeq	r0, r0, sl, asr #12
    4188:	00510001 	subseq	r0, r1, r1
    418c:	00000000 	andeq	r0, r0, r0
    4190:	4a000000 	bmi	4198 <__Stack_Size+0x3d98>
    4194:	58000006 	stmdapl	r0, {r1, r2}
    4198:	01000006 	tsteq	r0, r6
    419c:	06585100 	ldrbeq	r5, [r8], -r0, lsl #2
    41a0:	065e0000 	ldrbeq	r0, [lr], -r0
    41a4:	00040000 	andeq	r0, r4, r0
    41a8:	9f5101f3 	svcls	0x005101f3
	...
    41b4:	0000064a 	andeq	r0, r0, sl, asr #12
    41b8:	0000064c 	andeq	r0, r0, ip, asr #12
    41bc:	9f300002 	svcls	0x00300002
    41c0:	0000064c 	andeq	r0, r0, ip, asr #12
    41c4:	00000650 	andeq	r0, r0, r0, asr r6
    41c8:	54530001 	ldrbpl	r0, [r3], #-1
    41cc:	5a000006 	bpl	41ec <__Stack_Size+0x3dec>
    41d0:	01000006 	tsteq	r0, r6
    41d4:	065a5300 	ldrbeq	r5, [sl], -r0, lsl #6
    41d8:	065e0000 	ldrbeq	r0, [lr], -r0
    41dc:	00010000 	andeq	r0, r1, r0
    41e0:	00000051 	andeq	r0, r0, r1, asr r0
    41e4:	00000000 	andeq	r0, r0, r0
    41e8:	00065e00 	andeq	r5, r6, r0, lsl #28
    41ec:	00066a00 	andeq	r6, r6, r0, lsl #20
    41f0:	51000100 	mrspl	r0, (UNDEF: 16)
    41f4:	0000066a 	andeq	r0, r0, sl, ror #12
    41f8:	0000066e 	andeq	r0, r0, lr, ror #12
    41fc:	01f30004 	mvnseq	r0, r4
    4200:	00009f51 	andeq	r9, r0, r1, asr pc
    4204:	00000000 	andeq	r0, r0, r0
    4208:	065e0000 	ldrbeq	r0, [lr], -r0
    420c:	06600000 	strbteq	r0, [r0], -r0
    4210:	00020000 	andeq	r0, r2, r0
    4214:	06609f30 	uqasxeq	r9, r0, r0
    4218:	06640000 	strbteq	r0, [r4], -r0
    421c:	00010000 	andeq	r0, r1, r0
    4220:	00066853 	andeq	r6, r6, r3, asr r8
    4224:	00066a00 	andeq	r6, r6, r0, lsl #20
    4228:	53000100 	movwpl	r0, #256	; 0x100
    422c:	0000066a 	andeq	r0, r0, sl, ror #12
    4230:	0000066e 	andeq	r0, r0, lr, ror #12
    4234:	00510001 	subseq	r0, r1, r1
    4238:	00000000 	andeq	r0, r0, r0
    423c:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    4240:	78000006 	stmdavc	r0, {r1, r2}
    4244:	01000006 	tsteq	r0, r6
    4248:	06785100 	ldrbteq	r5, [r8], -r0, lsl #2
    424c:	067e0000 	ldrbteq	r0, [lr], -r0
    4250:	00040000 	andeq	r0, r4, r0
    4254:	9f5101f3 	svcls	0x005101f3
	...
    4260:	0000066e 	andeq	r0, r0, lr, ror #12
    4264:	00000670 	andeq	r0, r0, r0, ror r6
    4268:	9f300002 	svcls	0x00300002
    426c:	00000670 	andeq	r0, r0, r0, ror r6
    4270:	0000067a 	andeq	r0, r0, sl, ror r6
    4274:	7a530001 	bvc	14c4280 <__Stack_Size+0x14c3e80>
    4278:	7e000006 	cdpvc	0, 0, cr0, cr0, cr6, {0}
    427c:	01000006 	tsteq	r0, r6
    4280:	00005100 	andeq	r5, r0, r0, lsl #2
    4284:	00000000 	andeq	r0, r0, r0
    4288:	067e0000 	ldrbteq	r0, [lr], -r0
    428c:	068a0000 	streq	r0, [sl], r0
    4290:	00010000 	andeq	r0, r1, r0
    4294:	00068a51 	andeq	r8, r6, r1, asr sl
    4298:	00068e00 	andeq	r8, r6, r0, lsl #28
    429c:	f3000400 	vshl.u8	d0, d0, d0
    42a0:	009f5101 	addseq	r5, pc, r1, lsl #2
    42a4:	00000000 	andeq	r0, r0, r0
    42a8:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    42ac:	80000006 	andhi	r0, r0, r6
    42b0:	02000006 	andeq	r0, r0, #6
    42b4:	809f3000 	addshi	r3, pc, r0
    42b8:	84000006 	strhi	r0, [r0], #-6
    42bc:	01000006 	tsteq	r0, r6
    42c0:	06885300 	streq	r5, [r8], r0, lsl #6
    42c4:	068a0000 	streq	r0, [sl], r0
    42c8:	00010000 	andeq	r0, r1, r0
    42cc:	00068a53 	andeq	r8, r6, r3, asr sl
    42d0:	00068e00 	andeq	r8, r6, r0, lsl #28
    42d4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    42e0:	0000068e 	andeq	r0, r0, lr, lsl #13
    42e4:	00000698 	muleq	r0, r8, r6
    42e8:	98510001 	ldmdals	r1, {r0}^
    42ec:	9e000006 	cdpls	0, 0, cr0, cr0, cr6, {0}
    42f0:	04000006 	streq	r0, [r0], #-6
    42f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    42f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    42fc:	00000000 	andeq	r0, r0, r0
    4300:	00068e00 	andeq	r8, r6, r0, lsl #28
    4304:	00069000 	andeq	r9, r6, r0
    4308:	30000200 	andcc	r0, r0, r0, lsl #4
    430c:	0006909f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    4310:	00069a00 	andeq	r9, r6, r0, lsl #20
    4314:	53000100 	movwpl	r0, #256	; 0x100
    4318:	0000069a 	muleq	r0, sl, r6
    431c:	0000069e 	muleq	r0, lr, r6
    4320:	00510001 	subseq	r0, r1, r1
    4324:	00000000 	andeq	r0, r0, r0
    4328:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    432c:	aa000006 	bge	434c <__Stack_Size+0x3f4c>
    4330:	01000006 	tsteq	r0, r6
    4334:	06aa5100 	strteq	r5, [sl], r0, lsl #2
    4338:	06ae0000 	strteq	r0, [lr], r0
    433c:	00040000 	andeq	r0, r4, r0
    4340:	9f5101f3 	svcls	0x005101f3
	...
    434c:	0000069e 	muleq	r0, lr, r6
    4350:	000006a0 	andeq	r0, r0, r0, lsr #13
    4354:	9f300002 	svcls	0x00300002
    4358:	000006a0 	andeq	r0, r0, r0, lsr #13
    435c:	000006a4 	andeq	r0, r0, r4, lsr #13
    4360:	a8530001 	ldmdage	r3, {r0}^
    4364:	aa000006 	bge	4384 <__Stack_Size+0x3f84>
    4368:	01000006 	tsteq	r0, r6
    436c:	06aa5300 	strteq	r5, [sl], r0, lsl #6
    4370:	06ae0000 	strteq	r0, [lr], r0
    4374:	00010000 	andeq	r0, r1, r0
    4378:	00000051 	andeq	r0, r0, r1, asr r0
    437c:	00000000 	andeq	r0, r0, r0
    4380:	0006ae00 	andeq	sl, r6, r0, lsl #28
    4384:	0006ba00 	andeq	fp, r6, r0, lsl #20
    4388:	51000100 	mrspl	r0, (UNDEF: 16)
    438c:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    4390:	000006be 			; <UNDEFINED> instruction: 0x000006be
    4394:	01f30004 	mvnseq	r0, r4
    4398:	00009f51 	andeq	r9, r0, r1, asr pc
    439c:	00000000 	andeq	r0, r0, r0
    43a0:	06ae0000 	strteq	r0, [lr], r0
    43a4:	06b00000 	ldrteq	r0, [r0], r0
    43a8:	00020000 	andeq	r0, r2, r0
    43ac:	06b09f30 			; <UNDEFINED> instruction: 0x06b09f30
    43b0:	06b40000 	ldrteq	r0, [r4], r0
    43b4:	00010000 	andeq	r0, r1, r0
    43b8:	0006b853 	andeq	fp, r6, r3, asr r8
    43bc:	0006ba00 	andeq	fp, r6, r0, lsl #20
    43c0:	53000100 	movwpl	r0, #256	; 0x100
    43c4:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    43c8:	000006be 			; <UNDEFINED> instruction: 0x000006be
    43cc:	00510001 	subseq	r0, r1, r1
    43d0:	00000000 	andeq	r0, r0, r0
    43d4:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    43d8:	cc000006 	stcgt	0, cr0, [r0], {6}
    43dc:	01000006 	tsteq	r0, r6
    43e0:	06cc5100 	strbeq	r5, [ip], r0, lsl #2
    43e4:	06d20000 	ldrbeq	r0, [r2], r0
    43e8:	00040000 	andeq	r0, r4, r0
    43ec:	9f5101f3 	svcls	0x005101f3
	...
    43f8:	000006be 			; <UNDEFINED> instruction: 0x000006be
    43fc:	000006c0 	andeq	r0, r0, r0, asr #13
    4400:	9f300002 	svcls	0x00300002
    4404:	000006c0 	andeq	r0, r0, r0, asr #13
    4408:	000006c4 	andeq	r0, r0, r4, asr #13
    440c:	c8530001 	ldmdagt	r3, {r0}^
    4410:	ce000006 	cdpgt	0, 0, cr0, cr0, cr6, {0}
    4414:	01000006 	tsteq	r0, r6
    4418:	06ce5300 	strbeq	r5, [lr], r0, lsl #6
    441c:	06d20000 	ldrbeq	r0, [r2], r0
    4420:	00010000 	andeq	r0, r1, r0
    4424:	00000051 	andeq	r0, r0, r1, asr r0
    4428:	00000000 	andeq	r0, r0, r0
    442c:	0006d200 	andeq	sp, r6, r0, lsl #4
    4430:	0006e000 	andeq	lr, r6, r0
    4434:	51000100 	mrspl	r0, (UNDEF: 16)
    4438:	000006e0 	andeq	r0, r0, r0, ror #13
    443c:	000006e6 	andeq	r0, r0, r6, ror #13
    4440:	01f30004 	mvnseq	r0, r4
    4444:	00009f51 	andeq	r9, r0, r1, asr pc
    4448:	00000000 	andeq	r0, r0, r0
    444c:	06d20000 	ldrbeq	r0, [r2], r0
    4450:	06d40000 	ldrbeq	r0, [r4], r0
    4454:	00020000 	andeq	r0, r2, r0
    4458:	06d49f30 			; <UNDEFINED> instruction: 0x06d49f30
    445c:	06d80000 	ldrbeq	r0, [r8], r0
    4460:	00010000 	andeq	r0, r1, r0
    4464:	0006dc53 	andeq	sp, r6, r3, asr ip
    4468:	0006e200 	andeq	lr, r6, r0, lsl #4
    446c:	53000100 	movwpl	r0, #256	; 0x100
    4470:	000006e2 	andeq	r0, r0, r2, ror #13
    4474:	000006e6 	andeq	r0, r0, r6, ror #13
    4478:	00510001 	subseq	r0, r1, r1
    447c:	00000000 	andeq	r0, r0, r0
    4480:	e6000000 	str	r0, [r0], -r0
    4484:	f4000006 	vst4.8	{d0-d3}, [r0], r6
    4488:	01000006 	tsteq	r0, r6
    448c:	06f45100 	ldrbteq	r5, [r4], r0, lsl #2
    4490:	06fa0000 	ldrbteq	r0, [sl], r0
    4494:	00040000 	andeq	r0, r4, r0
    4498:	9f5101f3 	svcls	0x005101f3
	...
    44a4:	000006e6 	andeq	r0, r0, r6, ror #13
    44a8:	000006e8 	andeq	r0, r0, r8, ror #13
    44ac:	9f300002 	svcls	0x00300002
    44b0:	000006e8 	andeq	r0, r0, r8, ror #13
    44b4:	000006ec 	andeq	r0, r0, ip, ror #13
    44b8:	f0530001 			; <UNDEFINED> instruction: 0xf0530001
    44bc:	f6000006 			; <UNDEFINED> instruction: 0xf6000006
    44c0:	01000006 	tsteq	r0, r6
    44c4:	06f65300 	ldrbteq	r5, [r6], r0, lsl #6
    44c8:	06fa0000 	ldrbteq	r0, [sl], r0
    44cc:	00010000 	andeq	r0, r1, r0
    44d0:	00000051 	andeq	r0, r0, r1, asr r0
    44d4:	00000000 	andeq	r0, r0, r0
    44d8:	0006fa00 	andeq	pc, r6, r0, lsl #20
    44dc:	00070800 	andeq	r0, r7, r0, lsl #16
    44e0:	51000100 	mrspl	r0, (UNDEF: 16)
    44e4:	00000708 	andeq	r0, r0, r8, lsl #14
    44e8:	0000070e 	andeq	r0, r0, lr, lsl #14
    44ec:	01f30004 	mvnseq	r0, r4
    44f0:	00009f51 	andeq	r9, r0, r1, asr pc
    44f4:	00000000 	andeq	r0, r0, r0
    44f8:	06fa0000 	ldrbteq	r0, [sl], r0
    44fc:	06fc0000 	ldrbteq	r0, [ip], r0
    4500:	00020000 	andeq	r0, r2, r0
    4504:	06fc9f30 			; <UNDEFINED> instruction: 0x06fc9f30
    4508:	07000000 	streq	r0, [r0, -r0]
    450c:	00010000 	andeq	r0, r1, r0
    4510:	00070453 	andeq	r0, r7, r3, asr r4
    4514:	00070a00 	andeq	r0, r7, r0, lsl #20
    4518:	53000100 	movwpl	r0, #256	; 0x100
    451c:	0000070a 	andeq	r0, r0, sl, lsl #14
    4520:	0000070e 	andeq	r0, r0, lr, lsl #14
    4524:	00510001 	subseq	r0, r1, r1
    4528:	00000000 	andeq	r0, r0, r0
    452c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    4530:	1c000007 	stcne	0, cr0, [r0], {7}
    4534:	01000007 	tsteq	r0, r7
    4538:	071c5100 	ldreq	r5, [ip, -r0, lsl #2]
    453c:	07220000 	streq	r0, [r2, -r0]!
    4540:	00040000 	andeq	r0, r4, r0
    4544:	9f5101f3 	svcls	0x005101f3
	...
    4550:	0000070e 	andeq	r0, r0, lr, lsl #14
    4554:	00000710 	andeq	r0, r0, r0, lsl r7
    4558:	9f300002 	svcls	0x00300002
    455c:	00000710 	andeq	r0, r0, r0, lsl r7
    4560:	00000714 	andeq	r0, r0, r4, lsl r7
    4564:	18530001 	ldmdane	r3, {r0}^
    4568:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    456c:	01000007 	tsteq	r0, r7
    4570:	071e5300 	ldreq	r5, [lr, -r0, lsl #6]
    4574:	07220000 	streq	r0, [r2, -r0]!
    4578:	00010000 	andeq	r0, r1, r0
    457c:	00000051 	andeq	r0, r0, r1, asr r0
    4580:	00000000 	andeq	r0, r0, r0
    4584:	00072200 	andeq	r2, r7, r0, lsl #4
    4588:	00073600 	andeq	r3, r7, r0, lsl #12
    458c:	52000100 	andpl	r0, r0, #0, 2
    4590:	00000736 	andeq	r0, r0, r6, lsr r7
    4594:	0000073e 	andeq	r0, r0, lr, lsr r7
    4598:	01f30004 	mvnseq	r0, r4
    459c:	00009f52 	andeq	r9, r0, r2, asr pc
    45a0:	00000000 	andeq	r0, r0, r0
    45a4:	073e0000 	ldreq	r0, [lr, -r0]!
    45a8:	07520000 	ldrbeq	r0, [r2, -r0]
    45ac:	00010000 	andeq	r0, r1, r0
    45b0:	00075252 	andeq	r5, r7, r2, asr r2
    45b4:	00075a00 	andeq	r5, r7, r0, lsl #20
    45b8:	f3000400 	vshl.u8	d0, d0, d0
    45bc:	009f5201 	addseq	r5, pc, r1, lsl #4
    45c0:	00000000 	andeq	r0, r0, r0
    45c4:	5a000000 	bpl	45cc <__Stack_Size+0x41cc>
    45c8:	70000007 	andvc	r0, r0, r7
    45cc:	01000007 	tsteq	r0, r7
    45d0:	07705000 	ldrbeq	r5, [r0, -r0]!
    45d4:	079e0000 	ldreq	r0, [lr, r0]
    45d8:	00030000 	andeq	r0, r3, r0
    45dc:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
    45e0:	00000000 	andeq	r0, r0, r0
    45e4:	5a000000 	bpl	45ec <__Stack_Size+0x41ec>
    45e8:	78000007 	stmdavc	r0, {r0, r1, r2}
    45ec:	01000007 	tsteq	r0, r7
    45f0:	07785100 	ldrbeq	r5, [r8, -r0, lsl #2]!
    45f4:	07820000 	streq	r0, [r2, r0]
    45f8:	00040000 	andeq	r0, r4, r0
    45fc:	9f5101f3 	svcls	0x005101f3
    4600:	00000782 	andeq	r0, r0, r2, lsl #15
    4604:	00000788 	andeq	r0, r0, r8, lsl #15
    4608:	88510001 	ldmdahi	r1, {r0}^
    460c:	9e000007 	cdpls	0, 0, cr0, cr0, cr7, {0}
    4610:	04000007 	streq	r0, [r0], #-7
    4614:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    461c:	00000000 	andeq	r0, r0, r0
    4620:	00075a00 	andeq	r5, r7, r0, lsl #20
    4624:	00079000 	andeq	r9, r7, r0
    4628:	52000100 	andpl	r0, r0, #0, 2
    462c:	00000790 	muleq	r0, r0, r7
    4630:	0000079e 	muleq	r0, lr, r7
    4634:	01f30004 	mvnseq	r0, r4
    4638:	00009f52 	andeq	r9, r0, r2, asr pc
    463c:	00000000 	andeq	r0, r0, r0
    4640:	07e60000 	strbeq	r0, [r6, r0]!
    4644:	07f80000 	ldrbeq	r0, [r8, r0]!
    4648:	00010000 	andeq	r0, r1, r0
    464c:	0007f851 	andeq	pc, r7, r1, asr r8	; <UNPREDICTABLE>
    4650:	0007fc00 	andeq	pc, r7, r0, lsl #24
    4654:	f3000400 	vshl.u8	d0, d0, d0
    4658:	009f5101 	addseq	r5, pc, r1, lsl #2
    465c:	00000000 	andeq	r0, r0, r0
    4660:	fc000000 	stc2	0, cr0, [r0], {-0}
    4664:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    4668:	01000008 	tsteq	r0, r8
    466c:	080e5100 	stmdaeq	lr, {r8, ip, lr}
    4670:	08120000 	ldmdaeq	r2, {}	; <UNPREDICTABLE>
    4674:	00040000 	andeq	r0, r4, r0
    4678:	9f5101f3 	svcls	0x005101f3
	...
    4684:	00000812 	andeq	r0, r0, r2, lsl r8
    4688:	00000824 	andeq	r0, r0, r4, lsr #16
    468c:	24510001 	ldrbcs	r0, [r1], #-1
    4690:	28000008 	stmdacs	r0, {r3}
    4694:	04000008 	streq	r0, [r0], #-8
    4698:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    469c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46a0:	00000000 	andeq	r0, r0, r0
    46a4:	00082800 	andeq	r2, r8, r0, lsl #16
    46a8:	00083a00 	andeq	r3, r8, r0, lsl #20
    46ac:	51000100 	mrspl	r0, (UNDEF: 16)
    46b0:	0000083a 	andeq	r0, r0, sl, lsr r8
    46b4:	0000083e 	andeq	r0, r0, lr, lsr r8
    46b8:	01f30004 	mvnseq	r0, r4
    46bc:	00009f51 	andeq	r9, r0, r1, asr pc
    46c0:	00000000 	andeq	r0, r0, r0
    46c4:	08580000 	ldmdaeq	r8, {}^	; <UNPREDICTABLE>
    46c8:	086a0000 	stmdaeq	sl!, {}^	; <UNPREDICTABLE>
    46cc:	00010000 	andeq	r0, r1, r0
    46d0:	00086a51 	andeq	r6, r8, r1, asr sl
    46d4:	00086e00 	andeq	r6, r8, r0, lsl #28
    46d8:	f3000400 	vshl.u8	d0, d0, d0
    46dc:	009f5101 	addseq	r5, pc, r1, lsl #2
    46e0:	00000000 	andeq	r0, r0, r0
    46e4:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    46e8:	82000008 	andhi	r0, r0, #8
    46ec:	01000008 	tsteq	r0, r8
    46f0:	08825100 	stmeq	r2, {r8, ip, lr}
    46f4:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    46f8:	00040000 	andeq	r0, r4, r0
    46fc:	9f5101f3 	svcls	0x005101f3
	...
    4708:	00000888 	andeq	r0, r0, r8, lsl #17
    470c:	000008b1 			; <UNDEFINED> instruction: 0x000008b1
    4710:	b1500001 	cmplt	r0, r1
    4714:	ce000008 	cdpgt	0, 0, cr0, cr0, cr8, {0}
    4718:	01000008 	tsteq	r0, r8
    471c:	08ce5500 	stmiaeq	lr, {r8, sl, ip, lr}^
    4720:	08d10000 	ldmeq	r1, {}^	; <UNPREDICTABLE>
    4724:	00010000 	andeq	r0, r1, r0
    4728:	0008d150 	andeq	sp, r8, r0, asr r1
    472c:	0008d200 	andeq	sp, r8, r0, lsl #4
    4730:	f3000400 	vshl.u8	d0, d0, d0
    4734:	d29f5001 	addsle	r5, pc, #1
    4738:	d5000008 	strle	r0, [r0, #-8]
    473c:	01000008 	tsteq	r0, r8
    4740:	08d55000 	ldmeq	r5, {ip, lr}^
    4744:	08f20000 	ldmeq	r2!, {}^	; <UNPREDICTABLE>
    4748:	00010000 	andeq	r0, r1, r0
    474c:	0008f255 	andeq	pc, r8, r5, asr r2	; <UNPREDICTABLE>
    4750:	0008f500 	andeq	pc, r8, r0, lsl #10
    4754:	50000100 	andpl	r0, r0, r0, lsl #2
    4758:	000008f5 	strdeq	r0, [r0], -r5
    475c:	000008f6 	strdeq	r0, [r0], -r6
    4760:	01f30004 	mvnseq	r0, r4
    4764:	00009f50 	andeq	r9, r0, r0, asr pc
    4768:	00000000 	andeq	r0, r0, r0
    476c:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    4770:	088e0000 	stmeq	lr, {}	; <UNPREDICTABLE>
    4774:	00010000 	andeq	r0, r1, r0
    4778:	00088e51 	andeq	r8, r8, r1, asr lr
    477c:	0008ce00 	andeq	ip, r8, r0, lsl #28
    4780:	54000100 	strpl	r0, [r0], #-256	; 0x100
    4784:	000008ce 	andeq	r0, r0, lr, asr #17
    4788:	000008d2 	ldrdeq	r0, [r0], -r2
    478c:	01f30004 	mvnseq	r0, r4
    4790:	08d29f51 	ldmeq	r2, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    4794:	08f20000 	ldmeq	r2!, {}^	; <UNPREDICTABLE>
    4798:	00010000 	andeq	r0, r1, r0
    479c:	0008f254 	andeq	pc, r8, r4, asr r2	; <UNPREDICTABLE>
    47a0:	0008f600 	andeq	pc, r8, r0, lsl #12
    47a4:	f3000400 	vshl.u8	d0, d0, d0
    47a8:	009f5101 	addseq	r5, pc, r1, lsl #2
    47ac:	00000000 	andeq	r0, r0, r0
    47b0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    47b4:	9c000008 	stcls	0, cr0, [r0], {8}
    47b8:	02000008 	andeq	r0, r0, #8
    47bc:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    47c0:	ce000008 	cdpgt	0, 0, cr0, cr0, cr8, {0}
    47c4:	01000008 	tsteq	r0, r8
    47c8:	08d25700 	ldmeq	r2, {r8, r9, sl, ip, lr}^
    47cc:	08f20000 	ldmeq	r2!, {}^	; <UNPREDICTABLE>
    47d0:	00010000 	andeq	r0, r1, r0
    47d4:	00000057 	andeq	r0, r0, r7, asr r0
    47d8:	00000000 	andeq	r0, r0, r0
    47dc:	00088800 	andeq	r8, r8, r0, lsl #16
    47e0:	0008a600 	andeq	sl, r8, r0, lsl #12
    47e4:	31000200 	mrscc	r0, R8_usr
    47e8:	0008a69f 	muleq	r8, pc, r6	; <UNPREDICTABLE>
    47ec:	0008ce00 	andeq	ip, r8, r0, lsl #28
    47f0:	56000100 	strpl	r0, [r0], -r0, lsl #2
    47f4:	000008d2 	ldrdeq	r0, [r0], -r2
    47f8:	000008f2 	strdeq	r0, [r0], -r2
    47fc:	00560001 	subseq	r0, r6, r1
    4800:	00000000 	andeq	r0, r0, r0
    4804:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    4808:	08000008 	stmdaeq	r0, {r3}
    480c:	01000009 	tsteq	r0, r9
    4810:	09085100 	stmdbeq	r8, {r8, ip, lr}
    4814:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    4818:	00040000 	andeq	r0, r4, r0
    481c:	9f5101f3 	svcls	0x005101f3
	...
    4828:	0000090c 	andeq	r0, r0, ip, lsl #18
    482c:	00000920 	andeq	r0, r0, r0, lsr #18
    4830:	20510001 	subscs	r0, r1, r1
    4834:	26000009 	strcs	r0, [r0], -r9
    4838:	04000009 	streq	r0, [r0], #-9
    483c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4844:	00000000 	andeq	r0, r0, r0
    4848:	00092600 	andeq	r2, r9, r0, lsl #12
    484c:	00093900 	andeq	r3, r9, r0, lsl #18
    4850:	50000100 	andpl	r0, r0, r0, lsl #2
    4854:	00000939 	andeq	r0, r0, r9, lsr r9
    4858:	00000942 	andeq	r0, r0, r2, asr #18
    485c:	42540001 	subsmi	r0, r4, #1
    4860:	45000009 	strmi	r0, [r0, #-9]
    4864:	01000009 	tsteq	r0, r9
    4868:	09455000 	stmdbeq	r5, {ip, lr}^
    486c:	09460000 	stmdbeq	r6, {}^	; <UNPREDICTABLE>
    4870:	00040000 	andeq	r0, r4, r0
    4874:	9f5001f3 	svcls	0x005001f3
    4878:	00000946 	andeq	r0, r0, r6, asr #18
    487c:	0000094d 	andeq	r0, r0, sp, asr #18
    4880:	4d500001 	ldclmi	0, cr0, [r0, #-4]
    4884:	56000009 	strpl	r0, [r0], -r9
    4888:	01000009 	tsteq	r0, r9
    488c:	09565400 	ldmdbeq	r6, {sl, ip, lr}^
    4890:	09590000 	ldmdbeq	r9, {}^	; <UNPREDICTABLE>
    4894:	00010000 	andeq	r0, r1, r0
    4898:	00095950 	andeq	r5, r9, r0, asr r9
    489c:	00095a00 	andeq	r5, r9, r0, lsl #20
    48a0:	f3000400 	vshl.u8	d0, d0, d0
    48a4:	5a9f5001 	bpl	fe7d88b0 <SCS_BASE+0x1e7ca8b0>
    48a8:	9d000009 	stcls	0, cr0, [r0, #-36]	; 0xffffffdc
    48ac:	01000009 	tsteq	r0, r9
    48b0:	099d5000 	ldmibeq	sp, {ip, lr}
    48b4:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
    48b8:	00040000 	andeq	r0, r4, r0
    48bc:	9f5001f3 	svcls	0x005001f3
    48c0:	0000099e 	muleq	r0, lr, r9
    48c4:	000009db 	ldrdeq	r0, [r0], -fp
    48c8:	db500001 	blle	14048d4 <__Stack_Size+0x14044d4>
    48cc:	dc000009 	stcle	0, cr0, [r0], {9}
    48d0:	04000009 	streq	r0, [r0], #-9
    48d4:	5001f300 	andpl	pc, r1, r0, lsl #6
    48d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    48dc:	00000000 	andeq	r0, r0, r0
    48e0:	00092600 	andeq	r2, r9, r0, lsl #12
    48e4:	00093000 	andeq	r3, r9, r0
    48e8:	51000100 	mrspl	r0, (UNDEF: 16)
    48ec:	00000930 	andeq	r0, r0, r0, lsr r9
    48f0:	00000942 	andeq	r0, r0, r2, asr #18
    48f4:	42550001 	subsmi	r0, r5, #1
    48f8:	46000009 	strmi	r0, [r0], -r9
    48fc:	04000009 	streq	r0, [r0], #-9
    4900:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4904:	0009469f 	muleq	r9, pc, r6	; <UNPREDICTABLE>
    4908:	00095600 	andeq	r5, r9, r0, lsl #12
    490c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    4910:	00000956 	andeq	r0, r0, r6, asr r9
    4914:	0000095a 	andeq	r0, r0, sl, asr r9
    4918:	01f30004 	mvnseq	r0, r4
    491c:	095a9f51 	ldmdbeq	sl, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    4920:	09620000 	stmdbeq	r2!, {}^	; <UNPREDICTABLE>
    4924:	00010000 	andeq	r0, r1, r0
    4928:	00096255 	andeq	r6, r9, r5, asr r2
    492c:	0009dc00 	andeq	sp, r9, r0, lsl #24
    4930:	f3000400 	vshl.u8	d0, d0, d0
    4934:	009f5101 	addseq	r5, pc, r1, lsl #2
    4938:	00000000 	andeq	r0, r0, r0
    493c:	64000000 	strvs	r0, [r0], #-0
    4940:	82000009 	andhi	r0, r0, #9
    4944:	01000009 	tsteq	r0, r9
    4948:	00005300 	andeq	r5, r0, r0, lsl #6
    494c:	00000000 	andeq	r0, r0, r0
    4950:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    4954:	098c0000 	stmibeq	ip, {}	; <UNPREDICTABLE>
    4958:	00010000 	andeq	r0, r1, r0
    495c:	00000052 	andeq	r0, r0, r2, asr r0
    4960:	00000000 	andeq	r0, r0, r0
    4964:	00096400 	andeq	r6, r9, r0, lsl #8
    4968:	00099400 	andeq	r9, r9, r0, lsl #8
    496c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4978:	00000964 	andeq	r0, r0, r4, ror #18
    497c:	0000099d 	muleq	r0, sp, r9
    4980:	9d500001 	ldclls	0, cr0, [r0, #-4]
    4984:	9e000009 	cdpls	0, 0, cr0, cr0, cr9, {0}
    4988:	04000009 	streq	r0, [r0], #-9
    498c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4990:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4994:	00000000 	andeq	r0, r0, r0
    4998:	00096400 	andeq	r6, r9, r0, lsl #8
    499c:	00097400 	andeq	r7, r9, r0, lsl #8
    49a0:	30000200 	andcc	r0, r0, r0, lsl #4
    49a4:	0009749f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
    49a8:	00097600 	andeq	r7, r9, r0, lsl #12
    49ac:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    49b0:	00000976 	andeq	r0, r0, r6, ror r9
    49b4:	0000097a 	andeq	r0, r0, sl, ror r9
    49b8:	00770007 	rsbseq	r0, r7, r7
    49bc:	1aff0c0b 	bne	fffc79f0 <SCS_BASE+0x1ffb99f0>
    49c0:	00098c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    49c4:	00099d00 	andeq	r9, r9, r0, lsl #26
    49c8:	52000100 	andpl	r0, r0, #0, 2
	...
    49d4:	00000964 	andeq	r0, r0, r4, ror #18
    49d8:	00000976 	andeq	r0, r0, r6, ror r9
    49dc:	9f300002 	svcls	0x00300002
    49e0:	00000976 	andeq	r0, r0, r6, ror r9
    49e4:	0000097e 	andeq	r0, r0, lr, ror r9
    49e8:	90560001 	subsls	r0, r6, r1
    49ec:	9a000009 	bls	4a18 <__Stack_Size+0x4618>
    49f0:	01000009 	tsteq	r0, r9
    49f4:	099a5600 	ldmibeq	sl, {r9, sl, ip, lr}
    49f8:	099d0000 	ldmibeq	sp, {}	; <UNPREDICTABLE>
    49fc:	00020000 	andeq	r0, r2, r0
    4a00:	00002070 	andeq	r2, r0, r0, ror r0
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    4a0c:	09760000 	ldmdbeq	r6!, {}^	; <UNPREDICTABLE>
    4a10:	00020000 	andeq	r0, r2, r0
    4a14:	09769f30 	ldmdbeq	r6!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    4a18:	09940000 	ldmibeq	r4, {}	; <UNPREDICTABLE>
    4a1c:	00050000 	andeq	r0, r5, r0
    4a20:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    4a24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a28:	00000000 	andeq	r0, r0, r0
    4a2c:	00099e00 	andeq	r9, r9, r0, lsl #28
    4a30:	0009c600 	andeq	ip, r9, r0, lsl #12
    4a34:	53000100 	movwpl	r0, #256	; 0x100
	...
    4a40:	0000099e 	muleq	r0, lr, r9
    4a44:	000009be 			; <UNDEFINED> instruction: 0x000009be
    4a48:	00520001 	subseq	r0, r2, r1
    4a4c:	00000000 	andeq	r0, r0, r0
    4a50:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    4a54:	d2000009 	andle	r0, r0, #9
    4a58:	01000009 	tsteq	r0, r9
    4a5c:	00005100 	andeq	r5, r0, r0, lsl #2
    4a60:	00000000 	andeq	r0, r0, r0
    4a64:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
    4a68:	09db0000 	ldmibeq	fp, {}^	; <UNPREDICTABLE>
    4a6c:	00010000 	andeq	r0, r1, r0
    4a70:	0009db50 	andeq	sp, r9, r0, asr fp
    4a74:	0009dc00 	andeq	sp, r9, r0, lsl #24
    4a78:	f3000400 	vshl.u8	d0, d0, d0
    4a7c:	009f5001 	addseq	r5, pc, r1
    4a80:	00000000 	andeq	r0, r0, r0
    4a84:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    4a88:	aa000009 	bge	4ab4 <__Stack_Size+0x46b4>
    4a8c:	02000009 	andeq	r0, r0, #9
    4a90:	aa9f3000 	bge	fe7d0a98 <SCS_BASE+0x1e7c2a98>
    4a94:	b4000009 	strlt	r0, [r0], #-9
    4a98:	01000009 	tsteq	r0, r9
    4a9c:	09b45600 	ldmibeq	r4!, {r9, sl, ip, lr}
    4aa0:	09ca0000 	stmibeq	sl, {}^	; <UNPREDICTABLE>
    4aa4:	00070000 	andeq	r0, r7, r0
    4aa8:	ff0a0076 			; <UNDEFINED> instruction: 0xff0a0076
    4aac:	ca9f1a0c 	bgt	fe7cb2e4 <SCS_BASE+0x1e7bd2e4>
    4ab0:	d6000009 	strle	r0, [r0], -r9
    4ab4:	01000009 	tsteq	r0, r9
    4ab8:	09d65300 	ldmibeq	r6, {r8, r9, ip, lr}^
    4abc:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
    4ac0:	00020000 	andeq	r0, r2, r0
    4ac4:	00001c70 	andeq	r1, r0, r0, ror ip
    4ac8:	00000000 	andeq	r0, r0, r0
    4acc:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
    4ad0:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
    4ad4:	00020000 	andeq	r0, r2, r0
    4ad8:	09b49f30 	ldmibeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}
    4adc:	09ca0000 	stmibeq	sl, {}^	; <UNPREDICTABLE>
    4ae0:	00010000 	andeq	r0, r1, r0
    4ae4:	0009ca57 	andeq	ip, r9, r7, asr sl
    4ae8:	0009ce00 	andeq	ip, r9, r0, lsl #28
    4aec:	77000700 	strvc	r0, [r0, -r0, lsl #14]
    4af0:	dfff0b00 	svcle	0x00ff0b00
    4af4:	09ce9f1a 	stmibeq	lr, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4af8:	09db0000 	ldmibeq	fp, {}^	; <UNPREDICTABLE>
    4afc:	00010000 	andeq	r0, r1, r0
    4b00:	00000052 	andeq	r0, r0, r2, asr r0
    4b04:	00000000 	andeq	r0, r0, r0
    4b08:	00099e00 	andeq	r9, r9, r0, lsl #28
    4b0c:	0009b400 	andeq	fp, r9, r0, lsl #8
    4b10:	30000200 	andcc	r0, r0, r0, lsl #4
    4b14:	0009b49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
    4b18:	0009d200 	andeq	sp, r9, r0, lsl #4
    4b1c:	71000500 	tstvc	r0, r0, lsl #10
    4b20:	9f243c00 	svcls	0x00243c00
	...
    4b2c:	000009dc 	ldrdeq	r0, [r0], -ip
    4b30:	000009e8 	andeq	r0, r0, r8, ror #19
    4b34:	e8510001 	ldmda	r1, {r0}^
    4b38:	ec000009 	stc	0, cr0, [r0], {9}
    4b3c:	04000009 	streq	r0, [r0], #-9
    4b40:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4b44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b48:	00000000 	andeq	r0, r0, r0
    4b4c:	0009ec00 	andeq	lr, r9, r0, lsl #24
    4b50:	0009ee00 	andeq	lr, r9, r0, lsl #28
    4b54:	50000100 	andpl	r0, r0, r0, lsl #2
    4b58:	000009ee 	andeq	r0, r0, lr, ror #19
    4b5c:	000009f2 	strdeq	r0, [r0], -r2
    4b60:	01f30004 	mvnseq	r0, r4
    4b64:	00009f50 	andeq	r9, r0, r0, asr pc
    4b68:	00000000 	andeq	r0, r0, r0
    4b6c:	09f20000 	ldmibeq	r2!, {}^	; <UNPREDICTABLE>
    4b70:	09f40000 	ldmibeq	r4!, {}^	; <UNPREDICTABLE>
    4b74:	00010000 	andeq	r0, r1, r0
    4b78:	0009f450 	andeq	pc, r9, r0, asr r4	; <UNPREDICTABLE>
    4b7c:	0009f800 	andeq	pc, r9, r0, lsl #16
    4b80:	f3000400 	vshl.u8	d0, d0, d0
    4b84:	009f5001 	addseq	r5, pc, r1
    4b88:	00000000 	andeq	r0, r0, r0
    4b8c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4b90:	fa000009 	blx	4bbc <__Stack_Size+0x47bc>
    4b94:	01000009 	tsteq	r0, r9
    4b98:	09fa5000 	ldmibeq	sl!, {ip, lr}^
    4b9c:	09fe0000 	ldmibeq	lr!, {}^	; <UNPREDICTABLE>
    4ba0:	00040000 	andeq	r0, r4, r0
    4ba4:	9f5001f3 	svcls	0x005001f3
	...
    4bb0:	000009fe 	strdeq	r0, [r0], -lr
    4bb4:	00000a02 	andeq	r0, r0, r2, lsl #20
    4bb8:	02500001 	subseq	r0, r0, #1
    4bbc:	0600000a 	streq	r0, [r0], -sl
    4bc0:	0400000a 	streq	r0, [r0], #-10
    4bc4:	5001f300 	andpl	pc, r1, r0, lsl #6
    4bc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4bcc:	00000000 	andeq	r0, r0, r0
    4bd0:	000a0600 	andeq	r0, sl, r0, lsl #12
    4bd4:	000a0800 	andeq	r0, sl, r0, lsl #16
    4bd8:	50000100 	andpl	r0, r0, r0, lsl #2
    4bdc:	00000a08 	andeq	r0, r0, r8, lsl #20
    4be0:	00000a0c 	andeq	r0, r0, ip, lsl #20
    4be4:	01f30004 	mvnseq	r0, r4
    4be8:	00009f50 	andeq	r9, r0, r0, asr pc
    4bec:	00000000 	andeq	r0, r0, r0
    4bf0:	0a0c0000 	beq	304bf8 <__Stack_Size+0x3047f8>
    4bf4:	0a0e0000 	beq	384bfc <__Stack_Size+0x3847fc>
    4bf8:	00010000 	andeq	r0, r1, r0
    4bfc:	000a0e50 	andeq	r0, sl, r0, asr lr
    4c00:	000a1200 	andeq	r1, sl, r0, lsl #4
    4c04:	f3000400 	vshl.u8	d0, d0, d0
    4c08:	009f5001 	addseq	r5, pc, r1
    4c0c:	00000000 	andeq	r0, r0, r0
    4c10:	12000000 	andne	r0, r0, #0
    4c14:	1a00000a 	bne	4c44 <__Stack_Size+0x4844>
    4c18:	0100000a 	tsteq	r0, sl
    4c1c:	0a1a5000 	beq	698c24 <__Stack_Size+0x698824>
    4c20:	0a1e0000 	beq	784c28 <__Stack_Size+0x784828>
    4c24:	00040000 	andeq	r0, r4, r0
    4c28:	9f5001f3 	svcls	0x005001f3
	...
    4c34:	00000a12 	andeq	r0, r0, r2, lsl sl
    4c38:	00000a14 	andeq	r0, r0, r4, lsl sl
    4c3c:	9f300002 	svcls	0x00300002
    4c40:	00000a14 	andeq	r0, r0, r4, lsl sl
    4c44:	00000a1e 	andeq	r0, r0, lr, lsl sl
    4c48:	0071000a 	rsbseq	r0, r1, sl
    4c4c:	401a0073 	andsmi	r0, sl, r3, ror r0
    4c50:	9f2e3024 	svcls	0x002e3024
	...
    4c5c:	00000a1e 	andeq	r0, r0, lr, lsl sl
    4c60:	00000a20 	andeq	r0, r0, r0, lsr #20
    4c64:	20510001 	subscs	r0, r1, r1
    4c68:	2600000a 	strcs	r0, [r0], -sl
    4c6c:	0400000a 	streq	r0, [r0], #-10
    4c70:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4c74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c78:	00000000 	andeq	r0, r0, r0
    4c7c:	000a2600 	andeq	r2, sl, r0, lsl #12
    4c80:	000a2e00 	andeq	r2, sl, r0, lsl #28
    4c84:	50000100 	andpl	r0, r0, r0, lsl #2
    4c88:	00000a2e 	andeq	r0, r0, lr, lsr #20
    4c8c:	00000a3c 	andeq	r0, r0, ip, lsr sl
    4c90:	01f30004 	mvnseq	r0, r4
    4c94:	00009f50 	andeq	r9, r0, r0, asr pc
    4c98:	00000000 	andeq	r0, r0, r0
    4c9c:	0a260000 	beq	984ca4 <__Stack_Size+0x9848a4>
    4ca0:	0a3a0000 	beq	e84ca8 <__Stack_Size+0xe848a8>
    4ca4:	00020000 	andeq	r0, r2, r0
    4ca8:	0a3a9f30 	beq	eac970 <__Stack_Size+0xeac570>
    4cac:	0a3c0000 	beq	f04cb4 <__Stack_Size+0xf048b4>
    4cb0:	00010000 	andeq	r0, r1, r0
    4cb4:	00000050 	andeq	r0, r0, r0, asr r0
    4cb8:	00000000 	andeq	r0, r0, r0
    4cbc:	000a2600 	andeq	r2, sl, r0, lsl #12
    4cc0:	000a2800 	andeq	r2, sl, r0, lsl #16
    4cc4:	30000200 	andcc	r0, r0, r0, lsl #4
    4cc8:	000a289f 	muleq	sl, pc, r8	; <UNPREDICTABLE>
    4ccc:	000a3c00 	andeq	r3, sl, r0, lsl #24
    4cd0:	73000600 	movwvc	r0, #1536	; 0x600
    4cd4:	1a007100 	bne	210dc <__Stack_Size+0x20cdc>
    4cd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4cdc:	00000000 	andeq	r0, r0, r0
    4ce0:	000a2600 	andeq	r2, sl, r0, lsl #12
    4ce4:	000a3000 	andeq	r3, sl, r0
    4ce8:	30000200 	andcc	r0, r0, r0, lsl #4
    4cec:	000a309f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    4cf0:	000a3c00 	andeq	r3, sl, r0, lsl #24
    4cf4:	71000600 	tstvc	r0, r0, lsl #12
    4cf8:	1a007200 	bne	21500 <__Stack_Size+0x21100>
    4cfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d00:	00000000 	andeq	r0, r0, r0
    4d04:	000a3c00 	andeq	r3, sl, r0, lsl #24
    4d08:	000a3e00 	andeq	r3, sl, r0, lsl #28
    4d0c:	51000100 	mrspl	r0, (UNDEF: 16)
    4d10:	00000a3e 	andeq	r0, r0, lr, lsr sl
    4d14:	00000a44 	andeq	r0, r0, r4, asr #20
    4d18:	01f30004 	mvnseq	r0, r4
    4d1c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4d28:	002e0000 	eoreq	r0, lr, r0
    4d2c:	00010000 	andeq	r0, r1, r0
    4d30:	00002e50 	andeq	r2, r0, r0, asr lr
    4d34:	00004200 	andeq	r4, r0, r0, lsl #4
    4d38:	f3000400 	vshl.u8	d0, d0, d0
    4d3c:	429f5001 	addsmi	r5, pc, #1
    4d40:	46000000 	strmi	r0, [r0], -r0
    4d44:	01000000 	mrseq	r0, (UNDEF: 0)
    4d48:	00465000 	subeq	r5, r6, r0
    4d4c:	00520000 	subseq	r0, r2, r0
    4d50:	00040000 	andeq	r0, r4, r0
    4d54:	9f5001f3 	svcls	0x005001f3
    4d58:	00000052 	andeq	r0, r0, r2, asr r0
    4d5c:	00000056 	andeq	r0, r0, r6, asr r0
    4d60:	56500001 	ldrbpl	r0, [r0], -r1
    4d64:	62000000 	andvs	r0, r0, #0
    4d68:	04000000 	streq	r0, [r0], #-0
    4d6c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4d70:	0000629f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    4d74:	00006600 	andeq	r6, r0, r0, lsl #12
    4d78:	50000100 	andpl	r0, r0, r0, lsl #2
    4d7c:	00000066 	andeq	r0, r0, r6, rrx
    4d80:	00000072 	andeq	r0, r0, r2, ror r0
    4d84:	01f30004 	mvnseq	r0, r4
    4d88:	00729f50 	rsbseq	r9, r2, r0, asr pc
    4d8c:	00760000 	rsbseq	r0, r6, r0
    4d90:	00010000 	andeq	r0, r1, r0
    4d94:	00007650 	andeq	r7, r0, r0, asr r6
    4d98:	00008a00 	andeq	r8, r0, r0, lsl #20
    4d9c:	f3000400 	vshl.u8	d0, d0, d0
    4da0:	8a9f5001 	bhi	fe7d8dac <SCS_BASE+0x1e7cadac>
    4da4:	94000000 	strls	r0, [r0], #-0
    4da8:	01000000 	mrseq	r0, (UNDEF: 0)
    4dac:	00005000 	andeq	r5, r0, r0
    4db0:	00000000 	andeq	r0, r0, r0
    4db4:	00940000 	addseq	r0, r4, r0
    4db8:	00d60000 	sbcseq	r0, r6, r0
    4dbc:	00010000 	andeq	r0, r1, r0
    4dc0:	0000d650 	andeq	sp, r0, r0, asr r6
    4dc4:	00011600 	andeq	r1, r1, r0, lsl #12
    4dc8:	54000100 	strpl	r0, [r0], #-256	; 0x100
    4dcc:	00000116 	andeq	r0, r0, r6, lsl r1
    4dd0:	0000011c 	andeq	r0, r0, ip, lsl r1
    4dd4:	01f30004 	mvnseq	r0, r4
    4dd8:	00009f50 	andeq	r9, r0, r0, asr pc
    4ddc:	00000000 	andeq	r0, r0, r0
    4de0:	00940000 	addseq	r0, r4, r0
    4de4:	00ac0000 	adceq	r0, ip, r0
    4de8:	00010000 	andeq	r0, r1, r0
    4dec:	0000ac51 	andeq	sl, r0, r1, asr ip
    4df0:	00011600 	andeq	r1, r1, r0, lsl #12
    4df4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    4df8:	00000116 	andeq	r0, r0, r6, lsl r1
    4dfc:	0000011c 	andeq	r0, r0, ip, lsl r1
    4e00:	01f30004 	mvnseq	r0, r4
    4e04:	00009f51 	andeq	r9, r0, r1, asr pc
    4e08:	00000000 	andeq	r0, r0, r0
    4e0c:	00940000 	addseq	r0, r4, r0
    4e10:	00a00000 	adceq	r0, r0, r0
    4e14:	00020000 	andeq	r0, r2, r0
    4e18:	00a09f30 	adceq	r9, r0, r0, lsr pc
    4e1c:	00a40000 	adceq	r0, r4, r0
    4e20:	000b0000 	andeq	r0, fp, r0
    4e24:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    4e28:	ff0a1acf 			; <UNDEFINED> instruction: 0xff0a1acf
    4e2c:	a69f1aff 			; <UNDEFINED> instruction: 0xa69f1aff
    4e30:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    4e34:	07000000 	streq	r0, [r0, -r0]
    4e38:	0a007300 	beq	21a40 <__Stack_Size+0x21640>
    4e3c:	9f1affff 	svcls	0x001affff
    4e40:	000000ae 	andeq	r0, r0, lr, lsr #1
    4e44:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e48:	10700009 	rsbsne	r0, r0, r9
    4e4c:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    4e50:	b09f1aff 			; <UNDEFINED> instruction: 0xb09f1aff
    4e54:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4e58:	0b000000 	bleq	4e60 <__Stack_Size+0x4a60>
    4e5c:	0b007200 	bleq	21664 <__Stack_Size+0x21264>
    4e60:	0a1ae9f3 	beq	6bf634 <__Stack_Size+0x6bf234>
    4e64:	9f1affff 	svcls	0x001affff
    4e68:	000000c2 	andeq	r0, r0, r2, asr #1
    4e6c:	000000c6 	andeq	r0, r0, r6, asr #1
    4e70:	00730007 	rsbseq	r0, r3, r7
    4e74:	1affff0a 	bne	4aa4 <__Stack_Size+0x46a4>
    4e78:	0000c69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    4e7c:	0000ca00 	andeq	ip, r0, r0, lsl #20
    4e80:	70000900 	andvc	r0, r0, r0, lsl #18
    4e84:	0a02940c 	beq	a9ebc <__Stack_Size+0xa9abc>
    4e88:	9f1affff 	svcls	0x001affff
    4e8c:	000000ca 	andeq	r0, r0, sl, asr #1
    4e90:	000000ce 	andeq	r0, r0, lr, asr #1
    4e94:	0073000b 	rsbseq	r0, r3, fp
    4e98:	1afcff0b 	bne	fff44acc <SCS_BASE+0x1ff36acc>
    4e9c:	1affff0a 	bne	4acc <__Stack_Size+0x46cc>
    4ea0:	0000d29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    4ea4:	0000d900 	andeq	sp, r0, r0, lsl #18
    4ea8:	73000700 	movwvc	r0, #1792	; 0x700
    4eac:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    4eb0:	00fa9f1a 	rscseq	r9, sl, sl, lsl pc
    4eb4:	010c0000 	mrseq	r0, (UNDEF: 12)
    4eb8:	00010000 	andeq	r0, r1, r0
    4ebc:	00010c50 	andeq	r0, r1, r0, asr ip
    4ec0:	00010e00 	andeq	r0, r1, r0, lsl #28
    4ec4:	73000600 	movwvc	r0, #1536	; 0x600
    4ec8:	21007000 	mrscs	r7, (UNDEF: 0)
    4ecc:	00010e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    4ed0:	00011000 	andeq	r1, r1, r0
    4ed4:	53000100 	movwpl	r0, #256	; 0x100
    4ed8:	00000110 	andeq	r0, r0, r0, lsl r1
    4edc:	0000011c 	andeq	r0, r0, ip, lsl r1
    4ee0:	00720011 	rsbseq	r0, r2, r1, lsl r0
    4ee4:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
    4ee8:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4eec:	701a3f00 	andsvc	r3, sl, r0, lsl #30
    4ef0:	009f2100 	addseq	r2, pc, r0, lsl #2
    4ef4:	00000000 	andeq	r0, r0, r0
    4ef8:	94000000 	strls	r0, [r0], #-0
    4efc:	e6000000 	str	r0, [r0], -r0
    4f00:	02000000 	andeq	r0, r0, #0
    4f04:	e69f3000 	ldr	r3, [pc], r0
    4f08:	ec000000 	stc	0, cr0, [r0], {-0}
    4f0c:	01000000 	mrseq	r0, (UNDEF: 0)
    4f10:	00ec5200 	rsceq	r5, ip, r0, lsl #4
    4f14:	00fc0000 	rscseq	r0, ip, r0
    4f18:	00110000 	andseq	r0, r1, r0
    4f1c:	91066891 			; <UNDEFINED> instruction: 0x91066891
    4f20:	00740664 	rsbseq	r0, r4, r4, ror #12
    4f24:	28290071 	stmdacs	r9!, {r0, r4, r5, r6}
    4f28:	13160001 	tstne	r6, #1
    4f2c:	0000fc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    4f30:	00011600 	andeq	r1, r1, r0, lsl #12
    4f34:	91001400 	tstls	r0, r0, lsl #8
    4f38:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    4f3c:	0c007406 	cfstrseq	mvf7, [r0], {6}
    4f40:	40013800 	andmi	r3, r1, r0, lsl #16
    4f44:	00012829 	andeq	r2, r1, r9, lsr #16
    4f48:	169f1316 			; <UNDEFINED> instruction: 0x169f1316
    4f4c:	1c000001 	stcne	0, cr0, [r0], {1}
    4f50:	15000001 	strne	r0, [r0, #-1]
    4f54:	06687d00 	strbteq	r7, [r8], -r0, lsl #26
    4f58:	f306647d 	vqshl.u8	q3, <illegal reg q14.5>, q3
    4f5c:	000c5001 	andeq	r5, ip, r1
    4f60:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    4f64:	16000128 	strne	r0, [r0], -r8, lsr #2
    4f68:	00009f13 	andeq	r9, r0, r3, lsl pc
    4f6c:	00000000 	andeq	r0, r0, r0
    4f70:	00940000 	addseq	r0, r4, r0
    4f74:	00f20000 	rscseq	r0, r2, r0
    4f78:	00020000 	andeq	r0, r2, r0
    4f7c:	00f29f30 	rscseq	r9, r2, r0, lsr pc
    4f80:	01000000 	mrseq	r0, (UNDEF: 0)
    4f84:	00010000 	andeq	r0, r1, r0
    4f88:	00010052 	andeq	r0, r1, r2, asr r0
    4f8c:	00011600 	andeq	r1, r1, r0, lsl #12
    4f90:	91002200 	mrsls	r2, R8_usr
    4f94:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    4f98:	0c007406 	cfstrseq	mvf7, [r0], {6}
    4f9c:	40013800 	andmi	r3, r1, r0, lsl #16
    4fa0:	00012829 	andeq	r2, r1, r9, lsr #16
    4fa4:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    4fa8:	007525f7 	ldrshteq	r2, [r5], #-87	; 0xffffffa9
    4fac:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    4fb0:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    4fb4:	0001169f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    4fb8:	00011c00 	andeq	r1, r1, r0, lsl #24
    4fbc:	7d002400 	cfstrsvc	mvf2, [r0, #-0]
    4fc0:	647d0668 	ldrbtvs	r0, [sp], #-1640	; 0x668
    4fc4:	5001f306 	andpl	pc, r1, r6, lsl #6
    4fc8:	0138000c 	teqeq	r8, ip
    4fcc:	01282940 			; <UNDEFINED> instruction: 0x01282940
    4fd0:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4fd4:	f325f71e 	vaba.u32	d15, d5, d14
    4fd8:	32065101 	andcc	r5, r6, #1073741824	; 0x40000000
    4fdc:	1b25f724 	blne	982c74 <__Stack_Size+0x982874>
    4fe0:	009f00f7 	ldrsheq	r0, [pc], r7
    4fe4:	00000000 	andeq	r0, r0, r0
    4fe8:	94000000 	strls	r0, [r0], #-0
    4fec:	fa000000 	blx	4ff4 <__Stack_Size+0x4bf4>
    4ff0:	02000000 	andeq	r0, r0, #0
    4ff4:	fa9f3000 	blx	fe7d0ffc <SCS_BASE+0x1e7c2ffc>
    4ff8:	00000000 	andeq	r0, r0, r0
    4ffc:	0b000001 	bleq	5008 <__Stack_Size+0x4c08>
    5000:	70007200 	andvc	r7, r0, r0, lsl #4
    5004:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    5008:	9f1c1e64 	svcls	0x001c1e64
    500c:	00000100 	andeq	r0, r0, r0, lsl #2
    5010:	00000102 	andeq	r0, r0, r2, lsl #2
    5014:	02520001 	subseq	r0, r2, #1
    5018:	16000001 	strne	r0, [r0], -r1
    501c:	2a000001 	bcs	5028 <__Stack_Size+0x4c28>
    5020:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    5024:	74066491 	strvc	r6, [r6], #-1169	; 0x491
    5028:	38000c00 	stmdacc	r0, {sl, fp}
    502c:	28294001 	stmdacs	r9!, {r0, lr}
    5030:	13160001 	tstne	r6, #1
    5034:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    5038:	32060075 	andcc	r0, r6, #117	; 0x75
    503c:	1b25f724 	blne	982cd4 <__Stack_Size+0x9828d4>
    5040:	007000f7 	ldrshteq	r0, [r0], #-7
    5044:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    5048:	169f1c1e 			; <UNDEFINED> instruction: 0x169f1c1e
    504c:	1c000001 	stcne	0, cr0, [r0], {1}
    5050:	2c000001 	stccs	0, cr0, [r0], {1}
    5054:	06687d00 	strbteq	r7, [r8], -r0, lsl #26
    5058:	f306647d 	vqshl.u8	q3, <illegal reg q14.5>, q3
    505c:	000c5001 	andeq	r5, ip, r1
    5060:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    5064:	16000128 	strne	r0, [r0], -r8, lsr #2
    5068:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    506c:	5101f325 	tstpl	r1, r5, lsr #6	; <UNPREDICTABLE>
    5070:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    5074:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    5078:	25340070 	ldrcs	r0, [r4, #-112]!	; 0x70
    507c:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    5080:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5084:	00000000 	andeq	r0, r0, r0
    5088:	00013200 	andeq	r3, r1, r0, lsl #4
    508c:	00014000 	andeq	r4, r1, r0
    5090:	51000100 	mrspl	r0, (UNDEF: 16)
    5094:	00000140 	andeq	r0, r0, r0, asr #2
    5098:	00000152 	andeq	r0, r0, r2, asr r1
    509c:	01f30004 	mvnseq	r0, r4
    50a0:	00009f51 	andeq	r9, r0, r1, asr pc
    50a4:	00000000 	andeq	r0, r0, r0
    50a8:	01320000 	teqeq	r2, r0
    50ac:	01420000 	mrseq	r0, (UNDEF: 66)
    50b0:	00020000 	andeq	r0, r2, r0
    50b4:	01429f30 	cmpeq	r2, r0, lsr pc
    50b8:	014a0000 	mrseq	r0, (UNDEF: 74)
    50bc:	000b0000 	andeq	r0, fp, r0
    50c0:	ff0b0072 			; <UNDEFINED> instruction: 0xff0b0072
    50c4:	ff0a1af0 			; <UNDEFINED> instruction: 0xff0a1af0
    50c8:	4e9f1aff 	mrcmi	10, 4, r1, cr15, cr15, {7}
    50cc:	52000001 	andpl	r0, r0, #1
    50d0:	07000001 	streq	r0, [r0, -r1]
    50d4:	0a007300 	beq	21cdc <__Stack_Size+0x218dc>
    50d8:	9f1affff 	svcls	0x001affff
	...
    50e4:	00000176 	andeq	r0, r0, r6, ror r1
    50e8:	0000018c 	andeq	r0, r0, ip, lsl #3
    50ec:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    50f0:	8e000001 	cdphi	0, 0, cr0, cr0, cr1, {0}
    50f4:	03000001 	movweq	r0, #1
    50f8:	9f747000 	svcls	0x00747000
    50fc:	0000018e 	andeq	r0, r0, lr, lsl #3
    5100:	00000194 	muleq	r0, r4, r1
    5104:	94500001 	ldrbls	r0, [r0], #-1
    5108:	a8000001 	stmdage	r0, {r0}
    510c:	04000001 	streq	r0, [r0], #-1
    5110:	5001f300 	andpl	pc, r1, r0, lsl #6
    5114:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5118:	00000000 	andeq	r0, r0, r0
    511c:	00017600 	andeq	r7, r1, r0, lsl #12
    5120:	00018200 	andeq	r8, r1, r0, lsl #4
    5124:	51000100 	mrspl	r0, (UNDEF: 16)
    5128:	00000182 	andeq	r0, r0, r2, lsl #3
    512c:	000001a8 	andeq	r0, r0, r8, lsr #3
    5130:	01f30004 	mvnseq	r0, r4
    5134:	00009f51 	andeq	r9, r0, r1, asr pc
    5138:	00000000 	andeq	r0, r0, r0
    513c:	01760000 	cmneq	r6, r0
    5140:	019a0000 	orrseq	r0, sl, r0
    5144:	00010000 	andeq	r0, r1, r0
    5148:	00019a52 	andeq	r9, r1, r2, asr sl
    514c:	00019e00 	andeq	r9, r1, r0, lsl #28
    5150:	f3000400 	vshl.u8	d0, d0, d0
    5154:	9e9f5201 	cdpls	2, 9, cr5, cr15, cr1, {0}
    5158:	a0000001 	andge	r0, r0, r1
    515c:	01000001 	tsteq	r0, r1
    5160:	01a05200 	lsleq	r5, r0, #4
    5164:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    5168:	00040000 	andeq	r0, r4, r0
    516c:	9f5201f3 	svcls	0x005201f3
	...
    5178:	00000176 	andeq	r0, r0, r6, ror r1
    517c:	0000017c 	andeq	r0, r0, ip, ror r1
    5180:	9f300002 	svcls	0x00300002
    5184:	0000017c 	andeq	r0, r0, ip, ror r1
    5188:	000001a8 	andeq	r0, r0, r8, lsr #3
    518c:	00740006 	rsbseq	r0, r4, r6
    5190:	9f1aff08 	svcls	0x001aff08
	...
    519c:	00000176 	andeq	r0, r0, r6, ror r1
    51a0:	0000017c 	andeq	r0, r0, ip, ror r1
    51a4:	9f300002 	svcls	0x00300002
    51a8:	0000017c 	andeq	r0, r0, ip, ror r1
    51ac:	00000182 	andeq	r0, r0, r2, lsl #3
    51b0:	00710009 	rsbseq	r0, r1, r9
    51b4:	ff0a1a4f 			; <UNDEFINED> instruction: 0xff0a1a4f
    51b8:	829f1aff 	addshi	r1, pc, #1044480	; 0xff000
    51bc:	a8000001 	stmdage	r0, {r0}
    51c0:	0a000001 	beq	51cc <__Stack_Size+0x4dcc>
    51c4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    51c8:	ff0a1a4f 			; <UNDEFINED> instruction: 0xff0a1a4f
    51cc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    51d0:	00000000 	andeq	r0, r0, r0
    51d4:	76000000 	strvc	r0, [r0], -r0
    51d8:	88000001 	stmdahi	r0, {r0}
    51dc:	02000001 	andeq	r0, r0, #1
    51e0:	889f3000 	ldmhi	pc, {ip, sp}	; <UNPREDICTABLE>
    51e4:	9c000001 	stcls	0, cr0, [r0], {1}
    51e8:	01000001 	tsteq	r0, r1
    51ec:	019c5300 	orrseq	r5, ip, r0, lsl #6
    51f0:	019e0000 	orrseq	r0, lr, r0
    51f4:	00050000 	andeq	r0, r5, r0
    51f8:	24007131 	strcs	r7, [r0], #-305	; 0x131
    51fc:	00019e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    5200:	0001a400 	andeq	sl, r1, r0, lsl #8
    5204:	53000100 	movwpl	r0, #256	; 0x100
    5208:	000001a4 	andeq	r0, r0, r4, lsr #3
    520c:	000001a8 	andeq	r0, r0, r8, lsr #3
    5210:	71310005 	teqvc	r1, r5
    5214:	009f2400 	addseq	r2, pc, r0, lsl #8
    5218:	00000000 	andeq	r0, r0, r0
    521c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    5220:	b0000001 	andlt	r0, r0, r1
    5224:	01000001 	tsteq	r0, r1
    5228:	01b05100 	lslseq	r5, r0, #2
    522c:	01b20000 			; <UNDEFINED> instruction: 0x01b20000
    5230:	00040000 	andeq	r0, r4, r0
    5234:	9f5101f3 	svcls	0x005101f3
    5238:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    523c:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    5240:	b6510001 	ldrblt	r0, [r1], -r1
    5244:	ba000001 	blt	5250 <__Stack_Size+0x4e50>
    5248:	04000001 	streq	r0, [r0], #-1
    524c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5250:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5254:	00000000 	andeq	r0, r0, r0
    5258:	0001ba00 	andeq	fp, r1, r0, lsl #20
    525c:	0001cc00 	andeq	ip, r1, r0, lsl #24
    5260:	51000100 	mrspl	r0, (UNDEF: 16)
    5264:	000001cc 	andeq	r0, r0, ip, asr #3
    5268:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    526c:	01f30004 	mvnseq	r0, r4
    5270:	00009f51 	andeq	r9, r0, r1, asr pc
    5274:	00000000 	andeq	r0, r0, r0
    5278:	01d00000 	bicseq	r0, r0, r0
    527c:	01e20000 	mvneq	r0, r0
    5280:	00010000 	andeq	r0, r1, r0
    5284:	0001e251 	andeq	lr, r1, r1, asr r2
    5288:	0001e600 	andeq	lr, r1, r0, lsl #12
    528c:	f3000400 	vshl.u8	d0, d0, d0
    5290:	009f5101 	addseq	r5, pc, r1, lsl #2
    5294:	00000000 	andeq	r0, r0, r0
    5298:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    529c:	10000001 	andne	r0, r0, r1
    52a0:	01000002 	tsteq	r0, r2
    52a4:	02105100 	andseq	r5, r0, #0, 2
    52a8:	02140000 	andseq	r0, r4, #0
    52ac:	00040000 	andeq	r0, r4, r0
    52b0:	9f5101f3 	svcls	0x005101f3
	...
    52bc:	0000022c 	andeq	r0, r0, ip, lsr #4
    52c0:	00000230 	andeq	r0, r0, r0, lsr r2
    52c4:	30510001 	subscc	r0, r1, r1
    52c8:	34000002 	strcc	r0, [r0], #-2
    52cc:	04000002 	streq	r0, [r0], #-2
    52d0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    52d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    52d8:	00000000 	andeq	r0, r0, r0
    52dc:	00023400 	andeq	r3, r2, r0, lsl #8
    52e0:	00023600 	andeq	r3, r2, r0, lsl #12
    52e4:	50000100 	andpl	r0, r0, r0, lsl #2
    52e8:	00000236 	andeq	r0, r0, r6, lsr r2
    52ec:	0000023c 	andeq	r0, r0, ip, lsr r2
    52f0:	01f30004 	mvnseq	r0, r4
    52f4:	00009f50 	andeq	r9, r0, r0, asr pc
    52f8:	00000000 	andeq	r0, r0, r0
    52fc:	02480000 	subeq	r0, r8, #0
    5300:	02560000 	subseq	r0, r6, #0
    5304:	00010000 	andeq	r0, r1, r0
    5308:	00025651 	andeq	r5, r2, r1, asr r6
    530c:	00025a00 	andeq	r5, r2, r0, lsl #20
    5310:	f3000400 	vshl.u8	d0, d0, d0
    5314:	009f5101 	addseq	r5, pc, r1, lsl #2
    5318:	00000000 	andeq	r0, r0, r0
    531c:	5a000000 	bpl	5324 <__Stack_Size+0x4f24>
    5320:	68000002 	stmdavs	r0, {r1}
    5324:	01000002 	tsteq	r0, r2
    5328:	02685100 	rsbeq	r5, r8, #0, 2
    532c:	026c0000 	rsbeq	r0, ip, #0
    5330:	00040000 	andeq	r0, r4, r0
    5334:	9f5101f3 	svcls	0x005101f3
	...
    5340:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    5344:	000002c6 	andeq	r0, r0, r6, asr #5
    5348:	c6510001 	ldrbgt	r0, [r1], -r1
    534c:	ca000002 	bgt	535c <__Stack_Size+0x4f5c>
    5350:	04000002 	streq	r0, [r0], #-2
    5354:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5358:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    535c:	00000000 	andeq	r0, r0, r0
    5360:	0002e200 	andeq	lr, r2, r0, lsl #4
    5364:	0002ea00 	andeq	lr, r2, r0, lsl #20
    5368:	50000100 	andpl	r0, r0, r0, lsl #2
    536c:	000002ea 	andeq	r0, r0, sl, ror #5
    5370:	000002ee 	andeq	r0, r0, lr, ror #5
    5374:	01f30004 	mvnseq	r0, r4
    5378:	00009f50 	andeq	r9, r0, r0, asr pc
    537c:	00000000 	andeq	r0, r0, r0
    5380:	02e20000 	rsceq	r0, r2, #0
    5384:	02e40000 	rsceq	r0, r4, #0
    5388:	00020000 	andeq	r0, r2, r0
    538c:	02e49f30 	rsceq	r9, r4, #48, 30	; 0xc0
    5390:	02ee0000 	rsceq	r0, lr, #0
    5394:	000a0000 	andeq	r0, sl, r0
    5398:	00730071 	rsbseq	r0, r3, r1, ror r0
    539c:	3024401a 	eorcc	r4, r4, sl, lsl r0
    53a0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    53a4:	00000000 	andeq	r0, r0, r0
    53a8:	02ee0000 	rsceq	r0, lr, #0
    53ac:	02f00000 	rscseq	r0, r0, #0
    53b0:	00010000 	andeq	r0, r1, r0
    53b4:	0002f051 	andeq	pc, r2, r1, asr r0	; <UNPREDICTABLE>
    53b8:	0002f600 	andeq	pc, r2, r0, lsl #12
    53bc:	f3000400 	vshl.u8	d0, d0, d0
    53c0:	009f5101 	addseq	r5, pc, r1, lsl #2
    53c4:	00000000 	andeq	r0, r0, r0
    53c8:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    53cc:	2c000002 	stccs	0, cr0, [r0], {2}
    53d0:	01000003 	tsteq	r0, r3
    53d4:	032c5000 			; <UNDEFINED> instruction: 0x032c5000
    53d8:	03300000 	teqeq	r0, #0
    53dc:	00040000 	andeq	r0, r4, r0
    53e0:	9f5001f3 	svcls	0x005001f3
    53e4:	00000330 	andeq	r0, r0, r0, lsr r3
    53e8:	00000332 	andeq	r0, r0, r2, lsr r3
    53ec:	32500001 	subscc	r0, r0, #1
    53f0:	34000003 	strcc	r0, [r0], #-3
    53f4:	04000003 	streq	r0, [r0], #-3
    53f8:	5001f300 	andpl	pc, r1, r0, lsl #6
    53fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5400:	00000000 	andeq	r0, r0, r0
    5404:	0002f600 	andeq	pc, r2, r0, lsl #12
    5408:	00032200 	andeq	r2, r3, r0, lsl #4
    540c:	51000100 	mrspl	r0, (UNDEF: 16)
    5410:	00000322 	andeq	r0, r0, r2, lsr #6
    5414:	00000330 	andeq	r0, r0, r0, lsr r3
    5418:	01f30004 	mvnseq	r0, r4
    541c:	03309f51 	teqeq	r0, #324	; 0x144
    5420:	03340000 	teqeq	r4, #0
    5424:	00010000 	andeq	r0, r1, r0
    5428:	00000051 	andeq	r0, r0, r1, asr r0
    542c:	00000000 	andeq	r0, r0, r0
    5430:	0002f600 	andeq	pc, r2, r0, lsl #12
    5434:	00031a00 	andeq	r1, r3, r0, lsl #20
    5438:	30000200 	andcc	r0, r0, r0, lsl #4
    543c:	00031a9f 	muleq	r3, pc, sl	; <UNPREDICTABLE>
    5440:	00031e00 	andeq	r1, r3, r0, lsl #28
    5444:	31000b00 	tstcc	r0, r0, lsl #22
    5448:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    544c:	1affff0a 	bne	507c <__Stack_Size+0x4c7c>
    5450:	031e9f24 	tsteq	lr, #36, 30	; 0x90
    5454:	03220000 			; <UNDEFINED> instruction: 0x03220000
    5458:	00120000 	andseq	r0, r2, r0
    545c:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    5460:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    5464:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    5468:	1affff0a 	bne	5098 <__Stack_Size+0x4c98>
    546c:	03229f1a 			; <UNDEFINED> instruction: 0x03229f1a
    5470:	03300000 	teqeq	r0, #0
    5474:	00130000 	andseq	r0, r3, r0
    5478:	5101f331 	tstpl	r1, r1, lsr r3	; <UNPREDICTABLE>
    547c:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    5480:	72241aff 	eorvc	r1, r4, #1044480	; 0xff000
    5484:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5488:	309f1a1a 	addscc	r1, pc, sl, lsl sl	; <UNPREDICTABLE>
    548c:	34000003 	strcc	r0, [r0], #-3
    5490:	12000003 	andne	r0, r0, #3
    5494:	00713100 	rsbseq	r3, r1, r0, lsl #2
    5498:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    549c:	72241aff 	eorvc	r1, r4, #1044480	; 0xff000
    54a0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    54a4:	009f1a1a 	addseq	r1, pc, sl, lsl sl	; <UNPREDICTABLE>
    54a8:	00000000 	andeq	r0, r0, r0
    54ac:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    54b0:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
    54b4:	02000002 	andeq	r0, r0, #2
    54b8:	fe9f3000 	cdp2	0, 9, cr3, cr15, cr0, {0}
    54bc:	08000002 	stmdaeq	r0, {r1}
    54c0:	09000003 	stmdbeq	r0, {r0, r1}
    54c4:	4f007100 	svcmi	0x00007100
    54c8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    54cc:	03089f1a 	movweq	r9, #36634	; 0x8f1a
    54d0:	031a0000 	tsteq	sl, #0
    54d4:	00010000 	andeq	r0, r1, r0
    54d8:	00031a52 	andeq	r1, r3, r2, asr sl
    54dc:	00032400 	andeq	r2, r3, r0, lsl #8
    54e0:	53000100 	movwpl	r0, #256	; 0x100
    54e4:	00000330 	andeq	r0, r0, r0, lsr r3
    54e8:	00000334 	andeq	r0, r0, r4, lsr r3
    54ec:	00530001 	subseq	r0, r3, r1
    54f0:	00000000 	andeq	r0, r0, r0
    54f4:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    54f8:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
    54fc:	02000002 	andeq	r0, r0, #2
    5500:	fe9f3000 	cdp2	0, 9, cr3, cr15, cr0, {0}
    5504:	34000002 	strcc	r0, [r0], #-2
    5508:	06000003 	streq	r0, [r0], -r3
    550c:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    5510:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5514:	00000000 	andeq	r0, r0, r0
    5518:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    551c:	32000002 	andcc	r0, r0, #2
    5520:	02000003 	andeq	r0, r0, #3
    5524:	329f3000 	addscc	r3, pc, #0
    5528:	34000003 	strcc	r0, [r0], #-3
    552c:	01000003 	tsteq	r0, r3
    5530:	00005000 	andeq	r5, r0, r0
    5534:	00000000 	andeq	r0, r0, r0
    5538:	03340000 	teqeq	r4, #0
    553c:	03360000 	teqeq	r6, #0
    5540:	00010000 	andeq	r0, r1, r0
    5544:	00033651 	andeq	r3, r3, r1, asr r6
    5548:	00034200 	andeq	r4, r3, r0, lsl #4
    554c:	f3000400 	vshl.u8	d0, d0, d0
    5550:	009f5101 	addseq	r5, pc, r1, lsl #2
    5554:	00000000 	andeq	r0, r0, r0
    5558:	34000000 	strcc	r0, [r0], #-0
    555c:	36000003 	strcc	r0, [r0], -r3
    5560:	05000003 	streq	r0, [r0, #-3]
    5564:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    5568:	03369f25 	teqeq	r6, #37, 30	; 0x94
    556c:	03420000 	movteq	r0, #8192	; 0x2000
    5570:	00060000 	andeq	r0, r6, r0
    5574:	385101f3 	ldmdacc	r1, {r0, r1, r4, r5, r6, r7, r8}^
    5578:	00009f25 	andeq	r9, r0, r5, lsr #30
    557c:	00000000 	andeq	r0, r0, r0
    5580:	000e0000 	andeq	r0, lr, r0
    5584:	00140000 	andseq	r0, r4, r0
    5588:	00010000 	andeq	r0, r1, r0
    558c:	00001453 	andeq	r1, r0, r3, asr r4
    5590:	00001c00 	andeq	r1, r0, r0, lsl #24
    5594:	73000300 	movwvc	r0, #768	; 0x300
    5598:	001c9f04 	andseq	r9, ip, r4, lsl #30
    559c:	002c0000 	eoreq	r0, ip, r0
    55a0:	00010000 	andeq	r0, r1, r0
    55a4:	00002c53 	andeq	r2, r0, r3, asr ip
    55a8:	00002e00 	andeq	r2, r0, r0, lsl #28
    55ac:	73000300 	movwvc	r0, #768	; 0x300
    55b0:	002e9f7c 	eoreq	r9, lr, ip, ror pc
    55b4:	00310000 	eorseq	r0, r1, r0
    55b8:	00010000 	andeq	r0, r1, r0
    55bc:	00000053 	andeq	r0, r0, r3, asr r0
    55c0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003d86 	stmdaeq	r0, {r1, r2, r7, r8, sl, fp, ip, sp}
   4:	08003da6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, fp, ip, sp}
   8:	08003daa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, fp, ip, sp}
   c:	08003dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip, sp}
	...
  18:	08006010 	stmdaeq	r0, {r4, sp, lr}
  1c:	0800602c 	stmdaeq	r0, {r2, r3, r5, sp, lr}
  20:	0800606e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sp, lr}
  24:	08006072 	stmdaeq	r0, {r1, r4, r5, r6, sp, lr}
	...
  30:	0800602c 	stmdaeq	r0, {r2, r3, r5, sp, lr}
  34:	0800606e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sp, lr}
  38:	08006072 	stmdaeq	r0, {r1, r4, r5, r6, sp, lr}
  3c:	08006076 	stmdaeq	r0, {r1, r2, r4, r5, r6, sp, lr}
	...
  48:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  4c:	08003e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, sp}
  50:	08005fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, ip, lr}
  54:	08006158 	stmdaeq	r0, {r3, r4, r6, r8, sp, lr}
	...
  60:	0000012e 	andeq	r0, r0, lr, lsr #2
  64:	0000014a 	andeq	r0, r0, sl, asr #2
  68:	00000154 	andeq	r0, r0, r4, asr r1
  6c:	0000021c 	andeq	r0, r0, ip, lsl r2
	...
  78:	00000960 	andeq	r0, r0, r0, ror #18
  7c:	00000962 	andeq	r0, r0, r2, ror #18
  80:	00000964 	andeq	r0, r0, r4, ror #18
  84:	00000992 	muleq	r0, r2, r9
  88:	00000994 	muleq	r0, r4, r9
  8c:	00000996 	muleq	r0, r6, r9
	...
  98:	0000099e 	muleq	r0, lr, r9
  9c:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  a0:	000009d6 	ldrdeq	r0, [r0], -r6
  a4:	000009d8 	ldrdeq	r0, [r0], -r8
	...
