================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Jan 30 10:51:56 +0000 2026
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         array_mult
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1398
FF:               2190
DSP:              15
BRAM:             4
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 9.670       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                 | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                 | 1398 | 2190 | 15  | 4    |      |     |        |      |         |          |        |
|   (inst)                                             |      | 833  |     |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U                                       | 33   | 25   |     |      |      |     |        |      |         |          |        |
|   DATA_IN_B_s_axi_U                                  | 61   | 12   |     | 2    |      |     |        |      |         |          |        |
|   grp_array_mult_Pipeline_ROWS_LOOP_fu_380           | 1145 | 1112 | 15  |      |      |     |        |      |         |          |        |
|     (grp_array_mult_Pipeline_ROWS_LOOP_fu_380)       | 481  | 1025 |     |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U10                           | 147  | 17   | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U11                           | 116  | 17   | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U12                           | 147  | 17   | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U13                           | 79   | 17   | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U9                            | 151  | 17   | 3   |      |      |     |        |      |         |          |        |
|   grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364     | 20   | 7    |     |      |      |     |        |      |         |          |        |
|     (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364) |      | 5    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U         | 20   | 2    |     |      |      |     |        |      |         |          |        |
|   in_a_store_data_U                                  |      |      |     | 2    |      |     |        |      |         |          |        |
|   in_a_store_keep_U                                  | 10   | 4    |     |      |      |     |        |      |         |          |        |
|   in_a_store_last_U                                  | 3    | 1    |     |      |      |     |        |      |         |          |        |
|   in_a_store_strb_U                                  | 10   | 4    |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_a_V_data_V_U                      | 39   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_a_V_keep_V_U                      | 8    | 11   |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_a_V_last_V_U                      | 5    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_a_V_strb_V_U                      | 8    | 11   |     |      |      |     |        |      |         |          |        |
|   regslice_both_result_V_data_V_U                    | 38   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_result_V_keep_V_U                    | 7    | 11   |     |      |      |     |        |      |         |          |        |
|   regslice_both_result_V_last_V_U                    | 4    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_result_V_strb_V_U                    | 7    | 11   |     |      |      |     |        |      |         |          |        |
+------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.63%  | OK     |
| FD                                                        | 50%       | 2.06%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.10%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 6.82%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.43%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 4.13%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 60     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.57   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                             | ENDPOINT PIN                                                                       | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                            |                                                                                    |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.330 | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[0]  |            4 |         64 |          8.186 |          5.097 |        3.089 |
| Path2 | 0.330 | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[10] |            4 |         64 |          8.186 |          5.097 |        3.089 |
| Path3 | 0.330 | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[11] |            4 |         64 |          8.186 |          5.097 |        3.089 |
| Path4 | 0.330 | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[12] |            4 |         64 |          8.186 |          5.097 |        3.089 |
| Path5 | 0.330 | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[13] |            4 |         64 |          8.186 |          5.097 |        3.089 |
+-------+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                            | Primitive Type       |
    +----------------------------------------------------------------------------------------+----------------------+
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                            | Primitive Type       |
    +----------------------------------------------------------------------------------------+----------------------+
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                            | Primitive Type       |
    +----------------------------------------------------------------------------------------+----------------------+
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                            | Primitive Type       |
    +----------------------------------------------------------------------------------------+----------------------+
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                            | Primitive Type       |
    +----------------------------------------------------------------------------------------+----------------------+
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg               | FLOP_LATCH.flop.FDRE |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1    | LUT.others.LUT4      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1 | LUT.others.LUT6      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0  | LUT.others.LUT3      |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0         | MULT.dsp.DSP48E1     |
    | grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg              | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/array_mult_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/array_mult_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/array_mult_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/array_mult_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/array_mult_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/array_mult_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


