#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 30 17:57:22 2021
# Process ID: 19604
# Current directory: D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.runs/synth_1/top.vds
# Journal file: D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 700.574 ; gain = 176.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:3]
INFO: [Synth 8-6157] synthesizing module 'Clockgen' [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Clockgen' (1#1) [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:35]
INFO: [Synth 8-6157] synthesizing module 'twobitcounter' [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:59]
INFO: [Synth 8-6155] done synthesizing module 'twobitcounter' (2#1) [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:59]
INFO: [Synth 8-6157] synthesizing module 'twotofourdecoder' [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:95]
INFO: [Synth 8-226] default block is never used [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:98]
INFO: [Synth 8-6155] done synthesizing module 'twotofourdecoder' (3#1) [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:95]
INFO: [Synth 8-6157] synthesizing module 'sixbitcounter' [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:72]
INFO: [Synth 8-6155] done synthesizing module 'sixbitcounter' (4#1) [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:72]
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (5#1) [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:109]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (6#1) [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:3]
WARNING: [Synth 8-3917] design top has port A[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port A[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port A[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port A[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 764.113 ; gain = 240.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 764.113 ; gain = 240.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 764.113 ; gain = 240.273
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/constrs_1/new/Nexys-A7-50T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/constrs_1/new/Nexys-A7-50T-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/constrs_1/new/Nexys-A7-50T-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/constrs_1/new/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/constrs_1/new/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 872.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 872.793 ; gain = 348.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 872.793 ; gain = 348.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 872.793 ; gain = 348.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "C" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'dis_reg' [D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.srcs/sources_1/new/DigitalClock.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 872.793 ; gain = 348.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clockgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module twobitcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module twotofourdecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module sixbitcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port A[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port A[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port A[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port A[4] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (nolabel_line20/dis_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line20/dis_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line20/dis_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line20/dis_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line20/dis_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line20/dis_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line20/dis_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 872.793 ; gain = 348.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 872.793 ; gain = 348.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 872.793 ; gain = 348.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 881.332 ; gain = 357.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 887.074 ; gain = 363.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.074 ; gain = 363.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.074 ; gain = 363.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.074 ; gain = 363.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.074 ; gain = 363.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.074 ; gain = 363.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |     4|
|4     |LUT2   |     7|
|5     |LUT3   |     4|
|6     |LUT4   |     4|
|7     |LUT5   |    19|
|8     |LUT6   |    46|
|9     |MUXF7  |     7|
|10    |MUXF8  |     2|
|11    |FDCE   |    14|
|12    |FDRE   |    45|
|13    |IBUF   |     3|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   194|
|2     |  stage0 |Clockgen      |    82|
|3     |  stage1 |twobitcounter |     9|
|4     |  stage3 |sixbitcounter |    84|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.074 ; gain = 363.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 887.074 ; gain = 254.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.074 ; gain = 363.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 901.270 ; gain = 600.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 901.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/calpoly/Fall 2021/ECE 3300L/VIVADO/LAB_7_DIGITAL_CLOCK/LAB_7_DIGITAL_CLOCK.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 30 17:57:49 2021...
