v 20201216 2
N 47900 48600 47300 49200 4
N 47300 48600 47900 49200 4
N 47900 49200 48900 49200 4
{
T 48100 49250 5 10 1 1 0 0 1
netname=R
}
N 46300 49200 47300 49200 4
{
T 46950 49250 5 10 1 1 0 0 1
netname=L
}
C 49400 49600 1 90 1 pdtc124.sym
{
T 49100 49375 5 8 1 1 0 5 1
refdes=Q2
T 48900 48900 5 10 0 1 90 6 1
footprint=sot323-bjt
T 48700 49500 5 10 0 1 90 6 1
value=PDTC124TU
}
C 45800 49600 1 270 0 pdtc124.sym
{
T 46100 49375 5 8 1 1 0 5 1
refdes=Q1
T 46300 48900 5 10 0 1 270 0 1
footprint=sot323-bjt
T 46500 49500 5 10 0 1 270 0 1
value=PDTC124TU
}
N 46100 49600 46100 49800 4
N 46100 49800 49400 49800 4
N 49100 49800 49100 49600 4
C 49400 49100 1 0 0 out-1.sym
{
T 49400 49600 5 10 0 0 0 0 1
footprint=anchor
T 49400 49400 5 10 0 0 0 0 1
device=OUTPUT
T 50000 49200 5 10 1 1 0 1 1
refdes=WR
}
C 45800 49100 1 0 1 out-1.sym
{
T 45800 49600 5 10 0 0 0 6 1
footprint=anchor
T 45800 49400 5 10 0 0 0 6 1
device=OUTPUT
T 45200 49200 5 10 1 1 0 7 1
refdes=WL
}
C 50000 49700 1 0 1 in-1.sym
{
T 50000 50200 5 10 0 0 0 1 1
footprint=anchor
T 50000 50000 5 10 0 0 0 1 1
device=INPUT
T 50000 49800 5 10 1 1 0 1 1
refdes=WE
}
C 50000 48800 1 0 1 in-1.sym
{
T 50000 49300 5 10 0 0 0 6 1
footprint=anchor
T 50000 49100 5 10 0 0 0 6 1
device=INPUT
T 50000 48900 5 10 1 1 0 1 1
refdes=Vdd
}
C 45800 48500 1 270 1 pdtc124.sym
{
T 46100 48750 5 8 1 1 0 3 1
refdes=Q3
T 46300 49200 5 10 0 1 90 2 1
footprint=sot323-bjt
T 46500 48600 5 10 0 1 90 2 1
value=PDTC124TU
}
C 44900 48800 1 0 1 out-1.sym
{
T 44900 49300 5 10 0 0 0 6 1
footprint=anchor
T 44900 49100 5 10 0 0 0 6 1
device=OUTPUT
T 44525 48875 5 10 1 1 0 5 1
refdes=RL
}
C 45200 48400 1 0 0 in-1.sym
{
T 45200 48900 5 10 0 0 0 0 1
footprint=anchor
T 45200 48700 5 10 0 0 0 0 1
device=INPUT
T 45200 48500 5 10 1 1 0 7 1
refdes=RE
}
C 50000 48200 1 0 1 in-1.sym
{
T 50000 48700 5 10 0 0 0 6 1
footprint=anchor
T 50000 48500 5 10 0 0 0 6 1
device=INPUT
T 50000 48300 5 10 1 1 0 1 1
refdes=GND
}
C 48200 48000 1 0 0 gnd-1.sym
C 46800 48000 1 0 0 gnd-1.sym
C 49300 48000 1 0 0 gnd-1.sym
C 49200 48900 1 0 0 vdd-1.sym
C 48100 48900 1 0 0 vdd-1.sym
C 46700 48900 1 0 0 vdd-1.sym
N 49400 49200 49300 49200 4
N 45800 49200 45900 49200 4
N 45800 48500 46100 48500 4
N 45800 48900 45900 48900 4
N 46500 48600 46500 49200 4
N 46300 48900 46500 48900 4
N 48700 48600 48700 49200 4
C 44900 48800 1 0 0 resistor-load.sym
{
T 45200 49200 5 10 0 0 0 0 1
device=RESISTOR
T 45550 48950 5 10 1 1 0 0 1
refdes=R
T 45900 48700 5 10 0 1 0 0 1
footprint=0603-boxed
T 45100 48500 5 10 0 1 0 0 1
value=rload
}
C 47900 48300 1 0 0 not.sym
{
T 48250 48600 5 10 1 1 0 4 1
refdes=J
}
C 47300 48300 1 0 1 not.sym
{
T 46950 48600 5 10 1 1 0 4 1
refdes=I
}
