// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_dout,
        img_num_data_valid,
        img_fifo_cap,
        img_empty_n,
        img_read,
        pix_val_V_7,
        pix_val_V_6,
        pix_val_V_5,
        pix_val_V_4,
        trunc_ln1,
        bytePlanes1_din,
        bytePlanes1_num_data_valid,
        bytePlanes1_fifo_cap,
        bytePlanes1_full_n,
        bytePlanes1_write,
        cmp169_5,
        cmp169_4,
        cmp169_3,
        cmp169_2,
        cmp169_1,
        sub166_cast73,
        cmp169,
        pix_val_V_15_out,
        pix_val_V_15_out_ap_vld,
        pix_val_V_14_out,
        pix_val_V_14_out_ap_vld,
        pix_val_V_13_out,
        pix_val_V_13_out_ap_vld,
        pix_val_V_12_out,
        pix_val_V_12_out_ap_vld,
        out_pix_V_11_out_i,
        out_pix_V_11_out_o,
        out_pix_V_11_out_o_ap_vld,
        raw_pix_V_5_out_i,
        raw_pix_V_5_out_o,
        raw_pix_V_5_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [119:0] img_dout;
input  [1:0] img_num_data_valid;
input  [1:0] img_fifo_cap;
input   img_empty_n;
output   img_read;
input  [9:0] pix_val_V_7;
input  [9:0] pix_val_V_6;
input  [9:0] pix_val_V_5;
input  [9:0] pix_val_V_4;
input  [10:0] trunc_ln1;
output  [255:0] bytePlanes1_din;
input  [9:0] bytePlanes1_num_data_valid;
input  [9:0] bytePlanes1_fifo_cap;
input   bytePlanes1_full_n;
output   bytePlanes1_write;
input  [0:0] cmp169_5;
input  [0:0] cmp169_4;
input  [0:0] cmp169_3;
input  [0:0] cmp169_2;
input  [0:0] cmp169_1;
input  [10:0] sub166_cast73;
input  [0:0] cmp169;
output  [9:0] pix_val_V_15_out;
output   pix_val_V_15_out_ap_vld;
output  [9:0] pix_val_V_14_out;
output   pix_val_V_14_out_ap_vld;
output  [9:0] pix_val_V_13_out;
output   pix_val_V_13_out_ap_vld;
output  [9:0] pix_val_V_12_out;
output   pix_val_V_12_out_ap_vld;
input  [255:0] out_pix_V_11_out_i;
output  [255:0] out_pix_V_11_out_o;
output   out_pix_V_11_out_o_ap_vld;
input  [255:0] raw_pix_V_5_out_i;
output  [255:0] raw_pix_V_5_out_o;
output   raw_pix_V_5_out_o_ap_vld;

reg ap_idle;
reg img_read;
reg bytePlanes1_write;
reg pix_val_V_15_out_ap_vld;
reg pix_val_V_14_out_ap_vld;
reg pix_val_V_13_out_ap_vld;
reg pix_val_V_12_out_ap_vld;
reg[255:0] out_pix_V_11_out_o;
reg out_pix_V_11_out_o_ap_vld;
reg[255:0] raw_pix_V_5_out_o;
reg raw_pix_V_5_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln966_reg_1058;
reg   [0:0] or_ln971_reg_1071;
reg    ap_predicate_op53_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage5;
reg   [0:0] or_ln971_4_reg_1117;
reg    ap_predicate_op102_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_subdone;
reg    bytePlanes1_blk_n;
wire    ap_block_pp0_stage0;
reg    img_blk_n;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_ln971_1_reg_1100;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln971_2_reg_1109;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln971_3_reg_1113;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln971_5_reg_1121;
reg   [9:0] pix_val_V_73_reg_247;
reg   [9:0] pix_val_V_72_reg_257;
reg   [9:0] pix_val_V_71_reg_267;
reg   [9:0] pix_val_V_70_reg_277;
reg   [9:0] pix_val_V_69_reg_287;
reg   [9:0] pix_val_V_68_reg_298;
reg   [9:0] pix_val_V_67_reg_309;
reg   [9:0] pix_val_V_66_reg_320;
reg   [9:0] pix_val_V_65_reg_331;
reg   [9:0] pix_val_V_64_reg_342;
reg   [9:0] pix_val_V_63_reg_353;
reg   [9:0] pix_val_V_62_reg_364;
reg   [9:0] pix_val_V_61_reg_375;
reg   [9:0] pix_val_V_60_reg_386;
reg   [9:0] pix_val_V_59_reg_397;
reg   [9:0] pix_val_V_58_reg_408;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op80_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op65_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op91_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op113_read_state7;
reg    ap_block_state7_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln966_fu_603_p2;
wire   [0:0] cmp167_fu_619_p2;
reg   [0:0] cmp167_reg_1062;
wire   [0:0] or_ln971_fu_625_p2;
wire   [9:0] pix_val_V_14_fu_648_p1;
wire   [0:0] or_ln971_1_fu_652_p2;
wire   [9:0] pix_val_V_20_fu_656_p1;
wire   [0:0] or_ln971_2_fu_660_p2;
wire   [0:0] or_ln971_3_fu_664_p2;
wire   [0:0] or_ln971_4_fu_668_p2;
wire   [0:0] or_ln971_5_fu_672_p2;
wire   [9:0] pix_val_V_26_fu_676_p1;
wire   [9:0] pix_val_V_32_fu_680_p1;
wire   [9:0] pix_val_V_38_fu_684_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_57_reg_419;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_56_reg_429;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_55_reg_439;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_54_reg_449;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449;
reg   [9:0] ap_phi_mux_pix_val_V_53_phi_fu_462_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459;
reg   [9:0] ap_phi_mux_pix_val_V_52_phi_fu_472_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469;
reg   [9:0] ap_phi_mux_pix_val_V_51_phi_fu_482_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479;
reg   [9:0] ap_phi_mux_pix_val_V_50_phi_fu_492_p4;
wire   [9:0] pix_val_V_44_fu_688_p1;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489;
wire   [255:0] p_Result_8_fu_929_p5;
wire   [255:0] p_Result_s_fu_753_p5;
reg   [10:0] x_fu_142;
wire   [10:0] x_2_fu_609_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_x_1;
reg   [9:0] pix_val_V_fu_146;
reg   [9:0] pix_val_V_1_fu_150;
reg   [9:0] pix_val_V_2_fu_154;
reg   [9:0] pix_val_V_3_fu_158;
reg    ap_block_pp0_stage0_01001;
wire   [11:0] zext_ln966_fu_615_p1;
wire  signed [11:0] sub166_cast73_cast_fu_571_p1;
wire   [239:0] tmp_fu_701_p25;
wire   [29:0] tmp_s_fu_765_p4;
wire   [255:0] p_Result_1_fu_775_p5;
wire   [29:0] tmp_2_fu_787_p4;
wire   [255:0] p_Result_2_fu_797_p5;
wire   [29:0] tmp_3_fu_809_p4;
wire   [255:0] p_Result_3_fu_819_p5;
wire   [29:0] tmp_4_fu_831_p4;
wire   [255:0] p_Result_4_fu_841_p5;
wire   [29:0] tmp_5_fu_853_p4;
wire   [255:0] p_Result_5_fu_863_p5;
wire   [29:0] tmp_6_fu_875_p4;
wire   [255:0] p_Result_6_fu_885_p5;
wire   [29:0] tmp_7_fu_897_p4;
wire   [255:0] p_Result_7_fu_907_p5;
wire   [29:0] tmp_8_fu_919_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_791;
reg    ap_condition_795;
reg    ap_condition_799;
reg    ap_condition_804;
reg    ap_condition_260;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_1_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_791)) begin
        if ((or_ln971_3_reg_1113 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408 <= ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364;
        end else if ((or_ln971_3_reg_1113 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408 <= pix_val_V_32_fu_680_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_791)) begin
        if ((or_ln971_3_reg_1113 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397 <= ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353;
        end else if ((or_ln971_3_reg_1113 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_791)) begin
        if ((or_ln971_3_reg_1113 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386 <= ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342;
        end else if ((or_ln971_3_reg_1113 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_791)) begin
        if ((or_ln971_3_reg_1113 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375 <= ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331;
        end else if ((or_ln971_3_reg_1113 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_795)) begin
        if ((or_ln971_2_reg_1109 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364 <= ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320;
        end else if ((or_ln971_2_reg_1109 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364 <= pix_val_V_26_fu_676_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_795)) begin
        if ((or_ln971_2_reg_1109 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353 <= ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309;
        end else if ((or_ln971_2_reg_1109 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_795)) begin
        if ((or_ln971_2_reg_1109 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342 <= ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298;
        end else if ((or_ln971_2_reg_1109 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_795)) begin
        if ((or_ln971_2_reg_1109 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331 <= ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287;
        end else if ((or_ln971_2_reg_1109 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((or_ln971_1_reg_1100 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320 <= ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277;
        end else if ((or_ln971_1_reg_1100 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320 <= pix_val_V_20_fu_656_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((or_ln971_1_reg_1100 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309 <= ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267;
        end else if ((or_ln971_1_reg_1100 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((or_ln971_1_reg_1100 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298 <= ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257;
        end else if ((or_ln971_1_reg_1100 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((or_ln971_1_reg_1100 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287 <= ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247;
        end else if ((or_ln971_1_reg_1100 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_804)) begin
        if ((or_ln971_reg_1071 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277 <= pix_val_V_fu_146;
        end else if ((or_ln971_reg_1071 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277 <= pix_val_V_14_fu_648_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_804)) begin
        if ((or_ln971_reg_1071 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267 <= pix_val_V_1_fu_150;
        end else if ((or_ln971_reg_1071 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_804)) begin
        if ((or_ln971_reg_1071 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257 <= pix_val_V_2_fu_154;
        end else if ((or_ln971_reg_1071 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_804)) begin
        if ((or_ln971_reg_1071 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247 <= pix_val_V_3_fu_158;
        end else if ((or_ln971_reg_1071 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if (((or_ln971_4_reg_1117 == 1'd0) & (icmp_ln966_reg_1058 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449 <= ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408;
        end else if (((or_ln971_4_reg_1117 == 1'd1) & (icmp_ln966_reg_1058 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449 <= pix_val_V_38_fu_684_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449 <= ap_phi_reg_pp0_iter0_pix_val_V_54_reg_449;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if (((or_ln971_4_reg_1117 == 1'd0) & (icmp_ln966_reg_1058 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439 <= ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397;
        end else if (((or_ln971_4_reg_1117 == 1'd1) & (icmp_ln966_reg_1058 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439 <= {{img_dout[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439 <= ap_phi_reg_pp0_iter0_pix_val_V_55_reg_439;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if (((or_ln971_4_reg_1117 == 1'd0) & (icmp_ln966_reg_1058 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429 <= ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386;
        end else if (((or_ln971_4_reg_1117 == 1'd1) & (icmp_ln966_reg_1058 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429 <= {{img_dout[69:60]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429 <= ap_phi_reg_pp0_iter0_pix_val_V_56_reg_429;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if (((or_ln971_4_reg_1117 == 1'd0) & (icmp_ln966_reg_1058 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419 <= ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375;
        end else if (((or_ln971_4_reg_1117 == 1'd1) & (icmp_ln966_reg_1058 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419 <= {{img_dout[99:90]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419 <= ap_phi_reg_pp0_iter0_pix_val_V_57_reg_419;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_val_V_1_fu_150 <= pix_val_V_5;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_val_V_1_fu_150 <= ap_phi_mux_pix_val_V_51_phi_fu_482_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_val_V_2_fu_154 <= pix_val_V_6;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_val_V_2_fu_154 <= ap_phi_mux_pix_val_V_52_phi_fu_472_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_val_V_3_fu_158 <= pix_val_V_7;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_val_V_3_fu_158 <= ap_phi_mux_pix_val_V_53_phi_fu_462_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_val_V_fu_146 <= pix_val_V_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_val_V_fu_146 <= ap_phi_mux_pix_val_V_50_phi_fu_492_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln966_fu_603_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_142 <= x_2_fu_609_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_142 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln966_fu_603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp167_reg_1062 <= cmp167_fu_619_p2;
        or_ln971_reg_1071 <= or_ln971_fu_625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln966_reg_1058 <= icmp_ln966_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln966_reg_1058 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln971_1_reg_1100 <= or_ln971_1_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln966_reg_1058 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln971_2_reg_1109 <= or_ln971_2_fu_660_p2;
        or_ln971_3_reg_1113 <= or_ln971_3_fu_664_p2;
        or_ln971_4_reg_1117 <= or_ln971_4_fu_668_p2;
        or_ln971_5_reg_1121 <= or_ln971_5_fu_672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pix_val_V_58_reg_408 <= ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408;
        pix_val_V_59_reg_397 <= ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397;
        pix_val_V_60_reg_386 <= ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386;
        pix_val_V_61_reg_375 <= ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pix_val_V_62_reg_364 <= ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364;
        pix_val_V_63_reg_353 <= ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353;
        pix_val_V_64_reg_342 <= ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342;
        pix_val_V_65_reg_331 <= ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pix_val_V_66_reg_320 <= ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320;
        pix_val_V_67_reg_309 <= ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309;
        pix_val_V_68_reg_298 <= ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298;
        pix_val_V_69_reg_287 <= ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pix_val_V_70_reg_277 <= ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277;
        pix_val_V_71_reg_267 <= ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267;
        pix_val_V_72_reg_257 <= ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257;
        pix_val_V_73_reg_247 <= ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln966_reg_1058 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln966_reg_1058 == 1'd0)) begin
        if ((or_ln971_5_reg_1121 == 1'd0)) begin
            ap_phi_mux_pix_val_V_50_phi_fu_492_p4 = ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449;
        end else if ((or_ln971_5_reg_1121 == 1'd1)) begin
            ap_phi_mux_pix_val_V_50_phi_fu_492_p4 = pix_val_V_44_fu_688_p1;
        end else begin
            ap_phi_mux_pix_val_V_50_phi_fu_492_p4 = ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489;
        end
    end else begin
        ap_phi_mux_pix_val_V_50_phi_fu_492_p4 = ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489;
    end
end

always @ (*) begin
    if ((icmp_ln966_reg_1058 == 1'd0)) begin
        if ((or_ln971_5_reg_1121 == 1'd0)) begin
            ap_phi_mux_pix_val_V_51_phi_fu_482_p4 = ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439;
        end else if ((or_ln971_5_reg_1121 == 1'd1)) begin
            ap_phi_mux_pix_val_V_51_phi_fu_482_p4 = {{img_dout[39:30]}};
        end else begin
            ap_phi_mux_pix_val_V_51_phi_fu_482_p4 = ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479;
        end
    end else begin
        ap_phi_mux_pix_val_V_51_phi_fu_482_p4 = ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479;
    end
end

always @ (*) begin
    if ((icmp_ln966_reg_1058 == 1'd0)) begin
        if ((or_ln971_5_reg_1121 == 1'd0)) begin
            ap_phi_mux_pix_val_V_52_phi_fu_472_p4 = ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429;
        end else if ((or_ln971_5_reg_1121 == 1'd1)) begin
            ap_phi_mux_pix_val_V_52_phi_fu_472_p4 = {{img_dout[69:60]}};
        end else begin
            ap_phi_mux_pix_val_V_52_phi_fu_472_p4 = ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469;
        end
    end else begin
        ap_phi_mux_pix_val_V_52_phi_fu_472_p4 = ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469;
    end
end

always @ (*) begin
    if ((icmp_ln966_reg_1058 == 1'd0)) begin
        if ((or_ln971_5_reg_1121 == 1'd0)) begin
            ap_phi_mux_pix_val_V_53_phi_fu_462_p4 = ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419;
        end else if ((or_ln971_5_reg_1121 == 1'd1)) begin
            ap_phi_mux_pix_val_V_53_phi_fu_462_p4 = {{img_dout[99:90]}};
        end else begin
            ap_phi_mux_pix_val_V_53_phi_fu_462_p4 = ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459;
        end
    end else begin
        ap_phi_mux_pix_val_V_53_phi_fu_462_p4 = ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bytePlanes1_blk_n = bytePlanes1_full_n;
    end else begin
        bytePlanes1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bytePlanes1_write = 1'b1;
    end else begin
        bytePlanes1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op102_read_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln966_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln971_3_reg_1113 == 1'd1)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln966_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln971_2_reg_1109 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln966_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln971_1_reg_1100 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op53_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln966_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln971_5_reg_1121 == 1'd1)))) begin
        img_blk_n = img_empty_n;
    end else begin
        img_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op102_read_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op113_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op91_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op65_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op80_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op53_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img_read = 1'b1;
    end else begin
        img_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_pix_V_11_out_o = p_Result_8_fu_929_p5;
    end else begin
        out_pix_V_11_out_o = out_pix_V_11_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_pix_V_11_out_o_ap_vld = 1'b1;
    end else begin
        out_pix_V_11_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln966_reg_1058 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_12_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln966_reg_1058 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_13_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln966_reg_1058 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_14_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln966_reg_1058 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_15_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        raw_pix_V_5_out_o = p_Result_s_fu_753_p5;
    end else begin
        raw_pix_V_5_out_o = raw_pix_V_5_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        raw_pix_V_5_out_o_ap_vld = 1'b1;
    end else begin
        raw_pix_V_5_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes1_full_n == 1'b0) | ((img_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes1_full_n == 1'b0) | ((img_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes1_full_n == 1'b0) | ((img_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_predicate_op53_read_state2 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_predicate_op53_read_state2 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op65_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op65_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op80_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op80_read_state4 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op91_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op91_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_predicate_op102_read_state6 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_predicate_op102_read_state6 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((ap_predicate_op53_read_state2 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op65_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op80_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op91_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((ap_predicate_op102_read_state6 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter1 = ((bytePlanes1_full_n == 1'b0) | ((img_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_condition_260 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_791 = ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln966_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_795 = ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln966_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_799 = ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln966_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_804 = ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln966_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_pix_val_V_54_reg_449 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_55_reg_439 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_56_reg_429 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_57_reg_419 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459 = 'bx;

always @ (*) begin
    ap_predicate_op102_read_state6 = ((or_ln971_4_reg_1117 == 1'd1) & (icmp_ln966_reg_1058 == 1'd0));
end

always @ (*) begin
    ap_predicate_op113_read_state7 = ((icmp_ln966_reg_1058 == 1'd0) & (or_ln971_5_reg_1121 == 1'd1));
end

always @ (*) begin
    ap_predicate_op53_read_state2 = ((or_ln971_reg_1071 == 1'd1) & (icmp_ln966_reg_1058 == 1'd0));
end

always @ (*) begin
    ap_predicate_op65_read_state3 = ((icmp_ln966_reg_1058 == 1'd0) & (or_ln971_1_reg_1100 == 1'd1));
end

always @ (*) begin
    ap_predicate_op80_read_state4 = ((icmp_ln966_reg_1058 == 1'd0) & (or_ln971_2_reg_1109 == 1'd1));
end

always @ (*) begin
    ap_predicate_op91_read_state5 = ((icmp_ln966_reg_1058 == 1'd0) & (or_ln971_3_reg_1113 == 1'd1));
end

assign bytePlanes1_din = {{p_Result_7_fu_907_p5[255:254]}, {tmp_8_fu_919_p4}, {p_Result_7_fu_907_p5[223:0]}};

assign cmp167_fu_619_p2 = (($signed(zext_ln966_fu_615_p1) < $signed(sub166_cast73_cast_fu_571_p1)) ? 1'b1 : 1'b0);

assign icmp_ln966_fu_603_p2 = ((ap_sig_allocacmp_x_1 == trunc_ln1) ? 1'b1 : 1'b0);

assign or_ln971_1_fu_652_p2 = (cmp169_1 | cmp167_reg_1062);

assign or_ln971_2_fu_660_p2 = (cmp169_2 | cmp167_reg_1062);

assign or_ln971_3_fu_664_p2 = (cmp169_3 | cmp167_reg_1062);

assign or_ln971_4_fu_668_p2 = (cmp169_4 | cmp167_reg_1062);

assign or_ln971_5_fu_672_p2 = (cmp169_5 | cmp167_reg_1062);

assign or_ln971_fu_625_p2 = (cmp169 | cmp167_fu_619_p2);

assign p_Result_1_fu_775_p5 = {{out_pix_V_11_out_i[255:30]}, {tmp_s_fu_765_p4}};

assign p_Result_2_fu_797_p5 = {{p_Result_1_fu_775_p5[255:62]}, {tmp_2_fu_787_p4}, {p_Result_1_fu_775_p5[31:0]}};

assign p_Result_3_fu_819_p5 = {{p_Result_2_fu_797_p5[255:94]}, {tmp_3_fu_809_p4}, {p_Result_2_fu_797_p5[63:0]}};

assign p_Result_4_fu_841_p5 = {{p_Result_3_fu_819_p5[255:126]}, {tmp_4_fu_831_p4}, {p_Result_3_fu_819_p5[95:0]}};

assign p_Result_5_fu_863_p5 = {{p_Result_4_fu_841_p5[255:158]}, {tmp_5_fu_853_p4}, {p_Result_4_fu_841_p5[127:0]}};

assign p_Result_6_fu_885_p5 = {{p_Result_5_fu_863_p5[255:190]}, {tmp_6_fu_875_p4}, {p_Result_5_fu_863_p5[159:0]}};

assign p_Result_7_fu_907_p5 = {{p_Result_6_fu_885_p5[255:222]}, {tmp_7_fu_897_p4}, {p_Result_6_fu_885_p5[191:0]}};

assign p_Result_8_fu_929_p5 = {{p_Result_7_fu_907_p5[255:254]}, {tmp_8_fu_919_p4}, {p_Result_7_fu_907_p5[223:0]}};

assign p_Result_s_fu_753_p5 = {{raw_pix_V_5_out_i[255:240]}, {tmp_fu_701_p25}};

assign pix_val_V_12_out = pix_val_V_fu_146;

assign pix_val_V_13_out = pix_val_V_1_fu_150;

assign pix_val_V_14_fu_648_p1 = img_dout[9:0];

assign pix_val_V_14_out = pix_val_V_2_fu_154;

assign pix_val_V_15_out = pix_val_V_3_fu_158;

assign pix_val_V_20_fu_656_p1 = img_dout[9:0];

assign pix_val_V_26_fu_676_p1 = img_dout[9:0];

assign pix_val_V_32_fu_680_p1 = img_dout[9:0];

assign pix_val_V_38_fu_684_p1 = img_dout[9:0];

assign pix_val_V_44_fu_688_p1 = img_dout[9:0];

assign sub166_cast73_cast_fu_571_p1 = $signed(sub166_cast73);

assign tmp_2_fu_787_p4 = {{{pix_val_V_67_reg_309}, {pix_val_V_66_reg_320}}, {pix_val_V_73_reg_247}};

assign tmp_3_fu_809_p4 = {{{pix_val_V_62_reg_364}, {pix_val_V_69_reg_287}}, {pix_val_V_68_reg_298}};

assign tmp_4_fu_831_p4 = {{{pix_val_V_65_reg_331}, {pix_val_V_64_reg_342}}, {pix_val_V_63_reg_353}};

assign tmp_5_fu_853_p4 = {{{pix_val_V_60_reg_386}, {pix_val_V_59_reg_397}}, {pix_val_V_58_reg_408}};

assign tmp_6_fu_875_p4 = {{{ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439}, {ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449}}, {pix_val_V_61_reg_375}};

assign tmp_7_fu_897_p4 = {{{ap_phi_mux_pix_val_V_50_phi_fu_492_p4}, {ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419}}, {ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429}};

assign tmp_8_fu_919_p4 = {{{ap_phi_mux_pix_val_V_53_phi_fu_462_p4}, {ap_phi_mux_pix_val_V_52_phi_fu_472_p4}}, {ap_phi_mux_pix_val_V_51_phi_fu_482_p4}};

assign tmp_fu_701_p25 = {{{{{{{{{{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_53_phi_fu_462_p4}, {ap_phi_mux_pix_val_V_52_phi_fu_472_p4}}, {ap_phi_mux_pix_val_V_51_phi_fu_482_p4}}, {ap_phi_mux_pix_val_V_50_phi_fu_492_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419}}, {ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429}}, {ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439}}, {ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449}}, {pix_val_V_61_reg_375}}, {pix_val_V_60_reg_386}}, {pix_val_V_59_reg_397}}, {pix_val_V_58_reg_408}}, {pix_val_V_65_reg_331}}, {pix_val_V_64_reg_342}}, {pix_val_V_63_reg_353}}, {pix_val_V_62_reg_364}}, {pix_val_V_69_reg_287}}, {pix_val_V_68_reg_298}}, {pix_val_V_67_reg_309}}, {pix_val_V_66_reg_320}}, {pix_val_V_73_reg_247}}, {pix_val_V_72_reg_257}}, {pix_val_V_71_reg_267}}, {pix_val_V_70_reg_277}};

assign tmp_s_fu_765_p4 = {{{pix_val_V_72_reg_257}, {pix_val_V_71_reg_267}}, {pix_val_V_70_reg_277}};

assign x_2_fu_609_p2 = (ap_sig_allocacmp_x_1 + 11'd1);

assign zext_ln966_fu_615_p1 = ap_sig_allocacmp_x_1;

endmodule //design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4
