<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MipsCPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DATA_RAM.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DATA_RAM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="EX.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="EX_MEM.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EX_MEM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="HILO.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HILO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ID.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ID.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ID_EX.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ID_EX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="IF_ID.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IF_ID.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inst_ROM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Inst_ROM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Inst_ROM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Inst_ROM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Inst_ROM.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Inst_ROM.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MEM.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MEM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MEM_WB.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MEM_WB.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MipsCPU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MipsCPU.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="MipsCPU.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MipsCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MipsCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MipsCPU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MipsCPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MipsCPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MipsCPU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MipsCPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MipsCPU.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MipsCPU.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MipsCPU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MipsCPU_MipsCPU_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MipsCPU_MipsCPU_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MipsCPU_MipsCPU_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MipsCPU_SOPC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MipsCPU_SOPC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MipsCPU_SOPC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MipsCPU_SOPC.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MipsCPU_SOPC.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MipsCPU_SOPC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MipsCPU_SOPC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MipsCPU_SOPC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MipsCPU_SOPC_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MipsCPU_SOPC_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MipsCPU_SOPC_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MipsCPU_SOPC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MipsCPU_SOPC_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MipsCPU_SOPC_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MipsCPU_SOPC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MipsCPU_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MipsCPU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MipsCPU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MipsCPU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MipsCPU_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MipsCPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MipsCPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="REG.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1468213073" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1468213073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468414957" xil_pn:in_ck="6156471940537582636" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1468414957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DATA_RAM.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="HILO.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="Inst_ROM.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MipsCPU_tb.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="REG.v"/>
      <outfile xil_pn:name="defines.v"/>
    </transform>
    <transform xil_pn:end_ts="1468414957" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7585556975951539434" xil_pn:start_ts="1468414957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468416063" xil_pn:in_ck="122967296375523341" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3999068479336388776" xil_pn:start_ts="1468416062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MipsCPU.vf"/>
    </transform>
    <transform xil_pn:end_ts="1468414959" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7579258478593915835" xil_pn:start_ts="1468414959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468416063" xil_pn:in_ck="6461581723668304279" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1468416063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DATA_RAM.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="HILO.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="Inst_ROM.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MipsCPU.vf"/>
      <outfile xil_pn:name="MipsCPU_tb.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="REG.v"/>
      <outfile xil_pn:name="defines.v"/>
    </transform>
    <transform xil_pn:end_ts="1468416066" xil_pn:in_ck="6461581723668304279" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7894506090079462669" xil_pn:start_ts="1468416063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MipsCPU_MipsCPU_sch_tb_beh.prj"/>
      <outfile xil_pn:name="MipsCPU_MipsCPU_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1468416066" xil_pn:in_ck="1712334185198349691" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5528188893212972266" xil_pn:start_ts="1468416066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MipsCPU_MipsCPU_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1468414713" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1468414713">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468416041" xil_pn:in_ck="122967296375523341" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7574341116781787798" xil_pn:start_ts="1468416039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MipsCPU.vf"/>
    </transform>
    <transform xil_pn:end_ts="1468414714" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7579258478593915835" xil_pn:start_ts="1468414714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468414714" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1468414714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468414714" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6100706148453866408" xil_pn:start_ts="1468414714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468414714" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1468414714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468414714" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1423502833358497807" xil_pn:start_ts="1468414714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468416050" xil_pn:in_ck="8399434265714251933" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8638491939786833292" xil_pn:start_ts="1468416041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MipsCPU.jhd"/>
      <outfile xil_pn:name="MipsCPU.lso"/>
      <outfile xil_pn:name="MipsCPU.ngc"/>
      <outfile xil_pn:name="MipsCPU.ngr"/>
      <outfile xil_pn:name="MipsCPU.prj"/>
      <outfile xil_pn:name="MipsCPU.stx"/>
      <outfile xil_pn:name="MipsCPU.syr"/>
      <outfile xil_pn:name="MipsCPU.xst"/>
      <outfile xil_pn:name="MipsCPU_MipsCPU_sch_tb_beh.prj"/>
      <outfile xil_pn:name="MipsCPU_SOPC.prj"/>
      <outfile xil_pn:name="MipsCPU_SOPC_tb_beh.prj"/>
      <outfile xil_pn:name="MipsCPU_SOPC_tb_stx_beh.prj"/>
      <outfile xil_pn:name="MipsCPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1468414568" xil_pn:in_ck="122967296375525517" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981233634414851" xil_pn:start_ts="1468414568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1468414574" xil_pn:in_ck="1711722978985084239" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-407830226608195322" xil_pn:start_ts="1468414568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MipsCPU.bld"/>
      <outfile xil_pn:name="MipsCPU.ngd"/>
      <outfile xil_pn:name="MipsCPU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1468414581" xil_pn:in_ck="241321797207484117" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1468414574">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MipsCPU_map.map"/>
      <outfile xil_pn:name="MipsCPU_map.mrp"/>
      <outfile xil_pn:name="MipsCPU_map.ngm"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
