
`timescale 1ns / 1ns

module test;


wire  COUT;

reg  CIN;

wire [3:0]  SUM;

reg [3:0]  A;
reg [3:0]  B;



fouradder top(COUT, SUM, A, B, CIN); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grads/a/acoskuner500/ecen714/fouradder_run1/testfixture.verilog file
`include "/home/grads/a/acoskuner500/ecen714/fouradder_run1/testfixture.verilog"

`endif

endmodule 
