# MIPS-Computer-Simulation
A simulation of both single cycle and pipelined implementations of MIPS CPU in Verilog
