{
  "module_name": "pinctrl-imx28.c",
  "hash_id": "d772f4925618ba6746c32c6f9732f33ab4c6e5e799aae88f85c568dc3f81b5e9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/freescale/pinctrl-imx28.c",
  "human_readable_source": "\n\n\n\n\n\n\n#include <linux/init.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include \"pinctrl-mxs.h\"\n\nenum imx28_pin_enum {\n\tGPMI_D00\t= PINID(0, 0),\n\tGPMI_D01\t= PINID(0, 1),\n\tGPMI_D02\t= PINID(0, 2),\n\tGPMI_D03\t= PINID(0, 3),\n\tGPMI_D04\t= PINID(0, 4),\n\tGPMI_D05\t= PINID(0, 5),\n\tGPMI_D06\t= PINID(0, 6),\n\tGPMI_D07\t= PINID(0, 7),\n\tGPMI_CE0N\t= PINID(0, 16),\n\tGPMI_CE1N\t= PINID(0, 17),\n\tGPMI_CE2N\t= PINID(0, 18),\n\tGPMI_CE3N\t= PINID(0, 19),\n\tGPMI_RDY0\t= PINID(0, 20),\n\tGPMI_RDY1\t= PINID(0, 21),\n\tGPMI_RDY2\t= PINID(0, 22),\n\tGPMI_RDY3\t= PINID(0, 23),\n\tGPMI_RDN\t= PINID(0, 24),\n\tGPMI_WRN\t= PINID(0, 25),\n\tGPMI_ALE\t= PINID(0, 26),\n\tGPMI_CLE\t= PINID(0, 27),\n\tGPMI_RESETN\t= PINID(0, 28),\n\tLCD_D00\t\t= PINID(1, 0),\n\tLCD_D01\t\t= PINID(1, 1),\n\tLCD_D02\t\t= PINID(1, 2),\n\tLCD_D03\t\t= PINID(1, 3),\n\tLCD_D04\t\t= PINID(1, 4),\n\tLCD_D05\t\t= PINID(1, 5),\n\tLCD_D06\t\t= PINID(1, 6),\n\tLCD_D07\t\t= PINID(1, 7),\n\tLCD_D08\t\t= PINID(1, 8),\n\tLCD_D09\t\t= PINID(1, 9),\n\tLCD_D10\t\t= PINID(1, 10),\n\tLCD_D11\t\t= PINID(1, 11),\n\tLCD_D12\t\t= PINID(1, 12),\n\tLCD_D13\t\t= PINID(1, 13),\n\tLCD_D14\t\t= PINID(1, 14),\n\tLCD_D15\t\t= PINID(1, 15),\n\tLCD_D16\t\t= PINID(1, 16),\n\tLCD_D17\t\t= PINID(1, 17),\n\tLCD_D18\t\t= PINID(1, 18),\n\tLCD_D19\t\t= PINID(1, 19),\n\tLCD_D20\t\t= PINID(1, 20),\n\tLCD_D21\t\t= PINID(1, 21),\n\tLCD_D22\t\t= PINID(1, 22),\n\tLCD_D23\t\t= PINID(1, 23),\n\tLCD_RD_E\t= PINID(1, 24),\n\tLCD_WR_RWN\t= PINID(1, 25),\n\tLCD_RS\t\t= PINID(1, 26),\n\tLCD_CS\t\t= PINID(1, 27),\n\tLCD_VSYNC\t= PINID(1, 28),\n\tLCD_HSYNC\t= PINID(1, 29),\n\tLCD_DOTCLK\t= PINID(1, 30),\n\tLCD_ENABLE\t= PINID(1, 31),\n\tSSP0_DATA0\t= PINID(2, 0),\n\tSSP0_DATA1\t= PINID(2, 1),\n\tSSP0_DATA2\t= PINID(2, 2),\n\tSSP0_DATA3\t= PINID(2, 3),\n\tSSP0_DATA4\t= PINID(2, 4),\n\tSSP0_DATA5\t= PINID(2, 5),\n\tSSP0_DATA6\t= PINID(2, 6),\n\tSSP0_DATA7\t= PINID(2, 7),\n\tSSP0_CMD\t= PINID(2, 8),\n\tSSP0_DETECT\t= PINID(2, 9),\n\tSSP0_SCK\t= PINID(2, 10),\n\tSSP1_SCK\t= PINID(2, 12),\n\tSSP1_CMD\t= PINID(2, 13),\n\tSSP1_DATA0\t= PINID(2, 14),\n\tSSP1_DATA3\t= PINID(2, 15),\n\tSSP2_SCK\t= PINID(2, 16),\n\tSSP2_MOSI\t= PINID(2, 17),\n\tSSP2_MISO\t= PINID(2, 18),\n\tSSP2_SS0\t= PINID(2, 19),\n\tSSP2_SS1\t= PINID(2, 20),\n\tSSP2_SS2\t= PINID(2, 21),\n\tSSP3_SCK\t= PINID(2, 24),\n\tSSP3_MOSI\t= PINID(2, 25),\n\tSSP3_MISO\t= PINID(2, 26),\n\tSSP3_SS0\t= PINID(2, 27),\n\tAUART0_RX\t= PINID(3, 0),\n\tAUART0_TX\t= PINID(3, 1),\n\tAUART0_CTS\t= PINID(3, 2),\n\tAUART0_RTS\t= PINID(3, 3),\n\tAUART1_RX\t= PINID(3, 4),\n\tAUART1_TX\t= PINID(3, 5),\n\tAUART1_CTS\t= PINID(3, 6),\n\tAUART1_RTS\t= PINID(3, 7),\n\tAUART2_RX\t= PINID(3, 8),\n\tAUART2_TX\t= PINID(3, 9),\n\tAUART2_CTS\t= PINID(3, 10),\n\tAUART2_RTS\t= PINID(3, 11),\n\tAUART3_RX\t= PINID(3, 12),\n\tAUART3_TX\t= PINID(3, 13),\n\tAUART3_CTS\t= PINID(3, 14),\n\tAUART3_RTS\t= PINID(3, 15),\n\tPWM0\t\t= PINID(3, 16),\n\tPWM1\t\t= PINID(3, 17),\n\tPWM2\t\t= PINID(3, 18),\n\tSAIF0_MCLK\t= PINID(3, 20),\n\tSAIF0_LRCLK\t= PINID(3, 21),\n\tSAIF0_BITCLK\t= PINID(3, 22),\n\tSAIF0_SDATA0\t= PINID(3, 23),\n\tI2C0_SCL\t= PINID(3, 24),\n\tI2C0_SDA\t= PINID(3, 25),\n\tSAIF1_SDATA0\t= PINID(3, 26),\n\tSPDIF\t\t= PINID(3, 27),\n\tPWM3\t\t= PINID(3, 28),\n\tPWM4\t\t= PINID(3, 29),\n\tLCD_RESET\t= PINID(3, 30),\n\tENET0_MDC\t= PINID(4, 0),\n\tENET0_MDIO\t= PINID(4, 1),\n\tENET0_RX_EN\t= PINID(4, 2),\n\tENET0_RXD0\t= PINID(4, 3),\n\tENET0_RXD1\t= PINID(4, 4),\n\tENET0_TX_CLK\t= PINID(4, 5),\n\tENET0_TX_EN\t= PINID(4, 6),\n\tENET0_TXD0\t= PINID(4, 7),\n\tENET0_TXD1\t= PINID(4, 8),\n\tENET0_RXD2\t= PINID(4, 9),\n\tENET0_RXD3\t= PINID(4, 10),\n\tENET0_TXD2\t= PINID(4, 11),\n\tENET0_TXD3\t= PINID(4, 12),\n\tENET0_RX_CLK\t= PINID(4, 13),\n\tENET0_COL\t= PINID(4, 14),\n\tENET0_CRS\t= PINID(4, 15),\n\tENET_CLK\t= PINID(4, 16),\n\tJTAG_RTCK\t= PINID(4, 20),\n\tEMI_D00\t\t= PINID(5, 0),\n\tEMI_D01\t\t= PINID(5, 1),\n\tEMI_D02\t\t= PINID(5, 2),\n\tEMI_D03\t\t= PINID(5, 3),\n\tEMI_D04\t\t= PINID(5, 4),\n\tEMI_D05\t\t= PINID(5, 5),\n\tEMI_D06\t\t= PINID(5, 6),\n\tEMI_D07\t\t= PINID(5, 7),\n\tEMI_D08\t\t= PINID(5, 8),\n\tEMI_D09\t\t= PINID(5, 9),\n\tEMI_D10\t\t= PINID(5, 10),\n\tEMI_D11\t\t= PINID(5, 11),\n\tEMI_D12\t\t= PINID(5, 12),\n\tEMI_D13\t\t= PINID(5, 13),\n\tEMI_D14\t\t= PINID(5, 14),\n\tEMI_D15\t\t= PINID(5, 15),\n\tEMI_ODT0\t= PINID(5, 16),\n\tEMI_DQM0\t= PINID(5, 17),\n\tEMI_ODT1\t= PINID(5, 18),\n\tEMI_DQM1\t= PINID(5, 19),\n\tEMI_DDR_OPEN_FB\t= PINID(5, 20),\n\tEMI_CLK\t\t= PINID(5, 21),\n\tEMI_DQS0\t= PINID(5, 22),\n\tEMI_DQS1\t= PINID(5, 23),\n\tEMI_DDR_OPEN\t= PINID(5, 26),\n\tEMI_A00\t\t= PINID(6, 0),\n\tEMI_A01\t\t= PINID(6, 1),\n\tEMI_A02\t\t= PINID(6, 2),\n\tEMI_A03\t\t= PINID(6, 3),\n\tEMI_A04\t\t= PINID(6, 4),\n\tEMI_A05\t\t= PINID(6, 5),\n\tEMI_A06\t\t= PINID(6, 6),\n\tEMI_A07\t\t= PINID(6, 7),\n\tEMI_A08\t\t= PINID(6, 8),\n\tEMI_A09\t\t= PINID(6, 9),\n\tEMI_A10\t\t= PINID(6, 10),\n\tEMI_A11\t\t= PINID(6, 11),\n\tEMI_A12\t\t= PINID(6, 12),\n\tEMI_A13\t\t= PINID(6, 13),\n\tEMI_A14\t\t= PINID(6, 14),\n\tEMI_BA0\t\t= PINID(6, 16),\n\tEMI_BA1\t\t= PINID(6, 17),\n\tEMI_BA2\t\t= PINID(6, 18),\n\tEMI_CASN\t= PINID(6, 19),\n\tEMI_RASN\t= PINID(6, 20),\n\tEMI_WEN\t\t= PINID(6, 21),\n\tEMI_CE0N\t= PINID(6, 22),\n\tEMI_CE1N\t= PINID(6, 23),\n\tEMI_CKE\t\t= PINID(6, 24),\n};\n\nstatic const struct pinctrl_pin_desc imx28_pins[] = {\n\tMXS_PINCTRL_PIN(GPMI_D00),\n\tMXS_PINCTRL_PIN(GPMI_D01),\n\tMXS_PINCTRL_PIN(GPMI_D02),\n\tMXS_PINCTRL_PIN(GPMI_D03),\n\tMXS_PINCTRL_PIN(GPMI_D04),\n\tMXS_PINCTRL_PIN(GPMI_D05),\n\tMXS_PINCTRL_PIN(GPMI_D06),\n\tMXS_PINCTRL_PIN(GPMI_D07),\n\tMXS_PINCTRL_PIN(GPMI_CE0N),\n\tMXS_PINCTRL_PIN(GPMI_CE1N),\n\tMXS_PINCTRL_PIN(GPMI_CE2N),\n\tMXS_PINCTRL_PIN(GPMI_CE3N),\n\tMXS_PINCTRL_PIN(GPMI_RDY0),\n\tMXS_PINCTRL_PIN(GPMI_RDY1),\n\tMXS_PINCTRL_PIN(GPMI_RDY2),\n\tMXS_PINCTRL_PIN(GPMI_RDY3),\n\tMXS_PINCTRL_PIN(GPMI_RDN),\n\tMXS_PINCTRL_PIN(GPMI_WRN),\n\tMXS_PINCTRL_PIN(GPMI_ALE),\n\tMXS_PINCTRL_PIN(GPMI_CLE),\n\tMXS_PINCTRL_PIN(GPMI_RESETN),\n\tMXS_PINCTRL_PIN(LCD_D00),\n\tMXS_PINCTRL_PIN(LCD_D01),\n\tMXS_PINCTRL_PIN(LCD_D02),\n\tMXS_PINCTRL_PIN(LCD_D03),\n\tMXS_PINCTRL_PIN(LCD_D04),\n\tMXS_PINCTRL_PIN(LCD_D05),\n\tMXS_PINCTRL_PIN(LCD_D06),\n\tMXS_PINCTRL_PIN(LCD_D07),\n\tMXS_PINCTRL_PIN(LCD_D08),\n\tMXS_PINCTRL_PIN(LCD_D09),\n\tMXS_PINCTRL_PIN(LCD_D10),\n\tMXS_PINCTRL_PIN(LCD_D11),\n\tMXS_PINCTRL_PIN(LCD_D12),\n\tMXS_PINCTRL_PIN(LCD_D13),\n\tMXS_PINCTRL_PIN(LCD_D14),\n\tMXS_PINCTRL_PIN(LCD_D15),\n\tMXS_PINCTRL_PIN(LCD_D16),\n\tMXS_PINCTRL_PIN(LCD_D17),\n\tMXS_PINCTRL_PIN(LCD_D18),\n\tMXS_PINCTRL_PIN(LCD_D19),\n\tMXS_PINCTRL_PIN(LCD_D20),\n\tMXS_PINCTRL_PIN(LCD_D21),\n\tMXS_PINCTRL_PIN(LCD_D22),\n\tMXS_PINCTRL_PIN(LCD_D23),\n\tMXS_PINCTRL_PIN(LCD_RD_E),\n\tMXS_PINCTRL_PIN(LCD_WR_RWN),\n\tMXS_PINCTRL_PIN(LCD_RS),\n\tMXS_PINCTRL_PIN(LCD_CS),\n\tMXS_PINCTRL_PIN(LCD_VSYNC),\n\tMXS_PINCTRL_PIN(LCD_HSYNC),\n\tMXS_PINCTRL_PIN(LCD_DOTCLK),\n\tMXS_PINCTRL_PIN(LCD_ENABLE),\n\tMXS_PINCTRL_PIN(SSP0_DATA0),\n\tMXS_PINCTRL_PIN(SSP0_DATA1),\n\tMXS_PINCTRL_PIN(SSP0_DATA2),\n\tMXS_PINCTRL_PIN(SSP0_DATA3),\n\tMXS_PINCTRL_PIN(SSP0_DATA4),\n\tMXS_PINCTRL_PIN(SSP0_DATA5),\n\tMXS_PINCTRL_PIN(SSP0_DATA6),\n\tMXS_PINCTRL_PIN(SSP0_DATA7),\n\tMXS_PINCTRL_PIN(SSP0_CMD),\n\tMXS_PINCTRL_PIN(SSP0_DETECT),\n\tMXS_PINCTRL_PIN(SSP0_SCK),\n\tMXS_PINCTRL_PIN(SSP1_SCK),\n\tMXS_PINCTRL_PIN(SSP1_CMD),\n\tMXS_PINCTRL_PIN(SSP1_DATA0),\n\tMXS_PINCTRL_PIN(SSP1_DATA3),\n\tMXS_PINCTRL_PIN(SSP2_SCK),\n\tMXS_PINCTRL_PIN(SSP2_MOSI),\n\tMXS_PINCTRL_PIN(SSP2_MISO),\n\tMXS_PINCTRL_PIN(SSP2_SS0),\n\tMXS_PINCTRL_PIN(SSP2_SS1),\n\tMXS_PINCTRL_PIN(SSP2_SS2),\n\tMXS_PINCTRL_PIN(SSP3_SCK),\n\tMXS_PINCTRL_PIN(SSP3_MOSI),\n\tMXS_PINCTRL_PIN(SSP3_MISO),\n\tMXS_PINCTRL_PIN(SSP3_SS0),\n\tMXS_PINCTRL_PIN(AUART0_RX),\n\tMXS_PINCTRL_PIN(AUART0_TX),\n\tMXS_PINCTRL_PIN(AUART0_CTS),\n\tMXS_PINCTRL_PIN(AUART0_RTS),\n\tMXS_PINCTRL_PIN(AUART1_RX),\n\tMXS_PINCTRL_PIN(AUART1_TX),\n\tMXS_PINCTRL_PIN(AUART1_CTS),\n\tMXS_PINCTRL_PIN(AUART1_RTS),\n\tMXS_PINCTRL_PIN(AUART2_RX),\n\tMXS_PINCTRL_PIN(AUART2_TX),\n\tMXS_PINCTRL_PIN(AUART2_CTS),\n\tMXS_PINCTRL_PIN(AUART2_RTS),\n\tMXS_PINCTRL_PIN(AUART3_RX),\n\tMXS_PINCTRL_PIN(AUART3_TX),\n\tMXS_PINCTRL_PIN(AUART3_CTS),\n\tMXS_PINCTRL_PIN(AUART3_RTS),\n\tMXS_PINCTRL_PIN(PWM0),\n\tMXS_PINCTRL_PIN(PWM1),\n\tMXS_PINCTRL_PIN(PWM2),\n\tMXS_PINCTRL_PIN(SAIF0_MCLK),\n\tMXS_PINCTRL_PIN(SAIF0_LRCLK),\n\tMXS_PINCTRL_PIN(SAIF0_BITCLK),\n\tMXS_PINCTRL_PIN(SAIF0_SDATA0),\n\tMXS_PINCTRL_PIN(I2C0_SCL),\n\tMXS_PINCTRL_PIN(I2C0_SDA),\n\tMXS_PINCTRL_PIN(SAIF1_SDATA0),\n\tMXS_PINCTRL_PIN(SPDIF),\n\tMXS_PINCTRL_PIN(PWM3),\n\tMXS_PINCTRL_PIN(PWM4),\n\tMXS_PINCTRL_PIN(LCD_RESET),\n\tMXS_PINCTRL_PIN(ENET0_MDC),\n\tMXS_PINCTRL_PIN(ENET0_MDIO),\n\tMXS_PINCTRL_PIN(ENET0_RX_EN),\n\tMXS_PINCTRL_PIN(ENET0_RXD0),\n\tMXS_PINCTRL_PIN(ENET0_RXD1),\n\tMXS_PINCTRL_PIN(ENET0_TX_CLK),\n\tMXS_PINCTRL_PIN(ENET0_TX_EN),\n\tMXS_PINCTRL_PIN(ENET0_TXD0),\n\tMXS_PINCTRL_PIN(ENET0_TXD1),\n\tMXS_PINCTRL_PIN(ENET0_RXD2),\n\tMXS_PINCTRL_PIN(ENET0_RXD3),\n\tMXS_PINCTRL_PIN(ENET0_TXD2),\n\tMXS_PINCTRL_PIN(ENET0_TXD3),\n\tMXS_PINCTRL_PIN(ENET0_RX_CLK),\n\tMXS_PINCTRL_PIN(ENET0_COL),\n\tMXS_PINCTRL_PIN(ENET0_CRS),\n\tMXS_PINCTRL_PIN(ENET_CLK),\n\tMXS_PINCTRL_PIN(JTAG_RTCK),\n\tMXS_PINCTRL_PIN(EMI_D00),\n\tMXS_PINCTRL_PIN(EMI_D01),\n\tMXS_PINCTRL_PIN(EMI_D02),\n\tMXS_PINCTRL_PIN(EMI_D03),\n\tMXS_PINCTRL_PIN(EMI_D04),\n\tMXS_PINCTRL_PIN(EMI_D05),\n\tMXS_PINCTRL_PIN(EMI_D06),\n\tMXS_PINCTRL_PIN(EMI_D07),\n\tMXS_PINCTRL_PIN(EMI_D08),\n\tMXS_PINCTRL_PIN(EMI_D09),\n\tMXS_PINCTRL_PIN(EMI_D10),\n\tMXS_PINCTRL_PIN(EMI_D11),\n\tMXS_PINCTRL_PIN(EMI_D12),\n\tMXS_PINCTRL_PIN(EMI_D13),\n\tMXS_PINCTRL_PIN(EMI_D14),\n\tMXS_PINCTRL_PIN(EMI_D15),\n\tMXS_PINCTRL_PIN(EMI_ODT0),\n\tMXS_PINCTRL_PIN(EMI_DQM0),\n\tMXS_PINCTRL_PIN(EMI_ODT1),\n\tMXS_PINCTRL_PIN(EMI_DQM1),\n\tMXS_PINCTRL_PIN(EMI_DDR_OPEN_FB),\n\tMXS_PINCTRL_PIN(EMI_CLK),\n\tMXS_PINCTRL_PIN(EMI_DQS0),\n\tMXS_PINCTRL_PIN(EMI_DQS1),\n\tMXS_PINCTRL_PIN(EMI_DDR_OPEN),\n\tMXS_PINCTRL_PIN(EMI_A00),\n\tMXS_PINCTRL_PIN(EMI_A01),\n\tMXS_PINCTRL_PIN(EMI_A02),\n\tMXS_PINCTRL_PIN(EMI_A03),\n\tMXS_PINCTRL_PIN(EMI_A04),\n\tMXS_PINCTRL_PIN(EMI_A05),\n\tMXS_PINCTRL_PIN(EMI_A06),\n\tMXS_PINCTRL_PIN(EMI_A07),\n\tMXS_PINCTRL_PIN(EMI_A08),\n\tMXS_PINCTRL_PIN(EMI_A09),\n\tMXS_PINCTRL_PIN(EMI_A10),\n\tMXS_PINCTRL_PIN(EMI_A11),\n\tMXS_PINCTRL_PIN(EMI_A12),\n\tMXS_PINCTRL_PIN(EMI_A13),\n\tMXS_PINCTRL_PIN(EMI_A14),\n\tMXS_PINCTRL_PIN(EMI_BA0),\n\tMXS_PINCTRL_PIN(EMI_BA1),\n\tMXS_PINCTRL_PIN(EMI_BA2),\n\tMXS_PINCTRL_PIN(EMI_CASN),\n\tMXS_PINCTRL_PIN(EMI_RASN),\n\tMXS_PINCTRL_PIN(EMI_WEN),\n\tMXS_PINCTRL_PIN(EMI_CE0N),\n\tMXS_PINCTRL_PIN(EMI_CE1N),\n\tMXS_PINCTRL_PIN(EMI_CKE),\n};\n\nstatic const struct mxs_regs imx28_regs = {\n\t.muxsel = 0x100,\n\t.drive = 0x300,\n\t.pull = 0x600,\n};\n\nstatic struct mxs_pinctrl_soc_data imx28_pinctrl_data = {\n\t.regs = &imx28_regs,\n\t.pins = imx28_pins,\n\t.npins = ARRAY_SIZE(imx28_pins),\n};\n\nstatic int imx28_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn mxs_pinctrl_probe(pdev, &imx28_pinctrl_data);\n}\n\nstatic const struct of_device_id imx28_pinctrl_of_match[] = {\n\t{ .compatible = \"fsl,imx28-pinctrl\", },\n\t{   }\n};\n\nstatic struct platform_driver imx28_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"imx28-pinctrl\",\n\t\t.suppress_bind_attrs = true,\n\t\t.of_match_table = imx28_pinctrl_of_match,\n\t},\n\t.probe = imx28_pinctrl_probe,\n};\n\nstatic int __init imx28_pinctrl_init(void)\n{\n\treturn platform_driver_register(&imx28_pinctrl_driver);\n}\npostcore_initcall(imx28_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}