( ( nil
  version "2.1"
  mapType "incremental"
  blockName "6T_BANK_Test"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  globalList "gnd! vcc! vdd!"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/net/kafka/nfs/rstdenis/Cadence/simulation/6T_BANK_Test/spectreVerilog/config/netlist/digital"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( instViewTable
 )
( defbus
( "A" 19 0  "A" 19 0  )
( "AT" 19 0  "AT" 19 0  )
( "RAckT" 7 0  "RAckT" 7 0  )
( "ReaDataT" 31 0  "ReaDataT" 31 0  )
( "~WriteData" 31 0  "cdsbus5" 31 0  )
( "~WAck" 7 0  "cdsbus4" 7 0  )
( "WAck" 7 0  "WAck" 7 0  )
( "~ReadData" 31 0  "cdsbus3" 31 0  )
( "~RAck" 7 0  "cdsbus2" 7 0  )
( "ReadData" 31 0  "ReadData" 31 0  )
( "RD_Ack" 7 0  "RD_Ack" 7 0  )
( "WriteAck" 7 0  "WriteAck" 7 0  )
( "RW" 1 0  "RW" 1 0  )
( "RWT" 1 0  "RWT" 1 0  )
( "~A" 19 0  "cdsbus1" 19 0  )
( "WriteData" 31 0  "WriteData" 31 0  )
( "net018" 0 4  "net018" 0 4  )
( "~RW" 1 0  "cdsbus0" 1 0  )
( "WriteDataT" 31 0  "WriteDataT" 31 0  )
 )
( net
( "gnd!" "cds_globals.gnd_" )
( "vcc!" "cds_globals.vcc_" )
( "vdd!" "cds_globals.vdd_" )
 )
( inst
 )
( model
( "16nm_Tests/6T_BANK_Test/schematic" "cdsModule_55" )
 )
( term
 )
( param
( "vcc" "cds_globals.vcc" )
( "vdd" "cds_globals.vdd" )
 )
( "cdsModule_55" "ihnl/cds0/map" )
 )
