; Generated by JITX 2eaba7760602d168bf12b0fa7704dcb631c4981e
#use-added-syntax(jitx)
defpackage regulator_example/regulator_example :
  import core
  import jitx
  import jitx/commands
  import ocdb/utils/bundles
  import regulator_example/helpers

  import ocdb/utils/defaults
  import ocdb/utils/generic-components
  import ocdb/utils/design-vars

val board-shape = RoundedRectangle(50. * 1.618, 50.0, 3.0)

MIN-PKG = "0402"
OPERATING-TEMPERATURE = min-max(20.0 30.0)

setup-design(
  "regulator_example",
  ocdb/utils/defaults/default-board(ocdb/manufacturers/stackups/jlcpcb-jlc2313, board-shape)
  vendors = [Mouser]
  rules = ocdb/manufacturers/rules/jlcpcb-basic-rules
)
pcb-module regulator_example_module :

  inst j : pin-header(5)

  net VIN (j.p[1])
  net GND (j.p[2] j.p[3])
  symbol(GND) = ocdb/utils/symbols/ground-sym


  inst buck : regulator_example/components/TPS62933DRLR/module( output-voltage = 1.8 
                                                                input-voltage = 20.0
                                                                output-current = 0.75
                                                                ripple = 30.0e-3
                                                                placed? = true)
  place(buck) at loc(5.0, 0.0) on Top

  net (buck.vin VIN)                                               
  net (buck.gnd GND)                                               

  property(VIN.voltage) = typ(20.0)
  property(GND.voltage) = typ(0.0)
  ocdb/utils/checks/check-design(self)

; Set the schematic sheet size
set-paper(ANSI-A)
set-use-layout-groups()

set-main-module(regulator_example_module)
; View the results
view-schematic()
view-board()
view-bom(BOM-STD)
run-check-on-design(regulator_example_module)