

================================================================
== Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'
================================================================
* Date:           Thu May 15 15:32:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                   |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                     |
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        3|  4611686009837453312|  30.000 ns|  4.6e+10 sec|    2|  4611686009837453312|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                   |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |             Loop Name             |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- VITIS_LOOP_52_1_VITIS_LOOP_53_2  |        1|  4611686009837453312|        24|          4|          1|  0 ~ 1152921502459363329|       yes|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 4, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%avg_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %avg_out"   --->   Operation 30 'read' 'avg_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln20"   --->   Operation 31 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 32 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound"   --->   Operation 33 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%div2_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %div2_i"   --->   Operation 34 'read' 'div2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln20_cast = zext i32 %zext_ln20_read"   --->   Operation 35 'zext' 'zext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 9402976, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten37"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 0, i32 %i" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 38 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln53 = store i31 0, i31 %j" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 39 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_56_3.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i64 %indvar_flatten37" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 41 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.52ns)   --->   "%icmp_ln52 = icmp_eq  i64 %indvar_flatten37_load, i64 %bound_read" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 42 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln52 = add i64 %indvar_flatten37_load, i64 1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 43 'add' 'add_ln52' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc30.i.loopexit, void %avg_pooling.exit.loopexit.exitStub" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 44 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln52 = store i64 %add_ln52, i64 %indvar_flatten37" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 45 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.29>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j_2 = load i31 %j" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 46 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i31 %j_2" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 48 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%icmp_ln53 = icmp_slt  i32 %zext_ln53, i32 %div2_i_read" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 49 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 50 'load' 'i_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.73ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i31 %j_2, i31 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 51 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%add_ln52_2 = add i32 %i_load, i32 1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 52 'add' 'add_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln52_1 = select i1 %icmp_ln53, i32 %i_load, i32 %add_ln52_2" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 53 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i32.i13, i32 %select_ln52_1, i13 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i45 %tmp" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 55 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln52_1, i8 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i40 %tmp_1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 57 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.01ns)   --->   "%add_ln52_3 = add i46 %zext_ln52, i46 %zext_ln52_1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 58 'add' 'add_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.52ns)   --->   "%first_iter_2 = icmp_eq  i31 %select_ln52, i31 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 59 'icmp' 'first_iter_2' <Predicate = (!icmp_ln52)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %first_iter_2, void %VITIS_LOOP_56_3.i.split, void %for.first.iter.VITIS_LOOP_56_3.i" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 60 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i32.i14, i32 %select_ln52_1, i14 8192" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 61 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl19 = zext i46 %tmp_4" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 62 'zext' 'p_shl19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %select_ln52_1, i9 256" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 63 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl20 = zext i41 %tmp_8" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 64 'zext' 'p_shl20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.04ns)   --->   "%p_add21 = add i47 %p_shl19, i47 %p_shl20" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 65 'add' 'p_add21' <Predicate = (!icmp_ln52)> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i32.i14, i32 %select_ln52_1, i14 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 66 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl12 = zext i46 %tmp_11" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 67 'zext' 'p_shl12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %select_ln52_1, i9 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 68 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl13 = zext i41 %tmp_12" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 69 'zext' 'p_shl13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (3.04ns)   --->   "%p_add14 = add i47 %p_shl12, i47 %p_shl13" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 70 'add' 'p_add14' <Predicate = (!icmp_ln52)> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %select_ln52_1, i32 %i" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 71 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %select_ln52_1, i6 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 72 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i38 %tmp_2" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 73 'zext' 'zext_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_4 = add i46 %add_ln52_3, i46 %zext_ln52_3" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 74 'add' 'add_ln52_4' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %select_ln52_1, i4 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i36 %tmp_3" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 76 'zext' 'zext_ln52_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (4.81ns) (root node of TernaryAdder)   --->   "%add_ln52_5 = add i46 %add_ln52_4, i46 %zext_ln52_4" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 77 'add' 'add_ln52_5' <Predicate = (!icmp_ln52)> <Delay = 4.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %select_ln52_1, i7 64" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 78 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl22 = zext i39 %tmp_9" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 79 'zext' 'p_shl22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_add23 = add i47 %p_add21, i47 %p_shl22" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 80 'add' 'p_add23' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln52_1, i5 16" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 81 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl24 = zext i37 %tmp_10" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 82 'zext' 'p_shl24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%empty_28 = add i47 %p_add23, i47 %p_shl24" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 83 'add' 'empty_28' <Predicate = (!icmp_ln52)> <Delay = 4.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %select_ln52_1, i7 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 84 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl15 = zext i39 %tmp_13" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 85 'zext' 'p_shl15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_add16 = add i47 %p_add14, i47 %p_shl15" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 86 'add' 'p_add16' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln52_1, i5 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 87 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl17 = zext i37 %tmp_14" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 88 'zext' 'p_shl17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%empty_29 = add i47 %p_add16, i47 %p_shl17" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 89 'add' 'empty_29' <Predicate = (!icmp_ln52)> <Delay = 4.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (2.52ns)   --->   "%add_ln53 = add i31 %select_ln52, i31 1" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 90 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i31 %add_ln53" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 91 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln53_1 = icmp_slt  i32 %zext_ln53_2, i32 %div2_i_read" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 92 'icmp' 'icmp_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53_1, void %last.iter.VITIS_LOOP_56_3.i.split, void %new.latch.VITIS_LOOP_56_3.i.split" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 93 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln53 = store i31 %add_ln53, i31 %j" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 94 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_56_3.i" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 95 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i46 %add_ln52_5" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 96 'zext' 'zext_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln52_1 = add i64 %zext_ln52_2, i64 %avg_out_read" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 97 'add' 'add_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln53_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52_1, i32 2, i32 63" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 98 'partselect' 'sext_ln53_mid2_v' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast44 = zext i47 %empty_28" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 99 'zext' 'p_cast44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i47 %empty_29" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 100 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %select_ln52, i3 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 101 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_cast48 = zext i34 %tmp_5" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 102 'zext' 'p_cast48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (3.52ns)   --->   "%tmp16 = add i64 %p_cast48, i64 %input_r_read" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 103 'add' 'tmp16' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (3.52ns)   --->   "%empty_30 = add i64 %tmp16, i64 %p_cast44" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 104 'add' 'empty_30' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (3.52ns)   --->   "%empty_31 = add i64 %tmp16, i64 %zext_ln53_1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 105 'add' 'empty_31' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_31, i32 2, i32 63" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 106 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i62 %trunc_ln3" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 107 'sext' 'sext_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln58" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 108 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_30, i32 2, i32 63" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 109 'partselect' 'trunc_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i62 %trunc_ln58_1" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 110 'sext' 'sext_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln58_1" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 111 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_1_VITIS_LOOP_53_2_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1152921502459363329, i64 288230375077969921"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i62 %sext_ln53_mid2_v" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 114 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln52" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 115 'getelementptr' 'gmem_addr' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln20_cast" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 116 'writereq' 'empty_34' <Predicate = (first_iter_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_56_3.i.split" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 117 'br' 'br_ln53' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_6 : Operation 118 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 118 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln52" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 119 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 120 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 121 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 121 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 122 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 122 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 123 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 123 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 124 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 125 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 125 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 126 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 127 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 127 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 128 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 129 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 129 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 130 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 130 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 131 [1/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 131 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 132 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 132 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 133 [1/1] (7.30ns)   --->   "%sum = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 133 'read' 'sum' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 134 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 134 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 135 [1/1] (7.30ns)   --->   "%gmem_addr_4_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 135 'read' 'gmem_addr_4_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 136 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 136 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 137 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 137 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 138 [1/1] (7.30ns)   --->   "%gmem_addr_5_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 138 'read' 'gmem_addr_5_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 6.92>
ST_18 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i32 %sum, i32 %gmem_addr_5_read" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 139 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 140 [1/1] (2.55ns)   --->   "%add_ln58_1 = add i32 %gmem_addr_4_read_1, i32 %gmem_addr_5_read_1" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 140 'add' 'add_ln58_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_1 = add i32 %add_ln58_1, i32 %add_ln58" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 141 'add' 'sum_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sum_1, i32 31" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 142 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sum_1, i32 2, i32 31" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 143 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.77>
ST_19 : Operation 144 [1/1] (2.55ns)   --->   "%sub_ln61 = sub i32 0, i32 %sum_1" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 144 'sub' 'sub_ln61' <Predicate = (tmp_15)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln61, i32 2, i32 31" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 145 'partselect' 'tmp_6' <Predicate = (tmp_15)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i30 %tmp_6" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 146 'zext' 'zext_ln61' <Predicate = (tmp_15)> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (2.49ns)   --->   "%sub_ln61_1 = sub i31 0, i31 %zext_ln61" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 147 'sub' 'sub_ln61_1' <Predicate = (tmp_15)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i30 %tmp_7" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 148 'zext' 'zext_ln61_1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.73ns)   --->   "%select_ln61 = select i1 %tmp_15, i31 %sub_ln61_1, i31 %zext_ln61_1" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 149 'select' 'select_ln61' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/HLS.c:54->Include/HLS.c:96]   --->   Operation 150 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i31 %select_ln61" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 151 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 %sext_ln61, i4 15" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 152 'write' 'write_ln61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 153 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 153 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 159 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 159 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 1.58>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 154 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 154 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 155 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 155 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 156 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 156 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 157 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 157 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln53 = br void %new.latch.VITIS_LOOP_56_3.i.split" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 158 'br' 'br_ln53' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ div2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ avg_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01111000000000000000000000]
i                     (alloca           ) [ 01110000000000000000000000]
indvar_flatten37      (alloca           ) [ 01100000000000000000000000]
avg_out_read          (read             ) [ 01111100000000000000000000]
zext_ln20_read        (read             ) [ 00000000000000000000000000]
input_r_read          (read             ) [ 01111100000000000000000000]
bound_read            (read             ) [ 00100000000000000000000000]
div2_i_read           (read             ) [ 00111000000000000000000000]
zext_ln20_cast        (zext             ) [ 01111110000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
store_ln52            (store            ) [ 00000000000000000000000000]
store_ln53            (store            ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
indvar_flatten37_load (load             ) [ 00000000000000000000000000]
icmp_ln52             (icmp             ) [ 01111111111111111111110000]
add_ln52              (add              ) [ 00000000000000000000000000]
br_ln52               (br               ) [ 00000000000000000000000000]
store_ln52            (store            ) [ 00000000000000000000000000]
j_2                   (load             ) [ 00000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000]
zext_ln53             (zext             ) [ 00000000000000000000000000]
icmp_ln53             (icmp             ) [ 00000000000000000000000000]
i_load                (load             ) [ 00000000000000000000000000]
select_ln52           (select           ) [ 01001100000000000000000000]
add_ln52_2            (add              ) [ 00000000000000000000000000]
select_ln52_1         (select           ) [ 00001000000000000000000000]
tmp                   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln52             (zext             ) [ 00000000000000000000000000]
tmp_1                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln52_1           (zext             ) [ 00000000000000000000000000]
add_ln52_3            (add              ) [ 00001000000000000000000000]
first_iter_2          (icmp             ) [ 01101110000000000000000000]
br_ln53               (br               ) [ 00000000000000000000000000]
tmp_4                 (bitconcatenate   ) [ 00000000000000000000000000]
p_shl19               (zext             ) [ 00000000000000000000000000]
tmp_8                 (bitconcatenate   ) [ 00000000000000000000000000]
p_shl20               (zext             ) [ 00000000000000000000000000]
p_add21               (add              ) [ 00001000000000000000000000]
tmp_11                (bitconcatenate   ) [ 00000000000000000000000000]
p_shl12               (zext             ) [ 00000000000000000000000000]
tmp_12                (bitconcatenate   ) [ 00000000000000000000000000]
p_shl13               (zext             ) [ 00000000000000000000000000]
p_add14               (add              ) [ 00001000000000000000000000]
store_ln52            (store            ) [ 00000000000000000000000000]
tmp_2                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln52_3           (zext             ) [ 00000000000000000000000000]
add_ln52_4            (add              ) [ 00000000000000000000000000]
tmp_3                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln52_4           (zext             ) [ 00000000000000000000000000]
add_ln52_5            (add              ) [ 01000100000000000000000000]
tmp_9                 (bitconcatenate   ) [ 00000000000000000000000000]
p_shl22               (zext             ) [ 00000000000000000000000000]
p_add23               (add              ) [ 00000000000000000000000000]
tmp_10                (bitconcatenate   ) [ 00000000000000000000000000]
p_shl24               (zext             ) [ 00000000000000000000000000]
empty_28              (add              ) [ 01000100000000000000000000]
tmp_13                (bitconcatenate   ) [ 00000000000000000000000000]
p_shl15               (zext             ) [ 00000000000000000000000000]
p_add16               (add              ) [ 00000000000000000000000000]
tmp_14                (bitconcatenate   ) [ 00000000000000000000000000]
p_shl17               (zext             ) [ 00000000000000000000000000]
empty_29              (add              ) [ 01000100000000000000000000]
add_ln53              (add              ) [ 00000000000000000000000000]
zext_ln53_2           (zext             ) [ 00000000000000000000000000]
icmp_ln53_1           (icmp             ) [ 01111111111111111111111111]
br_ln53               (br               ) [ 00000000000000000000000000]
store_ln53            (store            ) [ 00000000000000000000000000]
br_ln53               (br               ) [ 00000000000000000000000000]
zext_ln52_2           (zext             ) [ 00000000000000000000000000]
add_ln52_1            (add              ) [ 00000000000000000000000000]
sext_ln53_mid2_v      (partselect       ) [ 00100010000000000000000000]
p_cast44              (zext             ) [ 00000000000000000000000000]
zext_ln53_1           (zext             ) [ 00000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 00000000000000000000000000]
p_cast48              (zext             ) [ 00000000000000000000000000]
tmp16                 (add              ) [ 00000000000000000000000000]
empty_30              (add              ) [ 00000000000000000000000000]
empty_31              (add              ) [ 00000000000000000000000000]
trunc_ln3             (partselect       ) [ 00000000000000000000000000]
sext_ln58             (sext             ) [ 00000000000000000000000000]
gmem_addr_4           (getelementptr    ) [ 01111011111111110000000000]
trunc_ln58_1          (partselect       ) [ 00000000000000000000000000]
sext_ln58_1           (sext             ) [ 00000000000000000000000000]
gmem_addr_5           (getelementptr    ) [ 01111011111111111100000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000]
sext_ln52             (sext             ) [ 00000000000000000000000000]
gmem_addr             (getelementptr    ) [ 00000000000000000000000000]
empty_34              (writereq         ) [ 00000000000000000000000000]
br_ln53               (br               ) [ 00000000000000000000000000]
gmem_addr_6           (getelementptr    ) [ 01111001111111111111111111]
empty_32              (readreq          ) [ 00000000000000000000000000]
sum                   (read             ) [ 01111000000000011110000000]
gmem_addr_4_read_1    (read             ) [ 01101000000000001110000000]
empty_33              (readreq          ) [ 00000000000000000000000000]
gmem_addr_5_read      (read             ) [ 01100000000000000110000000]
gmem_addr_5_read_1    (read             ) [ 00100000000000000010000000]
add_ln58              (add              ) [ 00000000000000000000000000]
add_ln58_1            (add              ) [ 00000000000000000000000000]
sum_1                 (add              ) [ 00010000000000000001000000]
tmp_15                (bitselect        ) [ 00010000000000000001000000]
tmp_7                 (partselect       ) [ 00010000000000000001000000]
sub_ln61              (sub              ) [ 00000000000000000000000000]
tmp_6                 (partselect       ) [ 00000000000000000000000000]
zext_ln61             (zext             ) [ 00000000000000000000000000]
sub_ln61_1            (sub              ) [ 00000000000000000000000000]
zext_ln61_1           (zext             ) [ 00000000000000000000000000]
select_ln61           (select           ) [ 00001000000000000000100000]
specpipeline_ln54     (specpipeline     ) [ 00000000000000000000000000]
sext_ln61             (sext             ) [ 00000000000000000000000000]
write_ln61            (write            ) [ 00000000000000000000000000]
empty                 (writeresp        ) [ 00000000000000000000000000]
br_ln53               (br               ) [ 00000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="div2_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div2_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bound">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln20">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="avg_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i32.i13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i32.i14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i32.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i31.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_52_1_VITIS_LOOP_53_2_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="j_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten37_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten37/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="avg_out_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="avg_out_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln20_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln20_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_r_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bound_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="div2_i_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div2_i_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_34_writereq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="5"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_34/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_32/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_readreq_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="3"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_33/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="9"/>
<pin id="193" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum/14 gmem_addr_4_read_1/15 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="11"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/16 gmem_addr_5_read_1/17 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln61_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="14"/>
<pin id="203" dir="0" index="2" bw="31" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/20 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_writeresp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="15"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty/21 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln20_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln52_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln53_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="31" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten37_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten37_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln52_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="1"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln52_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln52_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_2_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="2"/>
<pin id="253" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln53_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln53_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln52_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="31" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln52_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln52_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="45" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln52_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="45" slack="0"/>
<pin id="298" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="40" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln52_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="40" slack="0"/>
<pin id="310" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln52_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="45" slack="0"/>
<pin id="314" dir="0" index="1" bw="40" slack="0"/>
<pin id="315" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_3/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="first_iter_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_2/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="46" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="14" slack="0"/>
<pin id="328" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl19_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="46" slack="0"/>
<pin id="334" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="41" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_shl20_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="41" slack="0"/>
<pin id="346" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_add21_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="46" slack="0"/>
<pin id="350" dir="0" index="1" bw="41" slack="0"/>
<pin id="351" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_add21/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="46" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_shl12_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="46" slack="0"/>
<pin id="364" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_12_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="41" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_shl13_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="41" slack="0"/>
<pin id="376" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_add14_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="46" slack="0"/>
<pin id="380" dir="0" index="1" bw="41" slack="0"/>
<pin id="381" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_add14/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln52_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="38" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln52_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="38" slack="0"/>
<pin id="398" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_3/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln52_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="46" slack="1"/>
<pin id="402" dir="0" index="1" bw="38" slack="0"/>
<pin id="403" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_4/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="36" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln52_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="36" slack="0"/>
<pin id="414" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_4/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln52_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="46" slack="0"/>
<pin id="418" dir="0" index="1" bw="36" slack="0"/>
<pin id="419" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_5/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_9_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="39" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_shl22_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="39" slack="0"/>
<pin id="431" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl22/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_add23_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="47" slack="1"/>
<pin id="435" dir="0" index="1" bw="39" slack="0"/>
<pin id="436" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_add23/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_10_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="37" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_shl24_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="37" slack="0"/>
<pin id="447" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl24/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="empty_28_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="47" slack="0"/>
<pin id="451" dir="0" index="1" bw="37" slack="0"/>
<pin id="452" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_13_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="39" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="1"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_shl15_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="39" slack="0"/>
<pin id="464" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl15/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_add16_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="47" slack="1"/>
<pin id="468" dir="0" index="1" bw="39" slack="0"/>
<pin id="469" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_add16/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_14_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="37" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="1"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_shl17_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="37" slack="0"/>
<pin id="480" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="empty_29_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="47" slack="0"/>
<pin id="484" dir="0" index="1" bw="37" slack="0"/>
<pin id="485" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_29/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln53_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="1"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln53_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="31" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln53_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="3"/>
<pin id="500" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_1/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln53_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="0"/>
<pin id="504" dir="0" index="1" bw="31" slack="3"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln52_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="46" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln52_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="46" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="4"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln53_mid2_v_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="62" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="0" index="2" bw="3" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln53_mid2_v/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_cast44_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="47" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast44/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln53_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="47" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_5_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="34" slack="0"/>
<pin id="533" dir="0" index="1" bw="31" slack="2"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_cast48_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="34" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast48/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp16_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="34" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="4"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="empty_30_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="47" slack="0"/>
<pin id="550" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="empty_31_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="47" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_31/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="62" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="0" index="2" bw="3" slack="0"/>
<pin id="563" dir="0" index="3" bw="7" slack="0"/>
<pin id="564" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln58_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="62" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="gmem_addr_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="62" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln58_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="62" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="0" index="2" bw="3" slack="0"/>
<pin id="583" dir="0" index="3" bw="7" slack="0"/>
<pin id="584" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln58_1/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln58_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="62" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="gmem_addr_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="62" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln52_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="62" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="gmem_addr_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="62" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="gmem_addr_6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="62" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln58_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="4"/>
<pin id="617" dir="0" index="1" bw="32" slack="2"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/18 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln58_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="3"/>
<pin id="621" dir="0" index="1" bw="32" slack="1"/>
<pin id="622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/18 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sum_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/18 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_15_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="6" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/18 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_7_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="30" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/18 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sub_ln61_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="1"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/19 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="30" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="3" slack="0"/>
<pin id="656" dir="0" index="3" bw="6" slack="0"/>
<pin id="657" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln61_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="30" slack="0"/>
<pin id="664" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/19 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sub_ln61_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="30" slack="0"/>
<pin id="669" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_1/19 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln61_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="30" slack="1"/>
<pin id="674" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/19 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln61_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="31" slack="0"/>
<pin id="678" dir="0" index="2" bw="30" slack="0"/>
<pin id="679" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/19 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln61_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="31" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/20 "/>
</bind>
</comp>

<comp id="686" class="1005" name="j_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="31" slack="0"/>
<pin id="688" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="693" class="1005" name="i_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="700" class="1005" name="indvar_flatten37_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten37 "/>
</bind>
</comp>

<comp id="707" class="1005" name="avg_out_read_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="4"/>
<pin id="709" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="avg_out_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="input_r_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="4"/>
<pin id="714" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="bound_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="722" class="1005" name="div2_i_read_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="2"/>
<pin id="724" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="div2_i_read "/>
</bind>
</comp>

<comp id="728" class="1005" name="zext_ln20_cast_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="5"/>
<pin id="730" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln20_cast "/>
</bind>
</comp>

<comp id="733" class="1005" name="icmp_ln52_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="737" class="1005" name="select_ln52_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="31" slack="1"/>
<pin id="739" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln52 "/>
</bind>
</comp>

<comp id="743" class="1005" name="select_ln52_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln52_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="add_ln52_3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="46" slack="1"/>
<pin id="755" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52_3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="first_iter_2_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="3"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="p_add21_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="47" slack="1"/>
<pin id="764" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="p_add21 "/>
</bind>
</comp>

<comp id="767" class="1005" name="p_add14_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="47" slack="1"/>
<pin id="769" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="p_add14 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln52_5_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="46" slack="1"/>
<pin id="774" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52_5 "/>
</bind>
</comp>

<comp id="777" class="1005" name="empty_28_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="47" slack="1"/>
<pin id="779" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="782" class="1005" name="empty_29_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="47" slack="1"/>
<pin id="784" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="787" class="1005" name="icmp_ln53_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="17"/>
<pin id="789" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="sext_ln53_mid2_v_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="62" slack="1"/>
<pin id="793" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln53_mid2_v "/>
</bind>
</comp>

<comp id="796" class="1005" name="gmem_addr_4_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="802" class="1005" name="gmem_addr_5_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="3"/>
<pin id="804" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="808" class="1005" name="gmem_addr_6_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="14"/>
<pin id="810" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="814" class="1005" name="sum_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="4"/>
<pin id="816" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="819" class="1005" name="gmem_addr_4_read_1_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="3"/>
<pin id="821" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="gmem_addr_5_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="2"/>
<pin id="826" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="gmem_addr_5_read_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="sum_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_15_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_7_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="30" slack="1"/>
<pin id="846" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="849" class="1005" name="select_ln61_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="31" slack="1"/>
<pin id="851" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="106" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="108" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="110" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="108" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="110" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="112" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="112" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="122" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="124" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="212"><net_src comp="126" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="146" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="232" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="258" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="251" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="263" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="258" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="263" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="280" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="280" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="296" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="266" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="280" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="280" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="332" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="280" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="280" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="362" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="280" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="400" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="72" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="78" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="448"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="433" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="72" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="80" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="455" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="76" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="82" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="466" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="84" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="488" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="90" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="536"><net_src comp="92" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="94" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="525" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="542" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="528" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="86" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="88" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="572"><net_src comp="559" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="0" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="86" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="547" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="88" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="90" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="592"><net_src comp="579" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="0" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="606"><net_src comp="0" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="602" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="613"><net_src comp="0" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="599" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="615" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="114" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="116" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="643"><net_src comp="118" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="623" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="88" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="116" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="651"><net_src comp="22" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="658"><net_src comp="118" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="647" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="88" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="116" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="665"><net_src comp="652" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="38" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="680"><net_src comp="666" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="689"><net_src comp="128" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="696"><net_src comp="132" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="703"><net_src comp="136" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="710"><net_src comp="140" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="715"><net_src comp="152" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="720"><net_src comp="158" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="725"><net_src comp="164" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="731"><net_src comp="213" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="736"><net_src comp="235" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="266" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="746"><net_src comp="280" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="750"><net_src comp="743" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="751"><net_src comp="743" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="752"><net_src comp="743" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="756"><net_src comp="312" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="761"><net_src comp="318" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="348" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="770"><net_src comp="378" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="775"><net_src comp="416" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="780"><net_src comp="449" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="785"><net_src comp="482" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="790"><net_src comp="497" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="515" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="799"><net_src comp="573" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="805"><net_src comp="593" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="811"><net_src comp="609" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="817"><net_src comp="190" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="822"><net_src comp="190" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="827"><net_src comp="195" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="832"><net_src comp="195" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="837"><net_src comp="623" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="842"><net_src comp="629" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="847"><net_src comp="637" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="852"><net_src comp="675" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="682" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 20 21 22 23 24 25 }
 - Input state : 
	Port: full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 : gmem | {6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 : div2_i | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 : bound | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 : input_r | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 : zext_ln20 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 : avg_out | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln52 : 1
		store_ln53 : 1
	State 2
		icmp_ln52 : 1
		add_ln52 : 1
		br_ln52 : 2
		store_ln52 : 2
	State 3
		zext_ln53 : 1
		icmp_ln53 : 2
		select_ln52 : 3
		add_ln52_2 : 1
		select_ln52_1 : 3
		tmp : 4
		zext_ln52 : 5
		tmp_1 : 4
		zext_ln52_1 : 5
		add_ln52_3 : 6
		first_iter_2 : 4
		br_ln53 : 5
		tmp_4 : 4
		p_shl19 : 5
		tmp_8 : 4
		p_shl20 : 5
		p_add21 : 6
		tmp_11 : 4
		p_shl12 : 5
		tmp_12 : 4
		p_shl13 : 5
		p_add14 : 6
		store_ln52 : 4
	State 4
		zext_ln52_3 : 1
		add_ln52_4 : 2
		zext_ln52_4 : 1
		add_ln52_5 : 3
		p_shl22 : 1
		p_add23 : 2
		p_shl24 : 1
		empty_28 : 3
		p_shl15 : 1
		p_add16 : 2
		p_shl17 : 1
		empty_29 : 3
		zext_ln53_2 : 1
		icmp_ln53_1 : 2
		br_ln53 : 3
		store_ln53 : 1
	State 5
		add_ln52_1 : 1
		sext_ln53_mid2_v : 2
		p_cast48 : 1
		tmp16 : 2
		empty_30 : 3
		empty_31 : 3
		trunc_ln3 : 4
		sext_ln58 : 5
		gmem_addr_4 : 6
		trunc_ln58_1 : 4
		sext_ln58_1 : 5
		gmem_addr_5 : 6
	State 6
		gmem_addr : 1
		empty_34 : 2
		gmem_addr_6 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		sum_1 : 1
		tmp_15 : 2
		tmp_7 : 2
	State 19
		tmp_6 : 1
		zext_ln61 : 2
		sub_ln61_1 : 3
		select_ln61 : 4
	State 20
		write_ln61 : 1
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln52_fu_240      |    0    |    71   |
|          |      add_ln52_2_fu_274     |    0    |    39   |
|          |      add_ln52_3_fu_312     |    0    |    52   |
|          |       p_add21_fu_348       |    0    |    53   |
|          |       p_add14_fu_378       |    0    |    53   |
|          |      add_ln52_4_fu_400     |    0    |    46   |
|          |      add_ln52_5_fu_416     |    0    |    46   |
|          |       p_add23_fu_433       |    0    |    47   |
|          |       empty_28_fu_449      |    0    |    47   |
|    add   |       p_add16_fu_466       |    0    |    47   |
|          |       empty_29_fu_482      |    0    |    47   |
|          |       add_ln53_fu_488      |    0    |    38   |
|          |      add_ln52_1_fu_510     |    0    |    71   |
|          |        tmp16_fu_542        |    0    |    71   |
|          |       empty_30_fu_547      |    0    |    71   |
|          |       empty_31_fu_553      |    0    |    71   |
|          |       add_ln58_fu_615      |    0    |    32   |
|          |      add_ln58_1_fu_619     |    0    |    39   |
|          |        sum_1_fu_623        |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln52_fu_235      |    0    |    71   |
|   icmp   |      icmp_ln53_fu_258      |    0    |    39   |
|          |     first_iter_2_fu_318    |    0    |    38   |
|          |     icmp_ln53_1_fu_497     |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |     select_ln52_fu_266     |    0    |    31   |
|  select  |    select_ln52_1_fu_280    |    0    |    32   |
|          |     select_ln61_fu_675     |    0    |    31   |
|----------|----------------------------|---------|---------|
|    sub   |       sub_ln61_fu_647      |    0    |    39   |
|          |      sub_ln61_1_fu_666     |    0    |    37   |
|----------|----------------------------|---------|---------|
|          |  avg_out_read_read_fu_140  |    0    |    0    |
|          | zext_ln20_read_read_fu_146 |    0    |    0    |
|          |  input_r_read_read_fu_152  |    0    |    0    |
|   read   |   bound_read_read_fu_158   |    0    |    0    |
|          |   div2_i_read_read_fu_164  |    0    |    0    |
|          |       grp_read_fu_190      |    0    |    0    |
|          |       grp_read_fu_195      |    0    |    0    |
|----------|----------------------------|---------|---------|
| writereq |  empty_34_writereq_fu_170  |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_176     |    0    |    0    |
|          |     grp_readreq_fu_183     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln61_write_fu_200  |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_208    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    zext_ln20_cast_fu_213   |    0    |    0    |
|          |      zext_ln53_fu_254      |    0    |    0    |
|          |      zext_ln52_fu_296      |    0    |    0    |
|          |     zext_ln52_1_fu_308     |    0    |    0    |
|          |       p_shl19_fu_332       |    0    |    0    |
|          |       p_shl20_fu_344       |    0    |    0    |
|          |       p_shl12_fu_362       |    0    |    0    |
|          |       p_shl13_fu_374       |    0    |    0    |
|          |     zext_ln52_3_fu_396     |    0    |    0    |
|          |     zext_ln52_4_fu_412     |    0    |    0    |
|   zext   |       p_shl22_fu_429       |    0    |    0    |
|          |       p_shl24_fu_445       |    0    |    0    |
|          |       p_shl15_fu_462       |    0    |    0    |
|          |       p_shl17_fu_478       |    0    |    0    |
|          |     zext_ln53_2_fu_493     |    0    |    0    |
|          |     zext_ln52_2_fu_507     |    0    |    0    |
|          |       p_cast44_fu_525      |    0    |    0    |
|          |     zext_ln53_1_fu_528     |    0    |    0    |
|          |       p_cast48_fu_538      |    0    |    0    |
|          |      zext_ln61_fu_662      |    0    |    0    |
|          |     zext_ln61_1_fu_672     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_288         |    0    |    0    |
|          |        tmp_1_fu_300        |    0    |    0    |
|          |        tmp_4_fu_324        |    0    |    0    |
|          |        tmp_8_fu_336        |    0    |    0    |
|          |        tmp_11_fu_354       |    0    |    0    |
|          |        tmp_12_fu_366       |    0    |    0    |
|bitconcatenate|        tmp_2_fu_389        |    0    |    0    |
|          |        tmp_3_fu_405        |    0    |    0    |
|          |        tmp_9_fu_422        |    0    |    0    |
|          |        tmp_10_fu_438       |    0    |    0    |
|          |        tmp_13_fu_455       |    0    |    0    |
|          |        tmp_14_fu_471       |    0    |    0    |
|          |        tmp_5_fu_531        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   sext_ln53_mid2_v_fu_515  |    0    |    0    |
|          |      trunc_ln3_fu_559      |    0    |    0    |
|partselect|     trunc_ln58_1_fu_579    |    0    |    0    |
|          |        tmp_7_fu_637        |    0    |    0    |
|          |        tmp_6_fu_652        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      sext_ln58_fu_569      |    0    |    0    |
|   sext   |     sext_ln58_1_fu_589     |    0    |    0    |
|          |      sext_ln52_fu_599      |    0    |    0    |
|          |      sext_ln61_fu_682      |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_15_fu_629       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1330  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln52_3_reg_753    |   46   |
|    add_ln52_5_reg_772    |   46   |
|   avg_out_read_reg_707   |   64   |
|    bound_read_reg_717    |   64   |
|    div2_i_read_reg_722   |   32   |
|     empty_28_reg_777     |   47   |
|     empty_29_reg_782     |   47   |
|   first_iter_2_reg_758   |    1   |
|gmem_addr_4_read_1_reg_819|   32   |
|    gmem_addr_4_reg_796   |   32   |
|gmem_addr_5_read_1_reg_829|   32   |
| gmem_addr_5_read_reg_824 |   32   |
|    gmem_addr_5_reg_802   |   32   |
|    gmem_addr_6_reg_808   |   32   |
|         i_reg_693        |   32   |
|     icmp_ln52_reg_733    |    1   |
|    icmp_ln53_1_reg_787   |    1   |
| indvar_flatten37_reg_700 |   64   |
|   input_r_read_reg_712   |   64   |
|         j_reg_686        |   31   |
|      p_add14_reg_767     |   47   |
|      p_add21_reg_762     |   47   |
|   select_ln52_1_reg_743  |   32   |
|    select_ln52_reg_737   |   31   |
|    select_ln61_reg_849   |   31   |
| sext_ln53_mid2_v_reg_791 |   62   |
|       sum_1_reg_834      |   32   |
|        sum_reg_814       |   32   |
|      tmp_15_reg_839      |    1   |
|       tmp_7_reg_844      |   30   |
|  zext_ln20_cast_reg_728  |   64   |
+--------------------------+--------+
|           Total          |  1141  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1330  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1141  |    -   |
+-----------+--------+--------+
|   Total   |  1141  |  1330  |
+-----------+--------+--------+
