# 3-Stage-Pipeline-Architecture
A compact 3-stage pipelined processor implemented in System Verilog. Features modular design, RISC-V instruction support, and easy simulation with Verilog simulators. Explore the code in the src directory.
