Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/fpga_arch_parse","auto_openfpga/basic/fpga_basic_elements","auto_openfpga/basic/initial_placement","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/clock_tree_insertion","auto_openfpga/clock_tree/connection_patterns","auto_openfpga/clock_tree/create_clock_tree","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/fpga_arch_parse.rst","auto_openfpga/basic/fpga_basic_elements.rst","auto_openfpga/basic/initial_placement.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/clock_tree_insertion.rst","auto_openfpga/clock_tree/connection_patterns.rst","auto_openfpga/clock_tree/create_clock_tree.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[39,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[39,1,1,""],get_verilog_index:[39,1,1,""],size:[39,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[40,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[40,1,1,""],check_concat:[40,1,1,""],connect_instance_port:[40,1,1,""],connect_port:[40,1,1,""],is_port_cable:[40,2,1,""],size:[40,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[41,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[41,1,1,""],OptWires:[41,1,1,""],combine_cables:[41,1,1,""],combine_ports:[41,1,1,""],create_feedthrough:[41,1,1,""],create_feedthrough_multiple:[41,1,1,""],create_feedthroughs_ports:[41,1,1,""],create_ft_multiple:[41,1,1,""],create_ft_ports:[41,1,1,""],duplicate_port:[41,1,1,""],flatten_instance:[41,1,1,""],get_connectivity_network:[41,1,1,""],merge_instance:[41,1,1,""],merge_multiple_instance:[41,1,1,""],remove_port:[41,1,1,""]},"spydrnet_physical.ir.element":{Element:[42,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[42,2,1,""],get_verilog_index:[42,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[44,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[44,1,1,""]},"spydrnet_physical.ir.library":{Library:[45,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[45,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[46,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[46,2,1,""],port:[46,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[47,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[47,2,1,""]},"spydrnet_physical.util":{OpenFPGA:[58,0,1,""],RoutingRender:[60,0,1,""],Tile01:[61,0,1,""],cb_renderer:[60,0,1,""],get_attr:[62,4,1,""],get_names:[63,4,1,""],sb_renderer:[60,0,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[58,1,1,""],create_cb_bus:[58,1,1,""],create_grid_clb_bus:[58,1,1,""],create_grid_clb_feedthroughs:[58,1,1,""],create_grid_io_bus:[58,1,1,""],create_placement:[58,1,1,""],create_sb_bus:[58,1,1,""],create_tiles:[58,1,1,""],design_top_stat:[58,1,1,""],library:[58,2,1,""],place_pins:[58,1,1,""],register_config_generator:[58,1,1,""],register_placement_creator:[58,1,1,""],register_tile_generator:[58,1,1,""],remove_config_chain:[58,1,1,""],remove_undriven_nets:[58,1,1,""],render_floorplan:[58,1,1,""],save_netlist:[58,1,1,""],top_module:[58,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[60,1,1,""],add_partitions:[60,1,1,""],extract_info:[60,1,1,""],get_stats:[60,1,1,""],render_connection_box:[60,1,1,""],render_switch_pattern:[60,1,1,""],report_incoming_channels:[60,1,1,""],report_outgoing_channels:[60,1,1,""],save:[60,1,1,""],update_dimensions:[60,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[60,3,1,""],root:[60,3,1,""],scale:[60,3,1,""],spacing:[60,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[61,1,1,""],_bottom_right_tile:[61,1,1,""],_bottom_tile:[61,1,1,""],_left_tile:[61,1,1,""],_main_tile:[61,1,1,""],_right_tile:[61,1,1,""],_top_left_tile:[61,1,1,""],_top_right_tile:[61,1,1,""],_top_tile:[61,1,1,""],create_tiles:[61,1,1,""],merge_and_update:[61,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[60,1,1,""],report_ipins:[60,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[60,1,1,""],report_connectivity:[60,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,29,30,31,34,41],"00":[7,13,17,25,29],"001":[4,5,7,12,13,14,17],"002":[9,13],"003":[20,25],"01":[18,25,59],"011":[2,7],"014":[7,8,26,29],"016":[0,7,23,25],"01_floorplan_rend":[26,29],"01_netlist_to_graph":[19,25],"02":[13,18,25],"024":[1,7],"02_render_routing_box":[27,29],"02_switch_partition_01":[20,25],"03":25,"030":[15,17],"034":[28,29],"03_render_edge_routing_box":[28,29],"03_switch_partition_02":[21,25],"04":25,"043":[16,17],"04_switch_partition_03":[22,25],"05":13,"059":[19,25],"05_module_partit":[23,25],"064":[6,7],"06_tile_cr":[24,25],"07":25,"073":17,"1":[1,6,10,11,15,16,19,20,21,22,23,24,27,28,30,31,34,45,60],"10":[6,16,19,21,22,23,26,27],"100":[6,16,21,22,23],"10000":23,"103":[27,29],"1096":11,"11":[6,21,22,23,27],"12":[11,23,24,27],"124":24,"125":16,"128":7,"1296":11,"13":[23,27],"136":13,"14":[6,23,27],"1496":11,"15":[19,21,22,23,27],"150":[16,20,26,27,28],"151":29,"16":[11,23,24,27],"162":22,"1696":11,"17":[23,27],"18":[6,23,27],"185":25,"19":[23,27],"2":[1,6,10,11,15,19,20,21,22,23,27,28,31,34,60],"20":[6,16,21,23,25,26,27],"200":[11,16,20,27,28],"21":27,"22":[23,27],"23":27,"231":[24,25],"24":27,"25":[21,27],"250":[16,26],"26":27,"27":27,"28":27,"29":27,"296":11,"3":[1,6,11,15,19,21,22,23,24,27,28,31,34],"30":[16,21,26,27],"300":16,"31":27,"32":27,"33":27,"34":27,"35":[16,21,27],"36":27,"37":27,"38":27,"39":[23,27],"4":[1,6,10,11,15,16,19,20,21,23,24,26,27,28],"40":[16,26,60],"400":16,"41":23,"484":[10,13],"496":11,"4x4":9,"5":[6,15,16,19,20,21,23,27,28],"50":[6,11,20,26,27,28],"500":16,"6":[6,9,15,19,21,22,23,27,28],"63":23,"650":[11,13],"696":11,"7":[19,23,27,28],"700":16,"71":23,"72":23,"74":23,"8":[19,21,23,27,28],"896":11,"9":[6,11,19,21,22,23,24,27,28],"90":15,"928":[21,25],"949":[22,25],"96":11,"97":[11,24],"99":23,"999":[22,23],"boolean":20,"case":[19,20],"class":[2,8,16,20,22,23,27,36,38,39,40,41,42,44,45,46,47,58,59,60,61],"default":[15,19,39,40,41,42,44,45,46,47],"do":[41,46],"export":37,"final":26,"float":[41,58],"function":[3,7,18,22,23,36,37,41,45,48,58,59,60],"import":[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28,36,43],"int":[20,21,23,39,40],"new":[41,45,60],"return":[16,20,21,22,23,27,39,40,41,42,44,45,46,58,62,63],"short":41,"switch":[18,20,23,29,54,60,61],"true":[0,1,2,6,8,10,11,15,16,19,20,21,22,23,24,26,28,40,41,58],"try":1,"while":[40,41],A:18,And:23,As:46,By:[15,19],For:[1,37],IN:[1,41],If:[41,43],In:[19,20,36],It:[21,36,41,54],On:26,The:[21,26,36,41,43,61],To:[21,37,38,54],_0:[22,23],_0__:11,_1:[22,23,24,45],_1__1:23,_:[10,21,22,23,24,27,28,34,41,58],__:[27,28],_____:27,________________________________________:27,_____________________________________l__:27,_____________________________________t__:27,____________________________________b___:27,____________________________________r___:27,___________________________________l____:27,___________________________________t____:27,__________________________________b_____:27,__________________________________r_____:27,_________________________________l______:27,_________________________________t______:27,________________________________b_______:27,________________________________r_______:27,_____________________________l__________:27,_____________________________t__________:27,____________________________b___________:27,____________________________r___________:27,___________________________l____________:27,___________________________t____________:27,__________________________b_____________:27,__________________________r_____________:27,_________________________l______________:27,_________________________t______________:27,________________________b_______________:27,________________________r_______________:27,_____________________l__________________:27,_____________________t__________________:27,____________________b___________________:27,____________________r___________________:27,___________________l____________________:27,___________________t____________________:27,__________________b_____________________:27,__________________r_____________________:27,_________________l______________________:27,_________________t______________________:27,________________b_______________________:27,________________r_______________________:27,_____________l__________________________:27,_____________t__________________________:27,____________b___________________________:27,____________r___________________________:27,___________l____________________________:27,___________l_____________l___________l__:27,___________t____________________________:27,___________t_____________t___________t__:27,__________b_____________________________:27,__________b_____________b___________b___:27,__________r_____________________________:27,__________r_____________r___________r___:27,_________l______________________________:27,_________l___________l_____________l____:27,_________t______________________________:27,_________t___________t_____________t____:27,_________tb__________t__b______t___tb_b_:27,________b_______________________________:27,________b___________b_____________b_____:27,________b__t________b____t____b___b__t_t:27,________r_______________________________:27,________r___________r_____________r_____:27,________rl__________rl________rl__rl____:27,_____l__________________________________:27,_____l_____________l_____________l______:27,_____l____r________l___lr________l__r_r_:27,_____t__________________________________:27,_____t_____________t_____________t______:27,____b___________________________________:27,____b_____________b_____________b_______:27,____bt____________bt__bt________bt______:27,____r___________________________________:27,____r_____________r_____________r_______:27,____r______l______r___r__l______r____l_l:27,____rl____________rl__rl________rl______:27,____x:27,___l____________________________________:27,___l_____________l___________l__________:27,___l____r______l_l__r________lr___r_____:27,___t____________________________________:27,___t_____________t___________t__________:27,___t____b______t_t__b________tb___b_____:27,___x_:27,__b_____________________________________:27,__b_____________b___________b___________:27,__b______t____b_b____t______b__t___t____:27,__bt__________btbt__________bt__________:27,__init__:60,__main__:[10,11,20,21,22,23,24,27,28],__module_experiments_cbx_1__1_:23,__module_experiments_cby_1__1_:23,__module_experiments_sb_1__1_:23,__name__:[10,11,20,21,22,23,24,27,28],__partition_experiments_01:6,__partition_experiments_02:21,__partition_experiments_cbx_1__1_:22,__partition_experiments_cby_1__1_:22,__pin_i_0_:58,__pin_i_:58,__pin_inpad_0_:58,__pin_o_0_:58,__pin_o_:58,__pin_outpad_0_:58,__pin_outpad_:58,__r_____________________________________:27,__r_____________r___________r___________:27,__r______l____r_r____l______r__l___l____:27,__w:23,__x__:27,_annotate_netlist:26,_basic_hierarchy_floorplan:26,_bottom_left_til:61,_bottom_right_til:61,_bottom_til:61,_cbx_1__1_0:20,_cbx_1__1_1:20,_cbx_1__1_2:21,_cbx_1__1_3:21,_cbx_1__1_:27,_cbx_1__1_arrang:27,_cbx_1__1_extend:21,_cbx_1__2_0:20,_cbx_1__2_1:20,_cbx_1__2_2:21,_cbx_1__2_:27,_ccdff_:21,_clock_tree_floorplan:16,_dup:41,_external_metis_run:6,_feedthrough_design:16,_fishbone_pattern:15,_fishbone_pattern_0:16,_fishbone_pattern_90:15,_fishbone_pattern_margin:15,_fishbone_pattern_merg:15,_fishbone_pattern_scaling1:15,_fishbone_pattern_scaling2:15,_fpga_initial_plac:11,_ft_:41,_graph:[21,23],_graph_pr:23,_grid:[22,23],_i_1:1,_in:[22,23,41,60],_in_:23,_includ:10,_initial_design:[0,2,8],_input_port:23,_inst:1,_ipin_:[21,22,23,24],_l______________________________________:27,_l___________l_____________l____________:27,_l_____l__r__l__________r__l________r_r_:27,_left_til:61,_lr____l_____lr_r__________lr___________:27,_main_til:61,_module_experiments_:23,_module_experiments_cbx_1__1_:23,_module_experiments_cby_1__1_:23,_module_experiments_sb_1__1_:23,_nx_graph:[19,22,23],_nx_graph_pr:22,_nx_graph_split:19,_offset:26,_out:[22,23,41],_out_:23,_output:23,_output_2:11,_output_bu:8,_output_tile02:24,_output_wir:8,_part_:[23,24],_partition_experiments_01:6,_partition_experiments_02:21,_partition_experiments_:22,_partition_experiments_cbx_1__1_:22,_partition_experiments_cby_1__1_:22,_pin_i:[21,22,23],_pin_o:23,_pymetis_run:6,_right_til:61,_side:26,_square_grid_design:16,_static:22,_t______________________________________:27,_t___________t_____________t____________:27,_t_____t__b__t__________b__t________b_b_:27,_t__b__t_____t____b___b____t____b_______:27,_task:[10,21,22,23],_temp:22,_tmp:10,_top_left_til:61,_top_right_til:61,_top_til:61,_track_:[23,24],_ungrouped_design:2,_verilog:[10,11,20,21,22,23,24,27],_wrapper:45,_x___:27,about:41,absorb:41,across:[18,25,54],ad:[23,41],add:[6,20,22,23,36,43,58],add_configuration_schem:58,add_edg:6,add_nod:[6,21,22,23],add_partit:60,add_subgraph:[6,21,22,23],adjac:21,adjnci:6,affili:1,after:[24,38,58,61],aim:6,alia:41,align:16,all:[1,3,18,21,22,23,41,60,61],allow:[36,38,61],also:1,altern:45,alwai:60,an:[1,36,43],analyz:[36,43],anchor:15,ani:[36,40,41,47],annot:[22,23,26],annotate_graph:[22,23],anyth:41,api:36,append:[10,20,21,22,23,24,36],aquamarin:23,ar:[6,21,23,36,41,43,58,60],arbitrari:27,arch:9,architectur:[13,18],arg:[41,58],arrai:[20,21],arrang:27,assig:21,assign:[19,21,22,23,40,41,58],assign_c:40,associ:46,attr:62,attribut:62,auto_bas:[7,22],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:13,auto_openfpga_clock_tre:17,auto_openfpga_jupyt:18,auto_openfpga_partit:25,auto_openfpga_python:18,auto_openfpga_rend:29,azur:23,b:[20,21,23,60],b_1__1:24,b_______________________________________:27,b___________b_____________b_____________:27,b_____b____tb____________tb__________t_t:27,b____tb_____b______t___t__b______t______:27,base:[19,20,21,36,38,39,40,41,42,44,45,46,47,60,61],base_dir:[11,24],basenam:[20,27,28],basic:[13,15,29,35,59],basic_hierarchi:[0,8,19,26,32],becaus:[1,20],beetween:[20,21,40,41,60],befor:[21,24,58],beig:23,belong:40,below:61,between:1,bgcolor:21,bias:61,bisqu:23,bleed:37,block:[41,59],bool:[27,40,41,60],both:20,bottom:[16,20,21,22,23,26,27,28,60,61],bottom_11:28,bottom_13:28,bottom_15:28,bottom_17:28,bottom_19:28,bottom_1:28,bottom_21:28,bottom_23:28,bottom_25:28,bottom_27:28,bottom_29:28,bottom_31:28,bottom_33:28,bottom_35:28,bottom_37:28,bottom_39:28,bottom_3:28,bottom_5:28,bottom_7:28,bottom_9:28,bottom_chan:20,bottom_grid:[21,22],bottom_grid_:21,bottom_grid_top_width_0_height_0_subtile_:58,bottom_ipin_0:21,bottom_ipin_1:21,bottom_ipin_2:21,bottom_ipin_3:21,bottom_ipin_4:21,bottom_ipin_5:21,bottom_ipin_6:21,bottom_ipin_7:21,bottom_ipin_8:21,bottom_ipin_9:21,bottom_left_grid_right_width_0_height_0_subtile_:58,bottom_pin_i:21,bottom_right_grid_left_width_0_height_0_subtile_:58,bottom_width_0_height_0_subtile_:58,box:[18,23,25,29,54,58,60,61],brief:38,browser:37,bu:[10,11,19,24,41,58],bufg:1,bundl:43,bus_in:[8,19,26,30],bus_in_0:19,bus_in_1:19,bus_out:[19,26,30],bus_out_0:19,bus_out_1:19,buse:[59,61],byu:1,byuccl:38,c6ecba:21,c:1,cabl:[8,10,24,41,43,44,62,63],cable0:8,cable_list:[10,24],cable_nam:41,calcul:20,call:[6,43],callabl:[41,45],can:[1,15,20,21,27,28,37,41,43,60],cannot:46,cb:[11,18,24,25,27,28,58],cb_modul:[21,22],cb_render:28,cb_vweight:22,cbx11:10,cbx:[20,58,61],cbx_1__0_:[11,24,28],cbx_1__1_:[10,11,21,22,24,28],cbx_1__1__0:23,cbx_1__1__1:23,cbx_1__4_:[11,24,28],cbx_:28,cbx_membership:[22,23],cby:[20,61],cby_0__1_:[11,24,28],cby_0__2_:11,cby_0__3_:11,cby_0__4_:11,cby_1__1_:[11,22,24,28],cby_4__1_:[11,24,28],cby_:28,ccdff:[21,22,23],ccff_head:21,ccff_tail:[21,23],ccl:1,ce:1,cell:[3,7,41],celldefin:33,center:16,central:54,cfg_done:[21,22,23],chain:[10,21,24,58],chan:[22,23],chan_in_port:[22,23],chan_map:27,chan_out:60,chang:41,chani:[23,27,60],channel:[20,22,23,27],channel_crossov:60,channel_map:[23,27,60],chanx:[21,23,27,60],chanx_:60,chanx_l:[27,60],chanx_l_driv:60,chanx_l_ft:60,chanx_l_len:60,chanx_l_out_map:60,chanx_left:[21,22,28],chanx_left_in:21,chanx_left_out:21,chanx_port:21,chanx_r:[27,60],chanx_r_len:60,chanx_right:[21,22,28],chanx_right_in:21,chanx_right_out:21,chany_:60,chany_b:27,chany_bottom:[22,28],chany_t:27,chany_top:[22,28],characterist:36,check:[40,47],check_all_scalar_connect:[10,24],check_concat:40,checked_previous_inst:1,child:1,children:1,circl:21,circuit:[6,43],cl:58,clb:[9,58,61],clean_and_annotate_cb_graph:23,clean_and_annotate_sb_graph:23,clean_cb_graph:22,click:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28],clk:[1,16,34],clk_bottom_in:16,clk_cabl:16,clk_clk_ft_assign:16,clk_ft:16,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_left_in:16,clk_left_out:16,clk_right_in:16,clk_right_out:16,clk_top_out:16,clock:[17,35],clock_tree_insert:[14,17],clockwis:26,clr:1,cluster:[6,21,22,23],code:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,28],collect:18,color:[6,21,22,23],com:37,combin:[41,54],combine_c:[10,24,41],combine_port:[21,41],command:[37,38],complet:[36,38],compon:26,compos:[0,2,8,11,16,21,22,23,26],concaten:40,concern:38,conenct:60,config_chain_simpl:21,configur:[22,23,58],conn:[18,25],conn_box:28,connect:[0,1,2,8,17,18,19,20,21,29,37,40,41,47,54,58,60,61],connect_instance_port:40,connect_port:40,connection_pattern:[15,16,17],connectionpattern:[15,16],consid:[26,40,41,58],constraint:[41,61],contain:63,contracted_nod:[22,23],convert:[6,10,11,19,21,24,41,58,59,61],convert_node_labels_to_integ:[22,23],copi:46,corner:[54,61],corrospond:46,count:[1,11,20,24],crear:41,creat:[1,6,10,13,15,17,18,20,23,24,27,37,40,41,43,45,58,60,61,65],create_c:16,create_cb_bu:[10,11,24,58],create_clock_tre:[16,17],create_feedthrough:[8,36,41],create_feedthrough_multipl:[36,41],create_feedthroughs_port:41,create_ft_connect:16,create_ft_multipl:41,create_ft_port:[16,41],create_grid_clb_bu:[10,11,24,58],create_grid_clb_feedthrough:[10,24,58],create_grid_io_bu:[10,11,24,58],create_librari:43,create_plac:[11,58],create_sb_bu:[10,11,24,58],create_til:[24,58,61],create_top_wrapp:45,create_unconn_wir:[2,8,16],creation:[24,58],crop_edg:15,cross:20,csr:[6,21,22,23],cur:20,current:[23,37,41,45],current_inst:1,current_netlist:1,custom:[41,65],custommodul:[10,21,22,23],cut:[6,20,21,22,23],d:1,data:[19,22,23,38],dead:20,debug:[20,21,22,23,26,27,28],def:[1,10,11,16,20,21,22,23,24,27,28],definit:[1,2,8,16,26,40,43,45,58,62,63],definition_list:[21,22,23],definition_nam:41,demonst:[10,11,24],demonstr:[4,5,6,12,14,15,18,19,20,21,29],demostr:[0,2,8,27,28],depth:1,design:[1,3,5,7,8,11,23,24,36,58,61],design_top_stat:[11,24,58],desir:15,detail:[37,38,54],dff:21,diagram:16,dict:41,diff:20,differ:[15,20,26,38,41],difffer:20,digon:58,dimens:[26,60],diment:21,dir:[22,23],direct:[1,26,41,60,65],directli:[37,46],disconnect:21,disconnect_pin:21,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[38,43],doe:41,dot:[21,22,23],down:21,download:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,28],draw:[6,19,21,22,23],driver:[41,60],driver_channels_1:60,driver_channels_2:60,dry_run:41,dryrun:41,dummi:16,dump:[22,23],duplic:41,duplicate_port:41,dure:36,dwg:[11,16,26],e:[20,21],each:[1,6,19,20,21,41,58,60],each_fil:24,eachinst:24,eachv:[10,11,21,22,23,24],edf:43,edg:[6,19,21,22,23,37,41],edge_nam:[19,23],edif:[36,43],element:[13,18,39,43,46,60],elif:[22,23],els:[6,21,23,27,41],embed:[17,35],empti:43,enabl:1,enable_file_log:[2,10,11,20,21,22,23,24,26,27,28],enable_ibuf_inst:1,encod:[10,11,21,22,23,24],end:46,endcelldefin:33,endmodul:[30,31,33,34],engin:23,enumer:[6,21,22,23,24,27,28],equal:[19,20],error:41,essenti:36,evalu:6,even:1,eweight:[6,21,22,23],exampl:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28,43,58,60],exceed:1,execut:[6,7,13,17,25,29],exist:[36,41,60],exist_ok:[23,24],expect:[23,41,59],experiment:[3,7],extend:[15,39,40,41,42,44,46,47],extens:36,extern:[6,21,22,23,41],extract:[20,60],extract_info:60,f3cfcf:21,f:[6,10,11,16,19,20,21,22,23,24,27,28],f_str:[21,22,23],fabric:[18,25,54],fals:[11,19,20,21,40,41,47,60],fanout:41,fdce:1,featur:[18,36],feedthough:[8,41],feedthrough:[0,2,3,7,41,58,60],feedtrhough:60,few:41,figur:43,file:[6,7,10,11,13,17,20,21,22,23,24,25,29,37,43,58,60],file_out:0,filenam:[6,20,21,22,23,26,27,28,60],fill:[22,23],filter:[1,10,22,23,24,41],filter_direct:[28,60],find:20,first:[21,26,41],fishbon:15,fishbone_pattern:[15,16],fix:[10,11,21,22,23,24],flag:20,flat:61,flatten:[21,23,24],flatten_inst:[2,21,22,23,24,41],flattern:[21,22,23,24,41],flexibl:36,fllenam:[22,23],floorplan:[18,29,60],floorplanviz:[11,16,21,26],fn:[22,23],fnmatch:[21,22,23],follow:[6,16,21,37,41,43,58],form:61,format:[20,21,22,23,27,28,36,41,60],found:47,four_bit_count:43,fourbitcount:1,fp:[10,11,16,21,22,23,24,26],fpga44_gsb:[20,21,27,28],fpga44_task:[9,10],fpga44_verilog:10,fpga:[13,17,18,21,23,25,58,60],fpga_arch:9,fpga_arch_pars:[9,13],fpga_basic_el:[10,13],fpga_top:[10,11,21,22,23,24,58],fpv:[10,11,21,22,23,24],framework:36,fro:41,from:[0,1,2,3,4,5,6,7,9,10,12,13,14,15,16,18,19,20,21,22,23,25,26,27,28,37,41,46,58,60],from_n:23,ft:[41,60],fucntion:[40,58],full:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28],g:21,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,28],ganeshgor:37,gener:[0,1,2,3,4,5,6,8,9,10,11,12,14,16,17,18,19,20,21,22,23,24,26,27,28,58,59,60,61],generate_edgelist:[19,22,23],genrat:[3,7,15],get:[21,22,23,38,58],get_bia:20,get_cabl:[8,16,21],get_cable_nam:41,get_connectivity_network:[19,21,22,23,41],get_definit:[1,10,16,21,22,23,24,26],get_edge_list:6,get_fishbon:[15,16],get_floorplan:[11,16,21,26],get_index:[39,42,46],get_inst:[1,2,8,10,16,21,22,23,24,26],get_label:21,get_layout:9,get_librari:1,get_nam:[21,23,24],get_nod:[6,21,22,23],get_node_attribut:[6,21,22,23],get_pin:1,get_pin_nam:41,get_port:[16,21,22,23,26],get_port_nam:41,get_refer:16,get_stat:[27,60],get_svg:[11,16,26],get_top_inst:16,get_verilog_index:[39,42],get_weight:[6,41],getlogg:[2,10,11,20,21,22,23,24,26,27,28],git:37,github:[1,37],given:[0,2,8,23,40,41,60,61],glob:[10,11,20,21,22,23,24,27,28],global:[15,21,23,37],gpio:59,gpmeti:[6,21,22,23],graph:[6,18,21,22,23,25,36,41],graph_dot2:6,graph_dot:[6,19,22,23],green:[6,21,22,23],grid:[10,11,17,18,22,23,24,58,60,61],grid_bottom_in:58,grid_bottom_out:58,grid_clb:[10,11,24,54,58],grid_exampl:32,grid_io:[10,24,58],grid_io_bottom:[11,24],grid_io_left:[11,24],grid_io_left_0__1_:11,grid_io_left_0__2_:11,grid_io_left_0__3_:11,grid_io_left_0__4_:11,grid_io_right:[11,24],grid_io_top:[11,24],grid_left_in:58,grid_left_out:58,grid_right_in:58,grid_right_out:58,grid_top_in:58,grid_top_out:58,group:[3,7,23,41],group_ungroup_cel:[2,7],gsb:[20,28,60],gsb_xml:60,h:[17,18],h_chan:23,have:[37,41,46],hdi_primit:1,hdl:16,height:[11,16,26,61],help:41,here:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28,43],hi:1,hierarch:[3,7],hierarchi:1,higher:[22,23,41],hmeti:6,homogen:[13,18],homogeneous_fabr:[9,10,11,20,21,22,23,24,27,28],horizont:[20,21,23,27,28,58,60],how:[0,2,4,5,6,8,10,11,12,14,15,18,19,20,21,23,24,27,28,29],html:[0,36],htmlcompos:0,htree:15,http:37,i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,20,21,22,23,24],ibuf:1,illustr:60,imag:1,in0:[16,19,26,30,31,33,34],in0_0:19,in1:[19,26,30,31,33],in1_0:19,in_0:16,in_1:16,in_2:16,in_3:16,in_coming_pin:1,in_edg:[22,23],in_indx:23,in_pin:[23,28,60],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,21,36],incom:[27,60],indent:[1,11,15,16,22,23,26],independ:41,index:[6,20,21,22,23,27,36,39,42,44,46,60],individu:19,indx:[21,22,23,27,28,41],info:[2,10,11,21,22,23,24],inform:[3,7,20,22,27,28,37,38,58,60],initi:[8,60],initial_plac:[11,13],initial_port:41,initialis:60,inlineconstraint:26,inner:46,inner_pin:[1,46],innerconnect:40,innerpin:[40,43,46],inport:41,input:[1,22,23,30,31,33,34,41,58,59],inputs1:[22,23],inputs2:[22,23],insert:[17,18],insform:60,inspect:41,inst1:[8,41],inst2:8,inst:2,inst_1:41,inst_1_0:[2,8,19,26,30,33],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[16,31,34],inst_1_12:[16,31,34],inst_1_13:[16,34],inst_1_14:[16,34],inst_1_1:[2,8,19,26,30,33],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[16,31,34],inst_1_22:[16,31,34],inst_1_23:[16,34],inst_1_24:[16,34],inst_1_31:[16,34],inst_1_32:[16,34],inst_1_33:[16,34],inst_1_34:[16,34],inst_1_41:[16,34],inst_1_42:[16,34],inst_1_43:[16,34],inst_1_44:[16,34],inst_1_:16,inst_2:41,inst_2_0:[8,19,26,30],inst_2_11:31,inst_2_12:31,inst_2_1:[8,19,26,30],inst_2_21:31,inst_2_22:31,inst_n:41,inst_nam:45,instal:[36,38,41],instanc:[1,2,3,7,10,11,16,21,22,23,24,26,40,41,45,46,58,61,62,63],instance_count:1,instance_list:[23,24,61],instance_nam:41,instances_list:41,instances_list_tupl:41,instn:41,inter0:31,inter1:31,intermedi:43,intern:[33,40,41,61],introduc:18,inv:1,inv_buf_passg:10,io:9,io_bottom_in:58,io_bottom_out:58,io_left_in:58,io_left_out:58,io_right_in:58,io_right_out:58,io_top_in:58,io_top_out:58,ipin:[21,60],ipin_b:27,ipin_l:[27,60],ipin_l_len:60,ipin_r:27,ipin_t:27,ipynb:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28],ir:[2,8,10,16,39,40,41,42,43,44,45,46,47,58],is_connect:47,is_downto:40,is_leaf:1,is_port_c:40,is_scalar:40,isol:[22,23],item:23,itertool:[10,21,24],its:[1,26],jensrestemei:1,join:[9,10,11,19,21,22,23,24],json:[22,23,24],json_graph:[6,22,23],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,28],just:[16,41],k6_n10_openfpga:9,k6_n10_tileabl:9,keep:36,kei:20,keyword:58,kwarg:[41,58],l0:27,l1:27,l2:27,l3:27,l4:27,l5:27,l6:27,l7:27,l8:27,l9:27,l:[20,21,23,60],label:[6,19,21,22,23],lambda:[1,10,20,24,27,41],larg:1,latest:37,launch_shel:[11,21,23],lb:[10,11,21,22,23,24],lbl:[23,27],left:[16,20,21,22,23,26,27,28,58,60,61],left_11:28,left_13:28,left_15:28,left_17:28,left_19:28,left_1:[28,60],left_21:28,left_23:28,left_25:28,left_27:28,left_29:28,left_31:28,left_33:28,left_35:28,left_37:28,left_39:28,left_3:28,left_5:28,left_7:28,left_9:28,left_bottom_grid_top_width_0_height_0_subtile_:58,left_chan:20,left_grid_right_width_0_height_0_subtile_:58,left_pinmap:[20,21],left_top_grid_bottom_width_0_height_0_subtile_:58,left_tre:15,left_width_0_height_0_subtile_:58,len:[21,22,23],length:[19,60],less:23,level:[1,10,24,58],librari:[1,6,10,15,21,37,38,43,58,61],libraries_definit:1,like:[15,36,37,38,43,59,61],linewidth:[20,27,28],list:[1,6,10,21,22,23,24,41,60,61,62,63],load:[24,38,41],load_example_netlist_by_nam:1,load_netlist_by_nam:[0,2,8,16,19,26],loc_i:[11,16,26],loc_x:[11,16,26],local:37,locat:[26,41,58,60],locatt:20,log:[2,6,10,11,20,21,22,23,24,26,27,28,65],log_level:[2,10,11,20,21,22,23,24,26,27,28],logger:[2,10,11,20,21,22,23,24,26,27,28],lower:[23,40],lower_index:40,lr:[21,22,23],lut1:1,lut3:1,lut4:1,lut5:1,m:37,made:[41,43],mai:1,main:[10,11,20,21,22,23,24,27,28,61],mani:19,manipul:61,map:[20,21,22,23,41,60],margin:[15,60],matplotlib:[6,19,22,23],max:23,maximum:1,mb:[7,13,17,25,29],meanwhil:37,mem:[10,22,23],mem_bottom_ipin_0_ccdff_0_:24,mem_bottom_ipin_0_ccdff_1_:24,mem_bottom_ipin_0_ccdff_2_:24,mem_bottom_ipin_0_ccdff_3_:24,mem_bottom_ipin_1_ccdff_0_:24,mem_bottom_ipin_1_ccdff_1_:24,mem_bottom_ipin_1_ccdff_2_:24,mem_bottom_ipin_1_ccdff_3_:24,mem_bottom_ipin_2_ccdff_0_:24,mem_bottom_ipin_2_ccdff_1_:24,mem_bottom_ipin_2_ccdff_2_:24,mem_bottom_ipin_2_ccdff_3_:24,mem_bottom_ipin_3_ccdff_0_:24,mem_bottom_ipin_3_ccdff_1_:24,mem_bottom_ipin_3_ccdff_2_:24,mem_bottom_ipin_3_ccdff_3_:24,mem_bottom_ipin_4_ccdff_0_:24,mem_bottom_ipin_4_ccdff_1_:24,mem_bottom_ipin_4_ccdff_2_:24,mem_bottom_ipin_4_ccdff_3_:24,mem_bottom_ipin_5_ccdff_0_:24,mem_bottom_ipin_5_ccdff_1_:24,mem_bottom_ipin_5_ccdff_2_:24,mem_bottom_ipin_5_ccdff_3_:24,mem_bottom_ipin_6_ccdff_0_:24,mem_bottom_ipin_6_ccdff_1_:24,mem_bottom_ipin_6_ccdff_2_:24,mem_bottom_ipin_6_ccdff_3_:24,mem_bottom_ipin_7_ccdff_0_:24,mem_bottom_ipin_7_ccdff_1_:24,mem_bottom_ipin_7_ccdff_2_:24,mem_bottom_ipin_7_ccdff_3_:24,mem_bottom_ipin_8_ccdff_0_:24,mem_bottom_ipin_8_ccdff_1_:24,mem_bottom_ipin_8_ccdff_2_:24,mem_bottom_ipin_8_ccdff_3_:24,mem_bottom_ipin_9_ccdff_0_:24,mem_bottom_ipin_9_ccdff_1_:24,mem_bottom_ipin_9_ccdff_2_:24,mem_bottom_ipin_9_ccdff_3_:24,mem_top_ipin_0_ccdff_0_:24,mem_top_ipin_0_ccdff_1_:24,mem_top_ipin_0_ccdff_2_:24,mem_top_ipin_0_ccdff_3_:24,mem_top_ipin_1_ccdff_0_:24,mem_top_ipin_1_ccdff_1_:24,mem_top_ipin_1_ccdff_2_:24,mem_top_ipin_1_ccdff_3_:24,mem_top_ipin_2_ccdff_0_:24,mem_top_ipin_2_ccdff_1_:24,mem_top_ipin_2_ccdff_2_:24,mem_top_ipin_2_ccdff_3_:24,mem_top_ipin_3_ccdff_0_:24,mem_top_ipin_3_ccdff_1_:24,mem_top_ipin_3_ccdff_2_:24,mem_top_ipin_3_ccdff_3_:24,mem_top_ipin_4_ccdff_0_:24,mem_top_ipin_4_ccdff_1_:24,mem_top_ipin_4_ccdff_2_:24,mem_top_ipin_4_ccdff_3_:24,mem_top_ipin_5_ccdff_0_:24,mem_top_ipin_5_ccdff_1_:24,mem_top_ipin_5_ccdff_2_:24,mem_top_ipin_5_ccdff_3_:24,mem_top_ipin_6_ccdff_0_:24,mem_top_ipin_6_ccdff_1_:24,mem_top_ipin_6_ccdff_2_:24,mem_top_ipin_6_ccdff_3_:24,mem_top_ipin_7_ccdff_0_:24,mem_top_ipin_7_ccdff_1_:24,mem_top_ipin_7_ccdff_2_:24,mem_top_ipin_7_ccdff_3_:24,membership:[6,21],memori:[10,43],merg:[3,7,15,16,22,23,41,59,61],merge_and_upd:61,merge_inst:[4,7,23,24,36,41],merge_multiple_inst:[5,7,41],method:[6,41,58],meti:[6,21,22,23],mid11:31,mid12:31,mid21:31,mid22:31,minconn:[6,21,22,23],mind:36,minim:[1,61],minut:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28],mkdir:[23,24],modif:[36,61],modifi:[46,60],modul:[2,11,13,16,20,21,22,23,24,26,27,28,30,31,33,34,35,36,37,41,58,59,60,61],module1:[8,16,26,30,31,33,34],module2:[2,8,26,30,31,33],module2_0:33,module2_1:33,module_partit:23,more:[16,37],multipl:[10,11,20,21,22,23,24,41],must:41,mux:[10,20,21,22,23,27,60],mux_bottom_ipin_0_buf_x1_0_:24,mux_bottom_ipin_0_const1_0_:24,mux_bottom_ipin_0_mux_l1_in_0_:24,mux_bottom_ipin_0_mux_l2_in_0_:24,mux_bottom_ipin_0_mux_l2_in_1_:24,mux_bottom_ipin_0_mux_l2_in_2_:24,mux_bottom_ipin_0_mux_l2_in_3_:24,mux_bottom_ipin_0_mux_l3_in_0_:24,mux_bottom_ipin_0_mux_l3_in_1_:24,mux_bottom_ipin_0_mux_l4_in_0_:24,mux_bottom_ipin_1_buf_x1_0_:24,mux_bottom_ipin_1_const1_0_:24,mux_bottom_ipin_1_mux_l1_in_0_:24,mux_bottom_ipin_1_mux_l2_in_0_:24,mux_bottom_ipin_1_mux_l2_in_1_:24,mux_bottom_ipin_1_mux_l2_in_2_:24,mux_bottom_ipin_1_mux_l2_in_3_:24,mux_bottom_ipin_1_mux_l3_in_0_:24,mux_bottom_ipin_1_mux_l3_in_1_:24,mux_bottom_ipin_1_mux_l4_in_0_:24,mux_bottom_ipin_2_buf_x1_0_:24,mux_bottom_ipin_2_const1_0_:24,mux_bottom_ipin_2_mux_l1_in_0_:24,mux_bottom_ipin_2_mux_l2_in_0_:24,mux_bottom_ipin_2_mux_l2_in_1_:24,mux_bottom_ipin_2_mux_l2_in_2_:24,mux_bottom_ipin_2_mux_l2_in_3_:24,mux_bottom_ipin_2_mux_l3_in_0_:24,mux_bottom_ipin_2_mux_l3_in_1_:24,mux_bottom_ipin_2_mux_l4_in_0_:24,mux_bottom_ipin_3_buf_x1_0_:24,mux_bottom_ipin_3_const1_0_:24,mux_bottom_ipin_3_mux_l1_in_0_:24,mux_bottom_ipin_3_mux_l2_in_0_:24,mux_bottom_ipin_3_mux_l2_in_1_:24,mux_bottom_ipin_3_mux_l2_in_2_:24,mux_bottom_ipin_3_mux_l2_in_3_:24,mux_bottom_ipin_3_mux_l3_in_0_:24,mux_bottom_ipin_3_mux_l3_in_1_:24,mux_bottom_ipin_3_mux_l4_in_0_:24,mux_bottom_ipin_4_buf_x1_0_:24,mux_bottom_ipin_4_const1_0_:24,mux_bottom_ipin_4_mux_l1_in_0_:24,mux_bottom_ipin_4_mux_l2_in_0_:24,mux_bottom_ipin_4_mux_l2_in_1_:24,mux_bottom_ipin_4_mux_l2_in_2_:24,mux_bottom_ipin_4_mux_l2_in_3_:24,mux_bottom_ipin_4_mux_l3_in_0_:24,mux_bottom_ipin_4_mux_l3_in_1_:24,mux_bottom_ipin_4_mux_l4_in_0_:24,mux_bottom_ipin_5_buf_x1_0_:24,mux_bottom_ipin_5_const1_0_:24,mux_bottom_ipin_5_mux_l1_in_0_:24,mux_bottom_ipin_5_mux_l2_in_0_:24,mux_bottom_ipin_5_mux_l2_in_1_:24,mux_bottom_ipin_5_mux_l2_in_2_:24,mux_bottom_ipin_5_mux_l2_in_3_:24,mux_bottom_ipin_5_mux_l3_in_0_:24,mux_bottom_ipin_5_mux_l3_in_1_:24,mux_bottom_ipin_5_mux_l4_in_0_:24,mux_bottom_ipin_6_buf_x1_0_:24,mux_bottom_ipin_6_const1_0_:24,mux_bottom_ipin_6_mux_l1_in_0_:24,mux_bottom_ipin_6_mux_l2_in_0_:24,mux_bottom_ipin_6_mux_l2_in_1_:24,mux_bottom_ipin_6_mux_l2_in_2_:24,mux_bottom_ipin_6_mux_l2_in_3_:24,mux_bottom_ipin_6_mux_l3_in_0_:24,mux_bottom_ipin_6_mux_l3_in_1_:24,mux_bottom_ipin_6_mux_l4_in_0_:24,mux_bottom_ipin_7_buf_x1_0_:24,mux_bottom_ipin_7_const1_0_:24,mux_bottom_ipin_7_mux_l1_in_0_:24,mux_bottom_ipin_7_mux_l2_in_0_:24,mux_bottom_ipin_7_mux_l2_in_1_:24,mux_bottom_ipin_7_mux_l2_in_2_:24,mux_bottom_ipin_7_mux_l2_in_3_:24,mux_bottom_ipin_7_mux_l3_in_0_:24,mux_bottom_ipin_7_mux_l3_in_1_:24,mux_bottom_ipin_7_mux_l4_in_0_:24,mux_bottom_ipin_8_buf_x1_0_:24,mux_bottom_ipin_8_const1_0_:24,mux_bottom_ipin_8_mux_l1_in_0_:24,mux_bottom_ipin_8_mux_l2_in_0_:24,mux_bottom_ipin_8_mux_l2_in_1_:24,mux_bottom_ipin_8_mux_l2_in_2_:24,mux_bottom_ipin_8_mux_l2_in_3_:24,mux_bottom_ipin_8_mux_l3_in_0_:24,mux_bottom_ipin_8_mux_l3_in_1_:24,mux_bottom_ipin_8_mux_l4_in_0_:24,mux_bottom_ipin_9_buf_x1_0_:24,mux_bottom_ipin_9_const1_0_:24,mux_bottom_ipin_9_mux_l1_in_0_:24,mux_bottom_ipin_9_mux_l2_in_0_:24,mux_bottom_ipin_9_mux_l2_in_1_:24,mux_bottom_ipin_9_mux_l2_in_2_:24,mux_bottom_ipin_9_mux_l2_in_3_:24,mux_bottom_ipin_9_mux_l3_in_0_:24,mux_bottom_ipin_9_mux_l3_in_1_:24,mux_bottom_ipin_9_mux_l4_in_0_:24,mux_top_ipin_0_buf_x1_0_:24,mux_top_ipin_0_const1_0_:24,mux_top_ipin_0_mux_l1_in_0_:24,mux_top_ipin_0_mux_l2_in_0_:24,mux_top_ipin_0_mux_l2_in_1_:24,mux_top_ipin_0_mux_l2_in_2_:24,mux_top_ipin_0_mux_l2_in_3_:24,mux_top_ipin_0_mux_l3_in_0_:24,mux_top_ipin_0_mux_l3_in_1_:24,mux_top_ipin_0_mux_l4_in_0_:24,mux_top_ipin_1_buf_x1_0_:24,mux_top_ipin_1_const1_0_:24,mux_top_ipin_1_mux_l1_in_0_:24,mux_top_ipin_1_mux_l2_in_0_:24,mux_top_ipin_1_mux_l2_in_1_:24,mux_top_ipin_1_mux_l2_in_2_:24,mux_top_ipin_1_mux_l2_in_3_:24,mux_top_ipin_1_mux_l3_in_0_:24,mux_top_ipin_1_mux_l3_in_1_:24,mux_top_ipin_1_mux_l4_in_0_:24,mux_top_ipin_2_buf_x1_0_:24,mux_top_ipin_2_const1_0_:24,mux_top_ipin_2_mux_l1_in_0_:24,mux_top_ipin_2_mux_l2_in_0_:24,mux_top_ipin_2_mux_l2_in_1_:24,mux_top_ipin_2_mux_l2_in_2_:24,mux_top_ipin_2_mux_l2_in_3_:24,mux_top_ipin_2_mux_l3_in_0_:24,mux_top_ipin_2_mux_l3_in_1_:24,mux_top_ipin_2_mux_l4_in_0_:24,mux_top_ipin_3_buf_x1_0_:24,mux_top_ipin_3_const1_0_:24,mux_top_ipin_3_mux_l1_in_0_:24,mux_top_ipin_3_mux_l2_in_0_:24,mux_top_ipin_3_mux_l2_in_1_:24,mux_top_ipin_3_mux_l2_in_2_:24,mux_top_ipin_3_mux_l2_in_3_:24,mux_top_ipin_3_mux_l3_in_0_:24,mux_top_ipin_3_mux_l3_in_1_:24,mux_top_ipin_3_mux_l4_in_0_:24,mux_top_ipin_4_buf_x1_0_:24,mux_top_ipin_4_const1_0_:24,mux_top_ipin_4_mux_l1_in_0_:24,mux_top_ipin_4_mux_l2_in_0_:24,mux_top_ipin_4_mux_l2_in_1_:24,mux_top_ipin_4_mux_l2_in_2_:24,mux_top_ipin_4_mux_l2_in_3_:24,mux_top_ipin_4_mux_l3_in_0_:24,mux_top_ipin_4_mux_l3_in_1_:24,mux_top_ipin_4_mux_l4_in_0_:24,mux_top_ipin_5_buf_x1_0_:24,mux_top_ipin_5_const1_0_:24,mux_top_ipin_5_mux_l1_in_0_:24,mux_top_ipin_5_mux_l2_in_0_:24,mux_top_ipin_5_mux_l2_in_1_:24,mux_top_ipin_5_mux_l2_in_2_:24,mux_top_ipin_5_mux_l2_in_3_:24,mux_top_ipin_5_mux_l3_in_0_:24,mux_top_ipin_5_mux_l3_in_1_:24,mux_top_ipin_5_mux_l4_in_0_:24,mux_top_ipin_6_buf_x1_0_:24,mux_top_ipin_6_const1_0_:24,mux_top_ipin_6_mux_l1_in_0_:24,mux_top_ipin_6_mux_l2_in_0_:24,mux_top_ipin_6_mux_l2_in_1_:24,mux_top_ipin_6_mux_l2_in_2_:24,mux_top_ipin_6_mux_l2_in_3_:24,mux_top_ipin_6_mux_l3_in_0_:24,mux_top_ipin_6_mux_l3_in_1_:24,mux_top_ipin_6_mux_l4_in_0_:24,mux_top_ipin_7_buf_x1_0_:24,mux_top_ipin_7_const1_0_:24,mux_top_ipin_7_mux_l1_in_0_:24,mux_top_ipin_7_mux_l2_in_0_:24,mux_top_ipin_7_mux_l2_in_1_:24,mux_top_ipin_7_mux_l2_in_2_:24,mux_top_ipin_7_mux_l2_in_3_:24,mux_top_ipin_7_mux_l3_in_0_:24,mux_top_ipin_7_mux_l3_in_1_:24,mux_top_ipin_7_mux_l4_in_0_:24,my_netlist:1,n:[10,19,21,22,23,27],n_cut:[6,21],name:[1,2,8,10,11,16,21,22,23,24,40,41,45,58,60,63],namedtemporaryfil:[10,11,21,22,23,24],nbottom:27,ncut:[6,21,22],need:[16,41,60],neighbor:[59,61],nested_hierarchi:[2,32],net:[10,23,24,41,58],netlist:[2,3,6,7,8,10,11,16,18,20,21,22,23,24,25,26,36,37,43,58,59,61],netlistsvg:16,netowrkx:[19,41],networkx:[6,18,21,22,23,25,41],new_cabl:41,new_cable_nam:41,new_definition_nam:[23,24,41],new_instance_nam:[23,24,41],new_port:41,newli:41,newport:41,next:[1,2,8,10,16,21,22,23,24,26],next_inst:1,nforamt:58,niter:[6,21,22,23],nleft:27,no_driv:41,no_load:41,node:[6,19,21,22,23,41],node_indx:[22,23],node_link_data:23,node_nam:[6,19,21,22,23],none:[1,20,21,22,23,27,40,41,45,46,60],noprint:60,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,28],notimpl:[4,5,12,14],np:[20,21,27,28],nright:27,ntop:27,number:[1,20,40,44,60],numpi:[20,21,27,28],nx:[6,19,21,22,23],nx_agraph:21,nx_pydot:[6,19,21,22,23],o:1,object:[26,41,46,60,62,63],objtyp:[6,21,22,23],obtain:[10,11,24],obuf:1,offset:[16,26,60],onc:37,one:[37,41],onl:58,onli:[36,41],open:[0,10,11,21,22,23,24],openfpga:[10,13,16,21,22,23,25,35,48,61],openfpga_arch:9,openfpga_bas:59,opin_b:[27,60],opin_bottom:28,opin_l:[27,60],opin_l_b:60,opin_l_b_len:60,opin_l_len:60,opin_l_t:60,opin_l_t_len:60,opin_left:28,opin_r:[27,60],opin_right:28,opin_t:[27,60],opin_top:28,opins_1:60,opposit:20,optim:41,optimis:41,option:[6,15,16,21,22,23,41],optpin:41,optwir:41,order:41,origin:[15,26],os:[0,2,4,5,8,9,10,11,12,14,16,20,21,22,23,24,26,27,28],osid:23,other:[36,40,41],out0:[16,19,26,30,31,33,34],out0_0:19,out1:31,out:[1,2,4,5,6,8,9,11,12,14,16,19,21,22,23,24,26,27,28,30,31,33,34,41],out_0:16,out_1:16,out_2:16,out_3:16,out_going_pin:1,out_obuf:1,out_pin:60,out_reg:1,outer:46,outerpin:43,outgo:[27,60],outlin:54,outport:41,output1:[2,8],output2:8,output:[1,15,22,23,30,31,33,34,41,58,60],outputs1:[22,23],outputs2:[22,23],outsid:1,overrid:41,overview:43,p1:[21,22,23],p2:[21,22,23],p3:23,p4:23,p:[10,21,22,23,24],p_manag:[15,16],packag:[36,37],page:[36,38],pair:41,paramet:[40,41,45,60,61,62,63],parent:[2,8,16,23,24,44],parrent:26,pars:[10,11,13,18,21,22,23,24,43,60],parser:[36,43],part1:[6,21,22,23],part2:[6,21,22,23],part:[21,23,24,46],part_graph:[6,21],partit:[3,7,23,25,35],partitioning_experi:[6,7],parts_fil:24,pass:[21,22,23,41,62,63],path:[0,2,4,5,8,9,10,11,12,14,16,20,22,23,24,26,27,28,60,61],pathlib:[23,24],patten:58,pattern:[16,17,18,20],pb_type:9,per:23,perform:[21,36,41,61],pformat:22,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65],pin2:1,pin:[10,21,22,23,24,27,41,43,46,58,60],pin_i:[21,22,23],pin_label:60,pin_map:[41,60],pin_nam:41,pin_name_to_numb:21,pinmap:[20,21,27,60],pip:37,place:[23,26],place_pin:58,placement:58,placment:58,pleas:[37,38],plt:[6,19,22,23],pmap:60,png:21,point:[20,26],port:[1,10,19,21,22,23,24,26,40,41,45,46,62,63],port_:21,port_map:45,port_nam:41,posit:60,post:[6,41],pp:16,pprint:[16,21,22,23,26],pre:20,pre_releas:37,prepare_graph_from_nx:6,prepare_netlist:[22,23],pretti:[11,15,16,26],previous_inst:1,primit:1,primitives_librari:1,print:[1,4,5,6,9,12,14,16,19,20,21,22,23,24,27,28,60],print_connect:1,print_head:[27,60],print_partition_info:[22,23],process:36,prog_clk:[21,22,23],prog_reset:[21,22,23],proj:[10,11,20,21,22,23,24,27],properti:[16,26,39,40,41,42,45,46,47,58,63],propperti:63,provid:[23,38,40,41,59,60],proxi:58,pure:36,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,29],pydot:[6,21,22,23],pymeti:[6,21],pyplot:[6,19,22,23],python3:37,python:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,28,36,38,39,42,43,46],q:[1,21],quiet:41,r0:27,r1:27,r2:27,r3:27,r4:27,r5:27,r6:27,r7:27,r8:27,r9:27,r:[10,11,20,21,22,23,24,60],r_______________________________________:27,r___________r_____________r_____________:27,r_____r____lr____________lr__________l_l:27,r__l__r_____r__l_l________r__l__________:27,rais:41,rang:[16,20,21,23],rank:[22,23],read:[10,11,21,22,23,24,60],readlin:[10,11,21,22,23,24],readwrit:[6,22,23],rect:[19,21],rectangular:26,recurs:1,red:[6,21,22,23],refer:[0,1,2,8,10,11,16,19,24,26,36,38,41],regener:19,regist:[21,58],register_config_gener:58,register_placement_cr:58,register_tile_gener:[24,58],relabel:[22,23],relat:[35,36,37,59],releas:37,remain:41,remov:[10,21,23,24,41,58],remove_c:21,remove_child:10,remove_children_from:21,remove_config_chain:[10,24,58],remove_edges_from:[22,23],remove_nod:[22,23],remove_nodes_from:[22,23],remove_port:[21,41],remove_undriven_net:[10,24,58],renam:[13,18],rename_modul:[12,13],render:[6,13,20,21,29,35,37,58,59],render_connection_box:[20,21,27,60],render_floorplan:58,render_ipin:[20,21],render_pattern:[15,16],render_switch_pattern:[20,21,27,60],repeat:54,repo:37,report:[27,60],report_connect:[28,60],report_incoming_channel:[27,60],report_ipin:[20,21,28,60],report_outgoing_channel:[27,60],repositori:1,repres:[19,36,41,43],represent:[19,41,43],reset:15,resourc:23,respect:26,restructur:[35,36],result:65,reus:41,revers:40,right:[16,20,22,23,26,27,28,54,60,61],right_0:28,right_10:28,right_12:28,right_14:28,right_16:28,right_18:28,right_20:28,right_22:28,right_24:28,right_26:28,right_28:28,right_2:28,right_30:28,right_32:28,right_34:28,right_36:28,right_38:28,right_4:28,right_6:28,right_8:28,right_bottom_grid_top_width_0_height_0_subtile_:58,right_chan:20,right_grid_left_width_0_height_0_subtile_:58,right_top_grid_bottom_width_0_height_0_subtile_:58,right_tre:15,right_width_0_height_0_subtile_:58,root:60,rotat:15,rout:[10,11,15,20,21,22,23,24,27,59],routingrend:[20,21,27],row1:[16,34],row2:[16,34],row3:[16,34],row4:[16,34],rst:1,rst_ibuf_inst:1,run:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28,37,58],run_meti:[6,21,22,23],s:1,same:[41,43],sampl:36,save:[11,22,23,24,27,58,60],save_graph:[22,23],save_netlist:[10,11,24,58],save_paritioned_graph:23,save_partitioned_graph:23,savea:[11,15,16,26],sb11_gsb:21,sb:[11,18,20,24,25,27,28,58,61],sb_0__0_:[11,24,28],sb_0__1_:[11,24,28],sb_0__2_:11,sb_0__3_:11,sb_0__4_:[11,24,28],sb_1__0_:[11,24,28],sb_1__1_:[11,20,21,24,27,28],sb_1__1__0:24,sb_1__1__1:24,sb_1__1__2:24,sb_1__1__3:24,sb_1__2_:24,sb_1__3_:24,sb_1__4_:[11,24,28],sb_2__1_:24,sb_2__2_:24,sb_2__3_:24,sb_3__1_:24,sb_3__2_:24,sb_3__3_:24,sb_4__0_:[11,24,28],sb_4__1_:[11,24,28],sb_4__4_:[11,24,28],sb_:[10,24,28],sb_bottom_l_in:58,sb_bottom_r_in:58,sb_left_b_in:58,sb_left_t_in:58,sb_render:[20,21,27,28],sb_right_b_in:58,sb_right_t_in:58,sb_top_l_in:58,sb_top_r_in:58,scalabl:36,scalar:[0,2,8,41],scale:[15,20,27,28,60],scan_chain:21,schemat:[0,10],scheme:61,script:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28,36],sdn:[0,1,2,4,5,8,10,11,12,14,16,19,20,21,22,23,24,26,27,28,41,43],sdn_verilog_assignment_1:16,sdn_verilog_assignment_1_0:24,sdn_verilog_assignment_1_10:24,sdn_verilog_assignment_1_11:24,sdn_verilog_assignment_1_12:24,sdn_verilog_assignment_1_13:24,sdn_verilog_assignment_1_14:24,sdn_verilog_assignment_1_15:24,sdn_verilog_assignment_1_16:24,sdn_verilog_assignment_1_17:24,sdn_verilog_assignment_1_18:24,sdn_verilog_assignment_1_19:24,sdn_verilog_assignment_1_1:24,sdn_verilog_assignment_1_20:24,sdn_verilog_assignment_1_21:24,sdn_verilog_assignment_1_22:24,sdn_verilog_assignment_1_23:24,sdn_verilog_assignment_1_24:24,sdn_verilog_assignment_1_25:24,sdn_verilog_assignment_1_26:24,sdn_verilog_assignment_1_27:24,sdn_verilog_assignment_1_28:24,sdn_verilog_assignment_1_29:24,sdn_verilog_assignment_1_2:24,sdn_verilog_assignment_1_30:24,sdn_verilog_assignment_1_31:24,sdn_verilog_assignment_1_32:24,sdn_verilog_assignment_1_33:24,sdn_verilog_assignment_1_34:24,sdn_verilog_assignment_1_35:24,sdn_verilog_assignment_1_36:24,sdn_verilog_assignment_1_37:24,sdn_verilog_assignment_1_38:24,sdn_verilog_assignment_1_39:24,sdn_verilog_assignment_1_3:24,sdn_verilog_assignment_1_4:24,sdn_verilog_assignment_1_5:24,sdn_verilog_assignment_1_6:24,sdn_verilog_assignment_1_7:24,sdn_verilog_assignment_1_8:24,sdn_verilog_assignment_1_9:24,sdnphy:[0,2,4,5,8,12,14,16,19,26,38],search:36,second:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28],section:[16,60],see:1,seek:[10,11,21,22,23,24],select:1,self:[40,60],selfloop_edg:[22,23],separ:0,seq:20,set:[23,61],set_color:[6,21],set_label:6,set_printopt:[20,27,28],set_rankdir:[21,22,23],set_shap:21,shape:[19,20,58],shell:[11,21,23],shift:21,should:41,show:[20,21,43],show_graph_stat:[22,23],show_placement_data:11,shown:[58,61],side:[16,21,23,26,27,58,60,61],signal:[15,21,22,23],simpl:[6,43],simpler:1,simplifi:[16,18,21,25,36],singl:[3,7,19,41],sink:[22,23],site:60,size:[10,24,39,40],skip:60,skip_connect:11,skip_constraint:[0,2,8,11,16,21,22,23,58],skip_pin:11,sklearn:23,some:[1,36],sort:[20,21],sort_input_channel:20,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,28,39,40,41,42,44,45,46,47,58,60,61,62,63],source_fil:[10,11,21,22,23,24],space:[20,27,28,60],specif:[41,60,62],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,28],split:[16,18,19,20,21,22,25],split_port:[16,19,22,23,41],splitext:[20,27,28],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65],spydrnet_log:[2,10,11,20,21,22,23,24,26,27,28],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28,37,39,40,41,42,44,45,46,47,58,60,61],square_grid:[16,32],standard_cell_primit:[10,21,23],standard_cell_wrapp:[10,22],startswith:[21,23],stat:[11,21,22,23,24,27],statist:[58,60],store:22,str:[1,6,10,11,21,22,23,24,27,41,45,60,62,63],strcutur:[10,11,24],strip:21,structur:[10,11,23,24,36,38,41,58,61],style:[22,23],sub_modul:[10,11,21,22,23,24],subgraph:[6,21],submodul:23,sufffix:41,suffix:[10,11,21,22,23,24,41],sum:[20,21],summari:48,support:[15,36],svg:[6,11,15,16,19,20,21,22,23,26,27,28,37,60],svgwrite:37,sw:[20,21],sw_bottom:[20,21],sw_left:20,sw_right:20,sw_top:[20,21],switch_mat:20,switch_partition_03:22,system:6,t:[1,20,21,23,60],tag:21,target:21,task:[21,22,23],tech:[20,21],techmap:[6,21],tempfil:[10,11,21,22,23,24],temporari:[10,11,21,22,23,24],thei:41,them:20,thi:[0,2,4,5,6,8,10,11,14,15,19,20,21,22,23,24,27,28,38,39,40,41,42,43,44,46,47,58,59,60,61],thoguh:23,through:41,tighter:61,tilabl:[17,18],tile01:[10,61],tile02:24,tile:[10,13,18,25,58],tile_1__1_:31,tile_1__2_:31,tile_1__:34,tile_2__1_:31,tile_2__2_:31,tile_2__:34,tile_3__:34,tile_4__:34,tile_cr:58,tile_nam:61,tileabl:14,tiles_data:24,time:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,28,61],titl:[15,16],to_n:23,to_numpy_arrai:[6,21,22,23],to_pydot:[6,19,21,22,23],to_undirect:[22,23],todo:[4,5,12,14],togther:41,tool:[1,43],top:[0,2,8,10,16,19,20,21,22,23,24,26,27,28,30,31,33,34,45,54,58,60,61],top_0:28,top_10:28,top_12:28,top_14:28,top_16:28,top_18:28,top_1:60,top_20:28,top_22:28,top_24:28,top_26:28,top_28:28,top_2:28,top_30:28,top_32:28,top_34:28,top_36:28,top_38:28,top_4:28,top_6:28,top_8:28,top_chan:20,top_definit:16,top_grid:[21,22],top_grid_:21,top_grid_bottom_width_0_height_0_subtile_:58,top_inst:[0,1,2,8,16,19,21,26,45],top_ipin_0:21,top_ipin_1:21,top_ipin_2:21,top_ipin_3:21,top_ipin_4:21,top_ipin_5:21,top_ipin_6:21,top_ipin_7:21,top_ipin_8:21,top_ipin_9:21,top_left_grid_right_width_0_height_0_subtile_:58,top_modul:[10,11,24,58,61],top_pin_i:21,top_pinmap:20,top_right_grid_left_width_0_height_0_subtile_:58,top_width_0_height_0_subtile_:58,topsid:54,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,29],toward:[60,61],track:23,track_0:23,transal:15,transform:[15,36,43,48],translat:15,tree:[6,17,35],tupl:[23,41],tutori:36,two:[3,7,21,23,41],type:[16,40,41,45,62,63],unchang:41,under:37,undriven:[10,24,58],ungroup:[3,7],uniqu:[41,60],unwant:21,updat:[20,60,61],update_dimens:60,upper:[23,27,40],us:[1,6,18,21,22,23,36,37,38,41,43],user:[36,37,46],usign:10,usng:15,util:[1,6,9,10,11,15,16,20,21,22,23,24,26,27,28,48,58,60,61],v:[0,2,8,10,11,16,20,21,22,23,24,26,27],v_chan:23,valu:[21,22,23],variabl:23,vector:[0,2,8,41],verilog:[10,13,16,18,21,22,23,25,26,36,39,42,58],vertic:[20,23,27,28,58,60],viewbox:60,visit:37,visual:36,visualis:[3,7],vpr_arch:9,vstack:[20,21],vweight:[6,21,22,23],w:[10,21,22,23],wai:43,we:37,websock:37,websocket:37,weight:[6,19,21,22,23],weigt:21,what:1,where:20,which:[15,21,36,41],whihc:26,width:[11,16,26,61],window:0,wire0:[8,30,33],wire0_0:19,wire:[0,1,2,8,10,11,16,19,21,24,30,31,33,34,40,41,44,47,59,61],wire_bu:30,wire_bus_1:19,wire_feedthrough:[7,8],without:41,work:[1,58],would:43,wrapper:45,write:[10,11,21,22,23,24],write_blackbox:16,write_dot:[21,22,23],write_metis_graph:[6,21,22,23],write_png:21,write_svg:[6,19,21,22,23],written:54,x:[1,10,16,20,21,24,27,28],x____:27,x_margin:15,xadj:6,xml:[9,20,21,27,28,60],xx:28,y:[16,37],yaml:16,yet:37,yosi:10,you:[37,38,43],zip:[3,18,23]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA architecture Parsing","Render FPGA Basic Elements","Creating FPGA Tiles from OpenFPGA verilog","Renaming Homogeneous FPGA Modules","Computation times","H-Tree insertion in FPGA Tilable grid","Connection Pattern Generation","Create Clock Tree Embedding","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":[20,61],"02":[21,22],"function":[1,64],"switch":[27,28],across:23,api:[43,48,59],architectur:9,base:[58,59],basic:[3,10,18,26,43],basic_hierarchi:30,bottom:[49,50,51],box:[20,21,22,27,28],bundl:39,cabl:40,cb:23,cb_render:60,cell:2,channel:60,clock:[16,18],comput:[7,13,17,25,29],configur:59,conn:[20,21,22],connect:[15,27,28],content:36,creat:[11,16],definit:41,demonstr:26,depend:37,descript:54,design:4,detail:61,develop:37,displai:1,document:36,each:61,element:[10,42],embed:[16,18],exampl:[3,18,35],experiment:6,fabric:23,feedthrough:8,floorplan:26,fpga:[10,11,12,14,24],from:[8,11,24],gener:15,genrat:8,get_attr:62,get_nam:63,graph:19,grid:14,grid_exampl:31,group:[2,5],h:14,hierarch:0,homogen:12,how:26,indic:36,inform:1,innerpin:44,insert:14,instal:37,instanc:[4,5,8],interfac:38,io:54,left:[49,52,55],librari:45,merg:[4,5],method:61,modul:[12,18],nested_hierarchi:33,netlist:[0,1,19,32],networkx:19,object:43,openfpga:[9,11,18,24,58,59],outerpin:46,overview:[39,40,41,42,44,45,46,47,58,64],pars:9,partit:[6,18,20,21,22],pattern:15,physic:[36,43],pin:47,refer:48,relat:18,renam:12,render:[10,18,26,27,28,60],restructur:[3,18],right:[50,53,56],rout:60,routingrend:60,sampl:32,sb:23,sb_render:60,sdc:59,shell:38,simplifi:22,singl:8,split:23,spydrnet:[36,43],spydrnet_phys:[62,63],square_grid:34,summari:43,tabl:36,test:65,tilabl:14,tile:[11,24,49,50,51,52,53,54,55,56,57,59,61],time:[7,13,17,25,29],top:[55,56,57],transform:59,tree:[14,16,18],tutori:38,two:4,type:43,ungroup:2,unit:65,util:[62,63,64],variabl:60,verif:59,verilog:[11,24,32],version:37,visual:38,visualis:0}})