

================================================================
== Vitis HLS Report for 'alveo_hls4ml'
================================================================
* Date:           Sat Mar  2 01:08:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   622689|   622689|  2.075 ms|  2.075 ms|  622690|  622690|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_129_1  |   622688|   622688|       173|          -|          -|  8192|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln110 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:110]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln110 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:110]   --->   Operation 6 'specinterface' 'specinterface_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_13, i32 0, i32 0, void @empty_18, i32 64, i32 0, void @empty_12, void @empty_0, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_13, i32 0, i32 0, void @empty_18, i32 64, i32 0, void @empty_5, void @empty_0, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_11, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_11, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_11, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_11, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 0, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 0, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_r" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:110]   --->   Operation 18 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in_r" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:110]   --->   Operation 19 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%n = phi i14 0, void %entry, i14 %n_1, void %for.inc.i.i"   --->   Operation 21 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln129 = icmp_eq  i14 %n, i14 8192" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:129]   --->   Operation 22 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln129 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i14 %n, i14 8192, i32 0" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:129]   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.76ns)   --->   "%n_1 = add i14 %n, i14 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:129]   --->   Operation 25 'add' 'n_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc.i.i, void %alveo_hls4ml_for.cond.i.exit" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:129]   --->   Operation 26 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:136]   --->   Operation 27 'ret' 'ret_ln136' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 28 [2/2] (2.36ns)   --->   "%call_ln133 = call void @dataflow_in_loop_VITIS_LOOP_129_1, i256 %gmem0, i64 %in_r_read, i14 %n, i16 %gmem1, i64 %out_r_read, i18 %exp_table, i18 %invert_table" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:133]   --->   Operation 28 'call' 'call_ln133' <Predicate = (!icmp_ln129)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:131]   --->   Operation 29 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln133 = call void @dataflow_in_loop_VITIS_LOOP_129_1, i256 %gmem0, i64 %in_r_read, i14 %n, i16 %gmem1, i64 %out_r_read, i18 %exp_table, i18 %invert_table" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:133]   --->   Operation 30 'call' 'call_ln133' <Predicate = (!icmp_ln129)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.cond.i.i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:129]   --->   Operation 31 'br' 'br_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read operation ('out_r_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:110) on port 'out_r' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:110) [20]  (1 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:129) [24]  (0 ns)
	'add' operation ('n', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:129) [28]  (0.765 ns)

 <State 3>: 2.36ns
The critical path consists of the following:
	'call' operation ('call_ln133', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:133) to 'dataflow_in_loop_VITIS_LOOP_129_1' [32]  (2.36 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
