# vsim -c verilog/proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 12:05:36 on Oct 23,2024
# ** Error: (vsim-3170) Could not find 'verilog/proc_hier_bench'.
#         Searched libraries:
#             /home/chent/ece552/ece552_project/demo1/__work
# Error loading design
# End time: 12:05:36 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
