University of Maryland, Baltimore County \
CMPE 640 \
Custom VLSI Design \
Fall 2023 \
Lab 5: Layout Design \
Jordan Kieltyka

This repository contains implementations of different logic gate layouts using Virtuoso. The included report explains the logic gate designs, simulation procedures, and test results.
