module counter_up_4bit(
    input wire clk,
    input wire reset,
    input wire enable,
    output reg [3:0] count
);

always @(posedge clk or posedge reset)
begin
    if(reset)
        count <= 4'b0000;
    else if(enable)
        count <= count+1;
    else
        count <= count;
end

endmodule