#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 26 21:33:14 2022
# Process ID: 21644
# Current directory: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6608 C:\Users\dodg\Desktop\4.sem\DE1\digital-electronics-1\Project_f\Project_f\Project_f.xpr
# Log file: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/vivado.log
# Journal file: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_time'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/d_ff_rst_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/shift_register_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim'
"xelab -wto 3d742a63cb9c41628eaad10f47a18b19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3d742a63cb9c41628eaad10f47a18b19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 26 21:34:26 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 26 21:34:26 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/imports/project_3/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/imports/project_3/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15ms
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 11 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.910 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1236.910 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1236.910 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.sim/sim_1/behav/xsim'
"xelab -wto 3d742a63cb9c41628eaad10f47a18b19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3d742a63cb9c41628eaad10f47a18b19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 11 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.910 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1236.910 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.785 ; gain = 27.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/clock_enable.vhd:19]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/clock_enable.vhd:19]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/counter.vhd:21]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/counter.vhd:21]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/edge_detector.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/edge_detector.vhd:13]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/shift_register.vhd:16]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/d_ff_rst.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/d_ff_rst.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/shift_register.vhd:16]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/shift_register_7bit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/d_ff_rst_7bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/d_ff_rst_7bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/shift_register_7bit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/hex_7seg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/hex_7seg.vhd:19]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/display_control.vhd:23]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/counter.vhd:21]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/display_control.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1321.363 ; gain = 84.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1321.363 ; gain = 84.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1321.363 ; gain = 84.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1321.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/Project_f/Project_f/Project_f.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1538.082 ; gain = 301.172
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1538.082 ; gain = 301.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 21:38:08 2022...
