
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v
# synth_design -part xc7z020clg484-3 -top elementwise_add_core_18_18_32 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top elementwise_add_core_18_18_32 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7227 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.000 ; gain = 68.895 ; free physical = 238898 ; free virtual = 303543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_32' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.766 ; gain = 114.660 ; free physical = 238844 ; free virtual = 303490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.766 ; gain = 114.660 ; free physical = 238844 ; free virtual = 303491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.762 ; gain = 122.656 ; free physical = 238844 ; free virtual = 303491
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.766 ; gain = 130.660 ; free physical = 238925 ; free virtual = 303572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module elementwise_add_core_18_18_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1686.363 ; gain = 254.258 ; free physical = 239427 ; free virtual = 304113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1686.367 ; gain = 254.262 ; free physical = 239454 ; free virtual = 304139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1687.371 ; gain = 255.266 ; free physical = 239453 ; free virtual = 304139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.375 ; gain = 255.270 ; free physical = 239439 ; free virtual = 304125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.375 ; gain = 255.270 ; free physical = 239439 ; free virtual = 304125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.375 ; gain = 255.270 ; free physical = 239439 ; free virtual = 304125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.375 ; gain = 255.270 ; free physical = 239439 ; free virtual = 304125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.375 ; gain = 255.270 ; free physical = 239439 ; free virtual = 304125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.375 ; gain = 255.270 ; free physical = 239439 ; free virtual = 304125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   160|
|2     |LUT2   |   577|
|3     |FDRE   |  1730|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2467|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.375 ; gain = 255.270 ; free physical = 239439 ; free virtual = 304125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.375 ; gain = 255.270 ; free physical = 239441 ; free virtual = 304127
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.379 ; gain = 255.270 ; free physical = 239448 ; free virtual = 304134
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'elementwise_add_core_18_18_32' is not ideal for floorplanning, since the cellview 'elementwise_add_core_18_18_32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1785.531 ; gain = 0.000 ; free physical = 239482 ; free virtual = 304173
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1785.531 ; gain = 353.523 ; free physical = 239516 ; free virtual = 304205
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.223 ; gain = 626.691 ; free physical = 238683 ; free virtual = 303342
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.223 ; gain = 0.000 ; free physical = 238682 ; free virtual = 303341
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2436.234 ; gain = 0.000 ; free physical = 238662 ; free virtual = 303323
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 237870 ; free virtual = 302530

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 10213bd79

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 237869 ; free virtual = 302528

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10213bd79

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 238761 ; free virtual = 303391
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10213bd79

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 238954 ; free virtual = 303583
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 77a097dd

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239145 ; free virtual = 303775
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 77a097dd

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239142 ; free virtual = 303771
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8a24247a

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239101 ; free virtual = 303730
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8a24247a

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239100 ; free virtual = 303729
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239099 ; free virtual = 303728
Ending Logic Optimization Task | Checksum: 8a24247a

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239099 ; free virtual = 303728

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8a24247a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239102 ; free virtual = 303731

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8a24247a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239101 ; free virtual = 303730

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239101 ; free virtual = 303730
Ending Netlist Obfuscation Task | Checksum: 8a24247a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239099 ; free virtual = 303729
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2498.281 ; gain = 0.000 ; free physical = 239099 ; free virtual = 303729
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 8a24247a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module elementwise_add_core_18_18_32 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2525.262 ; gain = 10.988 ; free physical = 239019 ; free virtual = 303648
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2528.266 ; gain = 3.004 ; free physical = 239016 ; free virtual = 303645
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.194 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2528.266 ; gain = 13.992 ; free physical = 239010 ; free virtual = 303639
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2717.438 ; gain = 189.172 ; free physical = 238978 ; free virtual = 303607
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2717.438 ; gain = 203.164 ; free physical = 238978 ; free virtual = 303607

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239028 ; free virtual = 303657


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design elementwise_add_core_18_18_32 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1730
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 8a24247a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239027 ; free virtual = 303656
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 8a24247a
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2717.438 ; gain = 219.156 ; free physical = 239026 ; free virtual = 303655
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28141256 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8a24247a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239065 ; free virtual = 303694
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 8a24247a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239064 ; free virtual = 303692
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 8a24247a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239061 ; free virtual = 303689
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 8a24247a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239060 ; free virtual = 303689
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 8a24247a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239059 ; free virtual = 303688

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239058 ; free virtual = 303687
Ending Netlist Obfuscation Task | Checksum: 8a24247a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 239058 ; free virtual = 303687
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238708 ; free virtual = 303337
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4f8b9712

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238708 ; free virtual = 303337
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238708 ; free virtual = 303337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4f8b9712

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238572 ; free virtual = 303201

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13b07bd14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238526 ; free virtual = 303156

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13b07bd14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238526 ; free virtual = 303156
Phase 1 Placer Initialization | Checksum: 13b07bd14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238526 ; free virtual = 303156

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6f1f8fcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238523 ; free virtual = 303152

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238486 ; free virtual = 303115

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 108e1616c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238498 ; free virtual = 303128
Phase 2 Global Placement | Checksum: 7bf5a539

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238499 ; free virtual = 303128

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7bf5a539

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238497 ; free virtual = 303127

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 76c128df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238469 ; free virtual = 303099

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ef383dbe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238465 ; free virtual = 303095

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e9b2ac18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238465 ; free virtual = 303095

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e0d3a87c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238414 ; free virtual = 303044

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e0d3a87c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238421 ; free virtual = 303051

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ba54f6de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238419 ; free virtual = 303049
Phase 3 Detail Placement | Checksum: 1ba54f6de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238417 ; free virtual = 303047

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c8f46339

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c8f46339

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238382 ; free virtual = 303012
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.031. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 240e5c424

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238381 ; free virtual = 303011
Phase 4.1 Post Commit Optimization | Checksum: 240e5c424

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238380 ; free virtual = 303010

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 240e5c424

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238379 ; free virtual = 303009

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 240e5c424

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238386 ; free virtual = 303015

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238393 ; free virtual = 303022
Phase 4.4 Final Placement Cleanup | Checksum: 240e5c424

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238391 ; free virtual = 303021
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 240e5c424

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238391 ; free virtual = 303020
Ending Placer Task | Checksum: 14cfbeca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238401 ; free virtual = 303031
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238401 ; free virtual = 303030
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238389 ; free virtual = 303018
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238369 ; free virtual = 302998
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 238292 ; free virtual = 302924
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fd705593 ConstDB: 0 ShapeSum: 4f8b9712 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_17[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_17[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_17[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_17[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_17[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_17[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_17[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_17[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_17[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_17[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_17[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_17[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_17[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_17[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_18[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_18[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_18[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_18[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 16eb25e90

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237120 ; free virtual = 301754
Post Restoration Checksum: NetGraph: d5df8e4d NumContArr: 98d2d043 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16eb25e90

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237118 ; free virtual = 301752

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16eb25e90

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237097 ; free virtual = 301730

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16eb25e90

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237096 ; free virtual = 301729
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20961e20c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237077 ; free virtual = 301710
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.042  | TNS=0.000  | WHS=0.135  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1da43ea2d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237088 ; free virtual = 301721

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 217fa8e11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237080 ; free virtual = 301713

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.958  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b97b19dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237079 ; free virtual = 301712
Phase 4 Rip-up And Reroute | Checksum: 1b97b19dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237079 ; free virtual = 301712

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b97b19dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237079 ; free virtual = 301712

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b97b19dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237079 ; free virtual = 301712
Phase 5 Delay and Skew Optimization | Checksum: 1b97b19dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237079 ; free virtual = 301712

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c8db3a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237077 ; free virtual = 301711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.958  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c8db3a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237077 ; free virtual = 301711
Phase 6 Post Hold Fix | Checksum: 17c8db3a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237077 ; free virtual = 301711

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00667909 %
  Global Horizontal Routing Utilization  = 0.0233266 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17c8db3a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237076 ; free virtual = 301709

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17c8db3a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237075 ; free virtual = 301708

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 220d42860

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237073 ; free virtual = 301707

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.958  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 220d42860

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237074 ; free virtual = 301707
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237108 ; free virtual = 301741

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237108 ; free virtual = 301742
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237108 ; free virtual = 301741
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237103 ; free virtual = 301737
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2717.438 ; gain = 0.000 ; free physical = 237097 ; free virtual = 301733
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2856.289 ; gain = 0.000 ; free physical = 236512 ; free virtual = 301147
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:16:43 2022...
