/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [2:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [29:0] celloutsig_0_31z;
  wire [16:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[87] | in_data[89]) & in_data[49]);
  assign celloutsig_1_2z = ~((in_data[114] | celloutsig_1_1z[1]) & celloutsig_1_0z[15]);
  assign celloutsig_1_19z = ~((celloutsig_1_11z | celloutsig_1_8z[2]) & celloutsig_1_17z[5]);
  assign celloutsig_0_13z = ~((celloutsig_0_9z[0] | celloutsig_0_3z[11]) & celloutsig_0_4z);
  assign celloutsig_1_13z = celloutsig_1_3z | celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_5z | celloutsig_1_15z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 11'h000;
    else _00_ <= in_data[80:70];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_11z[3:1];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_9z[7:1];
  assign celloutsig_1_8z = in_data[188:176] & { celloutsig_1_0z[13], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_9z = celloutsig_0_3z[15:6] & { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z } & { celloutsig_0_3z[14:13], celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_9z[8:3], celloutsig_0_23z } & { celloutsig_0_13z, celloutsig_0_6z, _01_, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } == celloutsig_1_0z[12:9];
  assign celloutsig_1_9z = { in_data[148:96], celloutsig_1_5z } == { celloutsig_1_0z[12:3], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[171:168], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z } == { celloutsig_1_8z[5:0], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[2], celloutsig_0_1z, celloutsig_0_1z } == { celloutsig_0_3z[3:2], celloutsig_0_2z };
  assign celloutsig_0_12z = in_data[16:5] == { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_6z = { in_data[82:70], celloutsig_0_0z } <= in_data[45:32];
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } <= in_data[10:8];
  assign celloutsig_1_3z = celloutsig_1_0z[5:1] < { in_data[158:155], celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z[9:3], celloutsig_1_3z } < celloutsig_1_1z;
  assign celloutsig_0_14z = { _00_[10:2], celloutsig_0_12z, celloutsig_0_1z } < { celloutsig_0_9z[8:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_9z[8:5], celloutsig_0_2z } < celloutsig_0_3z[9:5];
  assign celloutsig_0_24z = celloutsig_0_9z[8:6] < celloutsig_0_18z[12:10];
  assign celloutsig_1_5z = celloutsig_1_1z[6] & ~(celloutsig_1_0z[1]);
  assign celloutsig_1_10z = celloutsig_1_6z & ~(in_data[166]);
  assign celloutsig_0_7z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_21z = celloutsig_0_0z & ~(celloutsig_0_6z);
  assign celloutsig_0_29z = in_data[75] & ~(celloutsig_0_24z);
  assign celloutsig_0_30z = { celloutsig_0_15z, celloutsig_0_19z } != { celloutsig_0_26z[7:6], celloutsig_0_21z, celloutsig_0_29z, _02_ };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } != celloutsig_0_3z[13:7];
  assign celloutsig_1_0z = - in_data[154:137];
  assign celloutsig_0_3z = - { in_data[90:77], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_31z = { in_data[14:2], celloutsig_0_18z } | { celloutsig_0_26z[7:1], celloutsig_0_10z, _01_, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_11z = _00_[9:6] | { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_3z[13:4], celloutsig_0_11z, celloutsig_0_15z } | { celloutsig_0_15z[1], _01_, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_19z = { in_data[85:82], celloutsig_0_15z, celloutsig_0_10z } | { celloutsig_0_3z[1], _01_, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_19z[6:2], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_21z } | { _01_[1], celloutsig_0_25z };
  assign celloutsig_1_1z = in_data[142:135] ~^ celloutsig_1_0z[10:3];
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z } ~^ { in_data[115], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_1z[6:0], celloutsig_1_9z, celloutsig_1_11z } ~^ { celloutsig_1_1z[5:1], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_1_15z = ~((celloutsig_1_12z & celloutsig_1_0z[8]) | celloutsig_1_13z);
  assign celloutsig_1_12z = ~((celloutsig_1_1z[5] & celloutsig_1_9z) | (celloutsig_1_4z & celloutsig_1_0z[9]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[60]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[29:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
