# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory
# 
# dev_com                       -- Compile device library files
# 
# com                           -- Compile the design files in correct order
# 
# elab                          -- Elaborate top level design
# 
# elab_debug                    -- Elaborate the top level design with novopt option
# 
# ld                            -- Compile all the design files and elaborate the top level design
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                -- Top level module name.
#                                  For most designs, this should be overridden
#                                  to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory.
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS  -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS     -- User-defined elaboration options, added to elab/elab_debug aliases.
#  ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:38 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 19:22:38 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:39 on May 09,2021
# vcom -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_avalon_st_adapter.vhd -work avalon_st_adapter 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Qsys_handshake_mm_interconnect_0_avalon_st_adapter
# -- Compiling architecture rtl of Qsys_handshake_mm_interconnect_0_avalon_st_adapter
# End time: 19:22:39 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:39 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_rsp_mux_001.sv -work rsp_mux_001 
# -- Compiling module Qsys_handshake_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_rsp_mux_001
# End time: 19:22:39 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:39 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:22:39 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:39 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_rsp_mux.sv -work rsp_mux 
# -- Compiling module Qsys_handshake_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_rsp_mux
# End time: 19:22:39 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:39 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:22:39 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:40 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_rsp_demux.sv -work rsp_demux 
# -- Compiling module Qsys_handshake_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_rsp_demux
# End time: 19:22:40 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:40 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_cmd_mux_001.sv -work cmd_mux_001 
# -- Compiling module Qsys_handshake_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_cmd_mux_001
# End time: 19:22:40 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:40 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:22:40 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:40 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_cmd_mux.sv -work cmd_mux 
# -- Compiling module Qsys_handshake_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_cmd_mux
# End time: 19:22:40 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:40 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:22:40 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:40 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_cmd_demux_001.sv -work cmd_demux_001 
# -- Compiling module Qsys_handshake_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_cmd_demux_001
# End time: 19:22:40 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:40 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_cmd_demux.sv -work cmd_demux 
# -- Compiling module Qsys_handshake_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_cmd_demux
# End time: 19:22:40 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_router_003.sv -work router_003 
# -- Compiling module Qsys_handshake_mm_interconnect_0_router_003_default_decode
# -- Compiling module Qsys_handshake_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_router_003
# End time: 19:22:41 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_router_002.sv -work router_002 
# -- Compiling module Qsys_handshake_mm_interconnect_0_router_002_default_decode
# -- Compiling module Qsys_handshake_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_router_002
# End time: 19:22:42 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_router_001.sv -work router_001 
# -- Compiling module Qsys_handshake_mm_interconnect_0_router_001_default_decode
# -- Compiling module Qsys_handshake_mm_interconnect_0_router_001
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_router_001
# End time: 19:22:42 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0_router.sv -work router 
# -- Compiling module Qsys_handshake_mm_interconnect_0_router_default_decode
# -- Compiling module Qsys_handshake_mm_interconnect_0_router
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0_router
# End time: 19:22:42 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:22:42 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_slave_agent.sv -work jtag_uart_0_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 19:22:42 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -work jtag_uart_0_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:22:43 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_master_agent.sv -work nios2_gen2_0_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 19:22:43 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_slave_translator.sv -work jtag_uart_0_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:22:43 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_merlin_master_translator.sv -work nios2_gen2_0_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:22:43 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v -work cpu 
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu
# 
# Top level modules:
# 	Qsys_handshake_nios2_gen2_0_cpu_nios2_performance_monitors
# 	Qsys_handshake_nios2_gen2_0_cpu
# End time: 19:22:43 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 19:22:43 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck
# End time: 19:22:43 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 19:22:44 on May 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:44 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_test_bench.v -work cpu 
# -- Compiling module Qsys_handshake_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	Qsys_handshake_nios2_gen2_0_cpu_test_bench
# End time: 19:22:44 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:44 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:22:44 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:44 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:22:44 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:44 on May 09,2021
# vlog -reportprogress 300 -sv C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_irq_mapper.sv -work irq_mapper 
# -- Compiling module Qsys_handshake_irq_mapper
# 
# Top level modules:
# 	Qsys_handshake_irq_mapper
# End time: 19:22:44 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:44 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module Qsys_handshake_mm_interconnect_0
# 
# Top level modules:
# 	Qsys_handshake_mm_interconnect_0
# End time: 19:22:44 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:44 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v -work onchip_memory2_0 
# -- Compiling module Qsys_handshake_onchip_memory2_0
# 
# Top level modules:
# 	Qsys_handshake_onchip_memory2_0
# End time: 19:22:44 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:44 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0.v -work nios2_gen2_0 
# -- Compiling module Qsys_handshake_nios2_gen2_0
# 
# Top level modules:
# 	Qsys_handshake_nios2_gen2_0
# End time: 19:22:44 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:44 on May 09,2021
# vlog -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_jtag_uart_0.v -work jtag_uart_0 
# -- Compiling module Qsys_handshake_jtag_uart_0_sim_scfifo_w
# -- Compiling module Qsys_handshake_jtag_uart_0_scfifo_w
# -- Compiling module Qsys_handshake_jtag_uart_0_sim_scfifo_r
# -- Compiling module Qsys_handshake_jtag_uart_0_scfifo_r
# -- Compiling module Qsys_handshake_jtag_uart_0
# 
# Top level modules:
# 	Qsys_handshake_jtag_uart_0
# End time: 19:22:45 on May 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:45 on May 09,2021
# vcom -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_avalon_reset_source.vhd -work Qsys_handshake_inst_reset_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_reset_source
# -- Compiling architecture behavioral of altera_avalon_reset_source
# End time: 19:22:45 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:45 on May 09,2021
# vcom -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/altera_avalon_clock_source.vhd -work Qsys_handshake_inst_clk_bfm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_clock_source
# -- Compiling architecture behavioral of altera_avalon_clock_source
# End time: 19:22:45 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:45 on May 09,2021
# vcom -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake.vhd -work Qsys_handshake_inst 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Qsys_handshake
# -- Compiling architecture rtl of Qsys_handshake
# End time: 19:22:45 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:45 on May 09,2021
# vcom -reportprogress 300 C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/Qsys_handshake_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Qsys_handshake_tb
# -- Compiling architecture rtl of Qsys_handshake_tb
# End time: 19:22:45 on May 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux -L cmd_mux_001 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L router_003 -L router_002 -L router_001 -L router -L jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_0_avalon_jtag_slave_agent -L nios2_gen2_0_data_master_agent -L jtag_uart_0_avalon_jtag_slave_translator -L nios2_gen2_0_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L onchip_memory2_0 -L nios2_gen2_0 -L jtag_uart_0 -L Qsys_handshake_inst_reset_bfm -L Qsys_handshake_inst_clk_bfm -L Qsys_handshake_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive Qsys_handshake_tb 
# Start time: 19:22:46 on May 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.qsys_handshake_tb(rtl)
# Loading Qsys_handshake_inst.qsys_handshake(rtl)
# Loading jtag_uart_0.Qsys_handshake_jtag_uart_0
# Loading jtag_uart_0.Qsys_handshake_jtag_uart_0_scfifo_w
# Loading jtag_uart_0.Qsys_handshake_jtag_uart_0_sim_scfifo_w
# Loading jtag_uart_0.Qsys_handshake_jtag_uart_0_scfifo_r
# Loading jtag_uart_0.Qsys_handshake_jtag_uart_0_sim_scfifo_r
# Loading nios2_gen2_0.Qsys_handshake_nios2_gen2_0
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_test_bench
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck
# Loading cpu.Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading onchip_memory2_0.Qsys_handshake_onchip_memory2_0
# Loading mm_interconnect_0.Qsys_handshake_mm_interconnect_0
# Loading sv_std.std
# Loading nios2_gen2_0_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_0_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading nios2_gen2_0_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_0_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_0_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.Qsys_handshake_mm_interconnect_0_router
# Loading router.Qsys_handshake_mm_interconnect_0_router_default_decode
# Loading router_001.Qsys_handshake_mm_interconnect_0_router_001
# Loading router_001.Qsys_handshake_mm_interconnect_0_router_001_default_decode
# Loading router_002.Qsys_handshake_mm_interconnect_0_router_002
# Loading router_002.Qsys_handshake_mm_interconnect_0_router_002_default_decode
# Loading router_003.Qsys_handshake_mm_interconnect_0_router_003
# Loading router_003.Qsys_handshake_mm_interconnect_0_router_003_default_decode
# Loading cmd_demux.Qsys_handshake_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.Qsys_handshake_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.Qsys_handshake_mm_interconnect_0_cmd_mux
# Loading cmd_mux_001.Qsys_handshake_mm_interconnect_0_cmd_mux_001
# Loading cmd_mux_001.altera_merlin_arbitrator
# Loading cmd_mux_001.altera_merlin_arb_adder
# Loading rsp_demux.Qsys_handshake_mm_interconnect_0_rsp_demux
# Loading rsp_mux.Qsys_handshake_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.Qsys_handshake_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading avalon_st_adapter.qsys_handshake_mm_interconnect_0_avalon_st_adapter(rtl)
# Loading error_adapter_0.Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading irq_mapper.Qsys_handshake_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_synchronizer
# Loading Qsys_handshake_inst_clk_bfm.altera_avalon_clock_source(behavioral)
# Loading Qsys_handshake_inst_reset_bfm.altera_avalon_reset_source(behavioral)
# ** Warning: (vsim-3017) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/cpu/Qsys_handshake_nios2_gen2_0_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/cpu/Qsys_handshake_nios2_gen2_0_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/cpu/the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci/the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v
# ** Warning: (vsim-3017) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/cpu/the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci/the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem/Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /qsys_handshake_tb/qsys_handshake_inst/onchip_memory2_0/the_altsyncram File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/Qsys_handshake/testbench/Qsys_handshake_tb/simulation/submodules/Qsys_handshake_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
#  
run
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: qsys_handshake_tb.qsys_handshake_inst.nios2_gen2_0.cpu.the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci.the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem.Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: qsys_handshake_tb.qsys_handshake_inst.onchip_memory2_0.the_altsyncram.m_default.altsyncram_inst
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/clk
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/reset_n
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/reset_req
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/d_address
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/d_byteenable
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/d_read
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/d_readdata
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/d_waitrequest
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/d_write
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/d_writedata
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_debugaccess_to_roms
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/i_address
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/i_read
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/i_readdata
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/i_waitrequest
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/irq
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_reset_request
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_address
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_byteenable
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_debugaccess
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_read
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_readdata
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_waitrequest
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_write
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/debug_mem_slave_writedata
add wave -position end  sim:/qsys_handshake_tb/qsys_handshake_inst/nios2_gen2_0/dummy_ci_port
run
# Hello from Nios II!
run
# End time: 19:26:06 on May 09,2021, Elapsed time: 0:03:20
# Errors: 0, Warnings: 72
