#Block Name   x   y   z
#------------ --  --  -
$auto$clkbufmap.cc:317:execute$7854	1	2	17
$auto$clkbufmap.cc:317:execute$7857	1	3	23
$auto$clkbufmap.cc:317:execute$7860	1	3	12
$auto$clkbufmap.cc:317:execute$7863	1	4	23
$auto$clkbufmap.cc:317:execute$7866	1	4	12
$auto$clkbufmap.cc:317:execute$7869	1	5	23
$auto$clkbufmap.cc:317:execute$7872	1	5	12
$auto$clkbufmap.cc:317:execute$7875	1	6	23
$auto$clkbufmap.cc:317:execute$7878	1	6	12
$auto$clkbufmap.cc:317:execute$7881	1	7	23
$auto$clkbufmap.cc:317:execute$7884	1	7	12
$auto$clkbufmap.cc:317:execute$7887	1	8	23
$auto$clkbufmap.cc:317:execute$7890	1	8	12
$auto$clkbufmap.cc:317:execute$7893	10	2	17
$auto$clkbufmap.cc:317:execute$7896	10	3	23
$auto$clkbufmap.cc:317:execute$7899	10	3	12
$iopadmap$reset0	10	4	23
$iopadmap$reset1	10	4	12
$iopadmap$reset10	10	5	23
$iopadmap$reset11	10	5	12
$iopadmap$reset12	10	6	23
$iopadmap$reset13	10	6	12
$iopadmap$reset14	10	7	23
$iopadmap$reset15	10	7	12
$iopadmap$reset2	10	8	23
$iopadmap$reset3	10	8	12
$iopadmap$reset4	2	1	17
$iopadmap$reset5	3	1	23
$iopadmap$reset6	3	1	10
$iopadmap$reset7	5	1	23
$iopadmap$reset8	5	1	10
$iopadmap$reset9	6	1	23
out:$auto$rs_design_edit.cc:878:execute$8220	6	1	47
out:$auto$rs_design_edit.cc:878:execute$8221	8	1	66
out:$auto$rs_design_edit.cc:878:execute$8222	8	1	47
out:$auto$rs_design_edit.cc:878:execute$8223	9	1	66
out:$auto$rs_design_edit.cc:878:execute$8224	9	1	47
out:$auto$rs_design_edit.cc:878:execute$8225	10	1	66
out:$auto$rs_design_edit.cc:878:execute$8226	10	1	47
out:$auto$rs_design_edit.cc:878:execute$8227	1	2	71
out:$auto$rs_design_edit.cc:878:execute$8228	1	3	66
out:$auto$rs_design_edit.cc:878:execute$8229	1	3	52
out:$auto$rs_design_edit.cc:878:execute$8230	1	4	66
out:$auto$rs_design_edit.cc:878:execute$8231	1	4	52
out:$auto$rs_design_edit.cc:878:execute$8232	1	5	66
out:$auto$rs_design_edit.cc:878:execute$8233	1	5	52
out:$auto$rs_design_edit.cc:878:execute$8234	1	6	66
out:$auto$rs_design_edit.cc:878:execute$8235	1	6	52
out:$auto$rs_design_edit.cc:878:execute$8236	1	7	66
out:$auto$rs_design_edit.cc:878:execute$8237	1	7	52
out:$auto$rs_design_edit.cc:878:execute$8238	1	8	66
out:$auto$rs_design_edit.cc:878:execute$8239	1	8	52
out:$auto$rs_design_edit.cc:878:execute$8240	10	2	71
out:$auto$rs_design_edit.cc:878:execute$8241	10	3	66
out:$auto$rs_design_edit.cc:878:execute$8242	10	3	52
out:$auto$rs_design_edit.cc:878:execute$8243	10	4	66
out:$auto$rs_design_edit.cc:878:execute$8244	10	4	52
out:$auto$rs_design_edit.cc:878:execute$8245	10	5	66
out:$auto$rs_design_edit.cc:878:execute$8246	10	5	52
out:$auto$rs_design_edit.cc:878:execute$8247	10	6	66
out:$auto$rs_design_edit.cc:878:execute$8248	10	6	52
out:$auto$rs_design_edit.cc:878:execute$8249	10	7	66
out:$auto$rs_design_edit.cc:878:execute$8250	10	7	52
out:$auto$rs_design_edit.cc:878:execute$8251	10	8	66
out:a0.cnt_reg[0]	10	8	52
out:a0.cnt_reg[1]	2	1	71
out:a0.cnt_reg[2]	3	1	66
out:a0.cnt_reg[3]	3	1	47
out:a0.cnt_reg[4]	5	1	66
out:a0.cnt_reg[5]	5	1	47
out:a0.cnt_reg[6]	6	1	66
out:a0.cnt_reg[7]	6	1	46
out:a1.cnt_reg[0]	8	1	65
out:a1.cnt_reg[1]	8	1	46
out:a1.cnt_reg[2]	9	1	65
out:a1.cnt_reg[3]	9	1	46
out:a1.cnt_reg[4]	10	1	65
out:a1.cnt_reg[5]	10	1	46
out:a1.cnt_reg[6]	1	2	70
out:a1.cnt_reg[7]	1	3	65
out:a10.cnt_reg[0]	1	3	51
out:a10.cnt_reg[1]	1	4	65
out:a10.cnt_reg[2]	1	4	51
out:a10.cnt_reg[3]	1	5	65
out:a10.cnt_reg[4]	1	5	51
out:a10.cnt_reg[5]	1	6	65
out:a10.cnt_reg[6]	1	6	51
out:a10.cnt_reg[7]	1	7	65
out:a11.cnt_reg[0]	1	7	51
out:a11.cnt_reg[1]	1	8	65
out:a11.cnt_reg[2]	1	8	51
out:a11.cnt_reg[3]	10	2	70
out:a11.cnt_reg[4]	10	3	65
out:a11.cnt_reg[5]	10	3	51
out:a11.cnt_reg[6]	10	4	65
out:a11.cnt_reg[7]	10	4	51
out:a12.cnt_reg[0]	10	5	65
out:a12.cnt_reg[1]	10	5	51
out:a12.cnt_reg[2]	10	6	65
out:a12.cnt_reg[3]	10	6	51
out:a12.cnt_reg[4]	10	7	65
out:a12.cnt_reg[5]	10	7	51
out:a12.cnt_reg[6]	10	8	65
out:a12.cnt_reg[7]	10	8	51
out:a13.cnt_reg[0]	2	1	70
out:a13.cnt_reg[1]	3	1	65
out:a13.cnt_reg[2]	3	1	46
out:a13.cnt_reg[3]	5	1	65
out:a13.cnt_reg[4]	5	1	46
out:a13.cnt_reg[5]	6	1	65
out:a13.cnt_reg[6]	6	1	45
out:a13.cnt_reg[7]	8	1	64
out:a14.cnt_reg[0]	8	1	45
out:a14.cnt_reg[1]	9	1	64
out:a14.cnt_reg[2]	9	1	45
out:a14.cnt_reg[3]	10	1	64
out:a14.cnt_reg[4]	10	1	45
out:a14.cnt_reg[5]	1	2	69
out:a14.cnt_reg[6]	1	3	64
out:a14.cnt_reg[7]	1	3	50
out:a15.cnt_reg[0]	1	4	64
out:a15.cnt_reg[1]	1	4	50
out:a15.cnt_reg[2]	1	5	64
out:a15.cnt_reg[3]	1	5	50
out:a15.cnt_reg[4]	1	6	64
out:a15.cnt_reg[5]	1	6	50
out:a15.cnt_reg[6]	1	7	64
out:a15.cnt_reg[7]	1	7	50
out:a2.cnt_reg[0]	1	8	64
out:a2.cnt_reg[1]	1	8	50
out:a2.cnt_reg[2]	10	2	69
out:a2.cnt_reg[3]	10	3	64
out:a2.cnt_reg[4]	10	3	50
out:a2.cnt_reg[5]	10	4	64
out:a2.cnt_reg[6]	10	4	50
out:a2.cnt_reg[7]	10	5	64
out:a3.cnt_reg[0]	10	5	50
out:a3.cnt_reg[1]	10	6	64
out:a3.cnt_reg[2]	10	6	50
out:a3.cnt_reg[3]	10	7	64
out:a3.cnt_reg[4]	10	7	50
out:a3.cnt_reg[5]	10	8	64
out:a3.cnt_reg[6]	10	8	50
out:a3.cnt_reg[7]	2	1	69
out:a4.cnt_reg[0]	3	1	64
out:a4.cnt_reg[1]	3	1	45
out:a4.cnt_reg[2]	5	1	64
out:a4.cnt_reg[3]	5	1	45
out:a4.cnt_reg[4]	6	1	64
out:a4.cnt_reg[5]	6	1	44
out:a4.cnt_reg[6]	8	1	63
out:a4.cnt_reg[7]	8	1	44
out:a5.cnt_reg[0]	9	1	63
out:a5.cnt_reg[1]	9	1	44
out:a5.cnt_reg[2]	10	1	63
out:a5.cnt_reg[3]	10	1	44
out:a5.cnt_reg[4]	1	2	68
out:a5.cnt_reg[5]	1	3	63
out:a5.cnt_reg[6]	1	3	49
out:a5.cnt_reg[7]	1	4	63
out:a6.cnt_reg[0]	1	4	49
out:a6.cnt_reg[1]	1	5	63
out:a6.cnt_reg[2]	1	5	49
out:a6.cnt_reg[3]	1	6	63
out:a6.cnt_reg[4]	1	6	49
out:a6.cnt_reg[5]	1	7	63
out:a6.cnt_reg[6]	1	7	49
out:a6.cnt_reg[7]	1	8	63
out:a7.cnt_reg[0]	1	8	49
out:a7.cnt_reg[1]	10	2	68
out:a7.cnt_reg[2]	10	3	63
out:a7.cnt_reg[3]	10	3	49
out:a7.cnt_reg[4]	10	4	63
out:a7.cnt_reg[5]	10	4	49
out:a7.cnt_reg[6]	10	5	63
out:a7.cnt_reg[7]	10	5	49
out:a8.cnt_reg[0]	10	6	63
out:a8.cnt_reg[1]	10	6	49
out:a8.cnt_reg[2]	10	7	63
out:a8.cnt_reg[3]	10	7	49
out:a8.cnt_reg[4]	10	8	63
out:a8.cnt_reg[5]	10	8	49
out:a8.cnt_reg[6]	2	1	68
out:a8.cnt_reg[7]	3	1	63
out:a9.cnt_reg[0]	3	1	44
out:a9.cnt_reg[1]	5	1	63
out:a9.cnt_reg[2]	5	1	44
out:a9.cnt_reg[3]	6	1	63
out:a9.cnt_reg[4]	6	1	43
out:a9.cnt_reg[5]	8	1	62
out:a9.cnt_reg[6]	8	1	43
out:a9.cnt_reg[7]	9	1	62
