{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683891493847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683891493847 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sint EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"sint\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683891493854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683891493898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683891493898 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683891494020 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683891494024 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683891494071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683891494071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683891494071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683891494071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 2656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683891494076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 2658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683891494076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 2660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683891494076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 2662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683891494076 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683891494076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683891494078 ""}
{ "Info" "ISTA_SDC_FOUND" "de0.sdc " "Reading SDC File: 'de0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683891494731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683891494735 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683891494740 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683891494741 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683891494741 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683891494741 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683891494741 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683891494741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683891494896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkout~output " "Destination node clkout~output" {  } { { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 2631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683891494896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683891494896 ""}  } { { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 2648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683891494896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683891495123 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683891495124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683891495124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683891495126 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683891495128 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683891495130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683891495130 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683891495131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683891495168 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683891495169 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683891495169 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[0\] " "Node \"key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891495261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891495261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rotb " "Node \"rotb\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rotb" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891495261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sgnd " "Node \"sgnd\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sgnd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891495261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[0\] " "Node \"sw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891495261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891495261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891495261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891495261 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683891495261 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891495262 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683891495265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683891495829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891496002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683891496021 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683891496331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891496331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683891496643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683891497527 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683891497527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683891497616 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1683891497616 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683891497616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891497618 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683891497726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683891497739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683891497954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683891497954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683891498293 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891498753 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683891499049 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVTTL C16 " "Pin data\[0\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[0] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVTTL C15 " "Pin data\[1\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[1] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVTTL D16 " "Pin data\[2\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[2] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVTTL D15 " "Pin data\[3\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[3] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVTTL D14 " "Pin data\[4\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[4] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVTTL F15 " "Pin data\[5\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[5] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVTTL F16 " "Pin data\[6\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[6] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVTTL F14 " "Pin data\[7\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[7] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata 3.3-V LVTTL B11 " "Pin sdata uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { sdata } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdata" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot\[1\] 3.3-V LVTTL E16 " "Pin rot\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { rot[1] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rot\[1\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot\[0\] 3.3-V LVTTL E15 " "Pin rot\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { rot[0] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rot\[0\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891499054 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1683891499054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.fit.smsg " "Generated suppressed messages file /home/marko/Desktop/DES/projekt/sint(1)_restored/sint.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683891499132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683891499405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 13:38:19 2023 " "Processing ended: Fri May 12 13:38:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683891499405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683891499405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683891499405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683891499405 ""}
