{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569712258270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569712258275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 19:10:58 2019 " "Processing started: Sat Sep 28 19:10:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569712258275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569712258275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eight_to_one_line_mux -c eight_to_one_line_mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off eight_to_one_line_mux -c eight_to_one_line_mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569712258275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569712258795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569712258795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_to_one_line_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_to_one_line_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_to_one_line_mux " "Found entity 1: eight_to_one_line_mux" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569712267310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569712267310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y eight_to_one_line_mux.v(12) " "Verilog HDL Procedural Assignment error at eight_to_one_line_mux.v(12): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1569712267310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y eight_to_one_line_mux.v(13) " "Verilog HDL Procedural Assignment error at eight_to_one_line_mux.v(13): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1569712267310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y eight_to_one_line_mux.v(14) " "Verilog HDL Procedural Assignment error at eight_to_one_line_mux.v(14): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1569712267310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y eight_to_one_line_mux.v(15) " "Verilog HDL Procedural Assignment error at eight_to_one_line_mux.v(15): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1569712267310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y eight_to_one_line_mux.v(16) " "Verilog HDL Procedural Assignment error at eight_to_one_line_mux.v(16): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1569712267310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y eight_to_one_line_mux.v(17) " "Verilog HDL Procedural Assignment error at eight_to_one_line_mux.v(17): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1569712267310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y eight_to_one_line_mux.v(18) " "Verilog HDL Procedural Assignment error at eight_to_one_line_mux.v(18): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1569712267310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y eight_to_one_line_mux.v(19) " "Verilog HDL Procedural Assignment error at eight_to_one_line_mux.v(19): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "eight_to_one_line_mux.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_to_one_line_mux/eight_to_one_line_mux.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1569712267311 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569712267444 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 28 19:11:07 2019 " "Processing ended: Sat Sep 28 19:11:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569712267444 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569712267444 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569712267444 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569712267444 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569712268056 ""}
