{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570823577414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570823577415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 16:52:57 2019 " "Processing started: Fri Oct 11 16:52:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570823577415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570823577415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570823577416 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570823578174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-arch_dispyy " "Found design unit 1: main-arch_dispyy" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570823579243 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570823579243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570823579243 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/main1.vhd " "Can't analyze file -- file output_files/main1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1570823579248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570823579308 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSelect main.vhd(79) " "VHDL Signal Declaration warning at main.vhd(79): used explicit default value for signal \"sSelect\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1570823579313 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(104) " "VHDL Process Statement warning at main.vhd(104): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579313 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(105) " "VHDL Process Statement warning at main.vhd(105): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579313 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(106) " "VHDL Process Statement warning at main.vhd(106): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579314 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(107) " "VHDL Process Statement warning at main.vhd(107): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579314 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(108) " "VHDL Process Statement warning at main.vhd(108): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579314 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(109) " "VHDL Process Statement warning at main.vhd(109): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579314 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(110) " "VHDL Process Statement warning at main.vhd(110): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579314 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(111) " "VHDL Process Statement warning at main.vhd(111): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579315 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(112) " "VHDL Process Statement warning at main.vhd(112): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579315 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(113) " "VHDL Process Statement warning at main.vhd(113): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579315 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(114) " "VHDL Process Statement warning at main.vhd(114): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579315 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(115) " "VHDL Process Statement warning at main.vhd(115): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579315 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(116) " "VHDL Process Statement warning at main.vhd(116): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579316 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(117) " "VHDL Process Statement warning at main.vhd(117): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579316 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(118) " "VHDL Process Statement warning at main.vhd(118): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579316 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(119) " "VHDL Process Statement warning at main.vhd(119): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579316 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(120) " "VHDL Process Statement warning at main.vhd(120): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579316 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW main.vhd(121) " "VHDL Process Statement warning at main.vhd(121): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579316 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY main.vhd(134) " "VHDL Process Statement warning at main.vhd(134): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579317 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY main.vhd(146) " "VHDL Process Statement warning at main.vhd(146): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579317 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ii main.vhd(125) " "VHDL Process Statement warning at main.vhd(125): inferring latch(es) for signal or variable \"ii\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570823579317 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aa main.vhd(125) " "VHDL Process Statement warning at main.vhd(125): inferring latch(es) for signal or variable \"aa\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570823579317 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG main.vhd(125) " "VHDL Process Statement warning at main.vhd(125): inferring latch(es) for signal or variable \"LEDG\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570823579318 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saa main.vhd(166) " "VHDL Process Statement warning at main.vhd(166): signal \"saa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579318 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saa main.vhd(197) " "VHDL Process Statement warning at main.vhd(197): signal \"saa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579318 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "int main.vhd(158) " "VHDL Process Statement warning at main.vhd(158): inferring latch(es) for signal or variable \"int\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570823579318 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "int1 main.vhd(158) " "VHDL Process Statement warning at main.vhd(158): inferring latch(es) for signal or variable \"int1\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570823579318 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "int2 main.vhd(158) " "VHDL Process Statement warning at main.vhd(158): inferring latch(es) for signal or variable \"int2\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570823579318 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "int3 main.vhd(158) " "VHDL Process Statement warning at main.vhd(158): inferring latch(es) for signal or variable \"int3\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570823579319 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int3\[0\] main.vhd(158) " "Inferred latch for \"int3\[0\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579319 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int3\[1\] main.vhd(158) " "Inferred latch for \"int3\[1\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579319 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int3\[2\] main.vhd(158) " "Inferred latch for \"int3\[2\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579319 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int3\[3\] main.vhd(158) " "Inferred latch for \"int3\[3\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579319 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int2\[0\] main.vhd(158) " "Inferred latch for \"int2\[0\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579319 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int2\[1\] main.vhd(158) " "Inferred latch for \"int2\[1\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579319 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int2\[2\] main.vhd(158) " "Inferred latch for \"int2\[2\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579319 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int2\[3\] main.vhd(158) " "Inferred latch for \"int2\[3\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579320 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int1\[0\] main.vhd(158) " "Inferred latch for \"int1\[0\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579320 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int1\[1\] main.vhd(158) " "Inferred latch for \"int1\[1\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579320 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int1\[2\] main.vhd(158) " "Inferred latch for \"int1\[2\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579320 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int1\[3\] main.vhd(158) " "Inferred latch for \"int1\[3\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579321 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int\[0\] main.vhd(158) " "Inferred latch for \"int\[0\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579321 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int\[1\] main.vhd(158) " "Inferred latch for \"int\[1\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579321 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int\[2\] main.vhd(158) " "Inferred latch for \"int\[2\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579321 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int\[3\] main.vhd(158) " "Inferred latch for \"int\[3\]\" at main.vhd(158)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579321 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] main.vhd(125) " "Inferred latch for \"LEDG\[0\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579321 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] main.vhd(125) " "Inferred latch for \"LEDG\[1\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579321 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] main.vhd(125) " "Inferred latch for \"LEDG\[2\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579321 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] main.vhd(125) " "Inferred latch for \"LEDG\[3\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579322 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] main.vhd(125) " "Inferred latch for \"LEDG\[4\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579322 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] main.vhd(125) " "Inferred latch for \"LEDG\[5\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579322 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[6\] main.vhd(125) " "Inferred latch for \"LEDG\[6\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579322 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[7\] main.vhd(125) " "Inferred latch for \"LEDG\[7\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579323 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[8\] main.vhd(125) " "Inferred latch for \"LEDG\[8\]\" at main.vhd(125)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579323 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa main.vhd(145) " "Inferred latch for \"aa\" at main.vhd(145)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579323 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ii main.vhd(145) " "Inferred latch for \"ii\" at main.vhd(145)" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570823579323 "|main"}
{ "Warning" "WSGN_SEARCH_FILE" "disp.vhd 2 1 " "Using design file disp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-display " "Found design unit 1: disp-display" {  } { { "disp.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/disp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570823579350 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Found entity 1: disp" {  } { { "disp.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/disp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570823579350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1570823579350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:a0 " "Elaborating entity \"disp\" for hierarchy \"disp:a0\"" {  } { { "main.vhd" "a0" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823579353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_nty.vhd 2 1 " "Using design file lcd_display_nty.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DISPLAY_nty-LCD_DISPLAY_arch " "Found design unit 1: LCD_DISPLAY_nty-LCD_DISPLAY_arch" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570823579394 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DISPLAY_nty " "Found entity 1: LCD_DISPLAY_nty" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570823579394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1570823579394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DISPLAY_nty LCD_DISPLAY_nty:a8 " "Elaborating entity \"LCD_DISPLAY_nty\" for hierarchy \"LCD_DISPLAY_nty:a8\"" {  } { { "main.vhd" "a8" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823579399 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_01 lcd_display_nty.vhd(118) " "VHDL Process Statement warning at lcd_display_nty.vhd(118): signal \"lcd_display_string_01\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579412 "|main|LCD_DISPLAY_nty:a8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count lcd_display_nty.vhd(118) " "VHDL Process Statement warning at lcd_display_nty.vhd(118): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579412 "|main|LCD_DISPLAY_nty:a8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_00 lcd_display_nty.vhd(121) " "VHDL Process Statement warning at lcd_display_nty.vhd(121): signal \"lcd_display_string_00\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579413 "|main|LCD_DISPLAY_nty:a8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count lcd_display_nty.vhd(121) " "VHDL Process Statement warning at lcd_display_nty.vhd(121): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570823579413 "|main|LCD_DISPLAY_nty:a8"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDG\[8\]\$latch LEDG\[0\]\$latch " "Duplicate LATCH primitive \"LEDG\[8\]\$latch\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDG\[7\]\$latch LEDG\[0\]\$latch " "Duplicate LATCH primitive \"LEDG\[7\]\$latch\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDG\[6\]\$latch LEDG\[0\]\$latch " "Duplicate LATCH primitive \"LEDG\[6\]\$latch\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDG\[5\]\$latch LEDG\[0\]\$latch " "Duplicate LATCH primitive \"LEDG\[5\]\$latch\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDG\[4\]\$latch LEDG\[0\]\$latch " "Duplicate LATCH primitive \"LEDG\[4\]\$latch\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDG\[3\]\$latch LEDG\[0\]\$latch " "Duplicate LATCH primitive \"LEDG\[3\]\$latch\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDG\[2\]\$latch LEDG\[0\]\$latch " "Duplicate LATCH primitive \"LEDG\[2\]\$latch\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDG\[1\]\$latch LEDG\[0\]\$latch " "Duplicate LATCH primitive \"LEDG\[1\]\$latch\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ii LEDG\[0\]\$latch " "Duplicate LATCH primitive \"ii\" merged with LATCH primitive \"LEDG\[0\]\$latch\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 145 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570823580879 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1570823580879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[0\]\$latch " "Latch LEDG\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570823580883 ""}  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570823580883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aa " "Latch aa has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR aa " "Ports ENA and CLR on the latch are fed by the same signal aa" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570823580884 ""}  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570823580884 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 16 -1 0 } } { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 157 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1570823580893 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1570823580893 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY_nty:a8\|data_bus\[0\] " "Node \"LCD_DISPLAY_nty:a8\|data_bus\[0\]\"" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823581213 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY_nty:a8\|data_bus\[1\] " "Node \"LCD_DISPLAY_nty:a8\|data_bus\[1\]\"" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823581213 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY_nty:a8\|data_bus\[2\] " "Node \"LCD_DISPLAY_nty:a8\|data_bus\[2\]\"" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823581213 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY_nty:a8\|data_bus\[3\] " "Node \"LCD_DISPLAY_nty:a8\|data_bus\[3\]\"" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823581213 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY_nty:a8\|data_bus\[4\] " "Node \"LCD_DISPLAY_nty:a8\|data_bus\[4\]\"" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823581213 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY_nty:a8\|data_bus\[5\] " "Node \"LCD_DISPLAY_nty:a8\|data_bus\[5\]\"" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823581213 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY_nty:a8\|data_bus\[6\] " "Node \"LCD_DISPLAY_nty:a8\|data_bus\[6\]\"" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823581213 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY_nty:a8\|data_bus\[7\] " "Node \"LCD_DISPLAY_nty:a8\|data_bus\[7\]\"" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823581213 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1570823581213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570823581214 "|main|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1570823581214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570823582310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823582310 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823582429 "|main|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570823582429 "|main|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1570823582429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570823582430 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570823582430 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1570823582430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570823582430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570823582430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570823582482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 16:53:02 2019 " "Processing ended: Fri Oct 11 16:53:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570823582482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570823582482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570823582482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570823582482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570823584170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570823584171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 16:53:03 2019 " "Processing started: Fri Oct 11 16:53:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570823584171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570823584171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570823584172 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570823584294 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1570823584295 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1570823584295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1570823584515 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570823584534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570823584593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570823584593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570823584703 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570823584721 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570823585602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570823585602 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570823585602 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 698 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570823585607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570823585607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570823585607 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570823585607 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1570823586026 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1570823586027 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570823586028 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570823586034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570823586063 ""}  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 10 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570823586063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570823586063 ""}  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 9 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570823586063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa  " "Automatically promoted node aa " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570823586063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[8\]~1 " "Destination node LEDG\[8\]~1" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 125 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[8]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570823586063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aa~6 " "Destination node aa~6" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 126 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570823586063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aa~7 " "Destination node aa~7" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 126 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570823586063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aa " "Destination node aa" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 126 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570823586063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570823586063 ""}  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 126 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570823586063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sSlow_Clock  " "Automatically promoted node sSlow_Clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570823586064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sSlow_Clock~0 " "Destination node sSlow_Clock~0" {  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 80 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sSlow_Clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570823586064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570823586064 ""}  } { { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 80 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sSlow_Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570823586064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[3\] (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node KEY\[3\] (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570823586065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DISPLAY_nty:a8\|clk_400hz_enable~0 " "Destination node LCD_DISPLAY_nty:a8\|clk_400hz_enable~0" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 55 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DISPLAY_nty:a8|clk_400hz_enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570823586065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DISPLAY_nty:a8\|clk_count_400hz\[3\]~46 " "Destination node LCD_DISPLAY_nty:a8\|clk_count_400hz\[3\]~46" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 132 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DISPLAY_nty:a8|clk_count_400hz[3]~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570823586065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DISPLAY_nty:a8\|char_count\[4\]~7 " "Destination node LCD_DISPLAY_nty:a8\|char_count\[4\]~7" {  } { { "lcd_display_nty.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/lcd_display_nty.vhd" 157 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DISPLAY_nty:a8|char_count[4]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570823586065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570823586065 ""}  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 13 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570823586065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570823586192 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570823586194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570823586194 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570823586197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570823586198 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570823586199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570823586199 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570823586200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570823586226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1570823586227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570823586227 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570823586331 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1570823586331 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570823586331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570823589084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570823589354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570823589369 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570823591400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570823591400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570823591554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1570823593368 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570823593368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570823594380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1570823594385 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570823594385 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1570823594415 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570823594427 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "96 " "Found 96 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570823594449 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1570823594449 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570823594746 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570823594782 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570823595051 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570823595575 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1570823595775 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 26 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1570823595779 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 26 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1570823595779 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 26 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1570823595779 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 26 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1570823595779 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 26 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1570823595779 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 26 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1570823595779 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 26 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1570823595779 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "main.vhd" "" { Text "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/main.vhd" 26 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1570823595779 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1570823595779 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1570823595781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570823595970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570823596308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 16:53:16 2019 " "Processing ended: Fri Oct 11 16:53:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570823596308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570823596308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570823596308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570823596308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570823597938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570823597940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 16:53:17 2019 " "Processing started: Fri Oct 11 16:53:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570823597940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570823597940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570823597940 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570823599941 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570823600037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570823600776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 16:53:20 2019 " "Processing ended: Fri Oct 11 16:53:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570823600776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570823600776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570823600776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570823600776 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570823601423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570823602320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570823602321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 16:53:21 2019 " "Processing started: Fri Oct 11 16:53:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570823602321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570823602321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570823602322 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1570823602453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570823602817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570823602874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570823602875 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1570823603010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1570823603053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1570823603054 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_27 CLOCK_27 " "create_clock -period 1.000 -name CLOCK_27 CLOCK_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sSlow_Clock sSlow_Clock " "create_clock -period 1.000 -name sSlow_Clock sSlow_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name aa aa " "create_clock -period 1.000 -name aa aa" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603057 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603057 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1570823603067 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1570823603090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1570823603109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.282 " "Worst-case setup slack is -3.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.282      -106.116 CLOCK_50  " "   -3.282      -106.116 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.119       -44.420 sSlow_Clock  " "   -3.119       -44.420 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689       -47.765 CLOCK_27  " "   -2.689       -47.765 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725       -19.713 aa  " "   -1.725       -19.713 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.497 " "Worst-case hold slack is -2.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.497        -2.497 CLOCK_27  " "   -2.497        -2.497 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sSlow_Clock  " "    0.391         0.000 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049         0.000 aa  " "    1.049         0.000 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.528 " "Worst-case recovery slack is 0.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528         0.000 sSlow_Clock  " "    0.528         0.000 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.283 " "Worst-case removal slack is -0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283        -4.292 sSlow_Clock  " "   -0.283        -4.292 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -60.380 CLOCK_50  " "   -1.380       -60.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 CLOCK_27  " "   -1.380       -27.380 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 sSlow_Clock  " "   -0.500       -16.000 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 aa  " "    0.500         0.000 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603147 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1570823603403 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1570823603408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1570823603454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.874 " "Worst-case setup slack is -0.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874       -21.453 CLOCK_50  " "   -0.874       -21.453 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801       -10.444 sSlow_Clock  " "   -0.801       -10.444 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766       -10.157 CLOCK_27  " "   -0.766       -10.157 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371        -2.479 aa  " "   -0.371        -2.479 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.545 " "Worst-case hold slack is -1.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545        -1.545 CLOCK_27  " "   -1.545        -1.545 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sSlow_Clock  " "    0.215         0.000 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655         0.000 aa  " "    0.655         0.000 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.564 " "Worst-case recovery slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564         0.000 sSlow_Clock  " "    0.564         0.000 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.199 " "Worst-case removal slack is -0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199        -3.046 sSlow_Clock  " "   -0.199        -3.046 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -60.380 CLOCK_50  " "   -1.380       -60.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 CLOCK_27  " "   -1.380       -27.380 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 sSlow_Clock  " "   -0.500       -16.000 sSlow_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 aa  " "    0.500         0.000 aa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570823603519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570823603519 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1570823603958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1570823604054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1570823604055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570823604510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 16:53:24 2019 " "Processing ended: Fri Oct 11 16:53:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570823604510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570823604510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570823604510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570823604510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570823605885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570823605886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 16:53:25 2019 " "Processing started: Fri Oct 11 16:53:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570823605886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570823605886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570823605886 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/simulation/modelsim/ simulation " "Generated file main.vo in folder \"C:/Users/yunio/OneDrive/햞ea de Trabalho/Sistemas Logicos Program/Projeto_VHDL_Yunior_GrupoX/Codec_pj1_SLP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570823606524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570823606605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 16:53:26 2019 " "Processing ended: Fri Oct 11 16:53:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570823606605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570823606605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570823606605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570823606605 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus II Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570823607296 ""}
