

================================================================
== Vitis HLS Report for 'tx_ddr_Pipeline_tx_2_log_ddr'
================================================================
* Date:           Mon Dec 19 09:55:03 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      423|  60.000 ns|  4.230 us|    6|  423|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- tx_2_log_ddr  |        4|      421|         3|          1|          1|  3 ~ 420|       yes|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%N_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %N"   --->   Operation 7 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln965_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln965"   --->   Operation 8 'read' 'sext_ln965_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln965_cast = sext i61 %sext_ln965_read"   --->   Operation 9 'sext' 'sext_ln965_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ps, void @empty_52, i32 0, i32 0, void @empty_54, i32 0, i32 102400, void @empty_57, void @empty_58, void @empty_54, i32 16, i32 16, i32 16, i32 64, void @empty_54, void @empty_54, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %i_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc1426"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i14 %i_1" [mac_logger.cpp:968]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.03ns)   --->   "%icmp_ln965 = icmp_eq  i14 %i, i14 %N_read" [mac_logger.cpp:965]   --->   Operation 14 'icmp' 'icmp_ln965' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.83ns)   --->   "%add_ln965 = add i14 %i, i14 1" [mac_logger.cpp:965]   --->   Operation 15 'add' 'add_ln965' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln965 = br i1 %icmp_ln965, void %for.inc1426.split, void %for.end1428.loopexit.exitStub" [mac_logger.cpp:965]   --->   Operation 16 'br' 'br_ln965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln968 = trunc i14 %i" [mac_logger.cpp:968]   --->   Operation 17 'trunc' 'trunc_ln968' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln968, i1 0" [mac_logger.cpp:968]   --->   Operation 18 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln968 = or i9 %shl_ln1, i9 1" [mac_logger.cpp:968]   --->   Operation 19 'or' 'or_ln968' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln968 = zext i9 %or_ln968" [mac_logger.cpp:968]   --->   Operation 20 'zext' 'zext_ln968' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i32 %data_buf, i64 0, i64 %zext_ln968" [mac_logger.cpp:968]   --->   Operation 21 'getelementptr' 'data_buf_addr' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%data_buf_load = load i9 %data_buf_addr" [mac_logger.cpp:968]   --->   Operation 22 'load' 'data_buf_load' <Predicate = (!icmp_ln965)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln968_1 = zext i9 %shl_ln1" [mac_logger.cpp:968]   --->   Operation 23 'zext' 'zext_ln968_1' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_buf_addr_2 = getelementptr i32 %data_buf, i64 0, i64 %zext_ln968_1" [mac_logger.cpp:968]   --->   Operation 24 'getelementptr' 'data_buf_addr_2' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%data_buf_load_2 = load i9 %data_buf_addr_2" [mac_logger.cpp:968]   --->   Operation 25 'load' 'data_buf_load_2' <Predicate = (!icmp_ln965)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln965 = store i14 %add_ln965, i14 %i_1" [mac_logger.cpp:965]   --->   Operation 26 'store' 'store_ln965' <Predicate = (!icmp_ln965)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ps_addr = getelementptr i64 %ps, i64 %sext_ln965_cast" [mac_logger.cpp:965]   --->   Operation 27 'getelementptr' 'ps_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%data_buf_load = load i9 %data_buf_addr" [mac_logger.cpp:968]   --->   Operation 28 'load' 'data_buf_load' <Predicate = (!icmp_ln965)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%data_buf_load_2 = load i9 %data_buf_addr_2" [mac_logger.cpp:968]   --->   Operation 29 'load' 'data_buf_load_2' <Predicate = (!icmp_ln965)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln965)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln966 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_54" [mac_logger.cpp:966]   --->   Operation 30 'specpipeline' 'specpipeline_ln966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln967 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 420, i64 160" [mac_logger.cpp:967]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln965 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [mac_logger.cpp:965]   --->   Operation 32 'specloopname' 'specloopname_ln965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %data_buf_load, i32 %data_buf_load_2" [mac_logger.cpp:968]   --->   Operation 33 'bitconcatenate' 'or' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (7.30ns)   --->   "%write_ln968 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %ps_addr, i64 %or, i8 255" [mac_logger.cpp:968]   --->   Operation 34 'write' 'write_ln968' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln965 = br void %for.inc1426" [mac_logger.cpp:965]   --->   Operation 35 'br' 'br_ln965' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.47ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', mac_logger.cpp:968) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln965', mac_logger.cpp:965) [16]  (0.831 ns)
	'store' operation ('store_ln965', mac_logger.cpp:965) of variable 'add_ln965', mac_logger.cpp:965 on local variable 'i' [33]  (0.427 ns)
	blocking operation 0.208 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('data_buf_load', mac_logger.cpp:968) on array 'data_buf' [27]  (1.24 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln968', mac_logger.cpp:968) on port 'ps' (mac_logger.cpp:968) [32]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
