Classic Timing Analyzer report for CPU
Wed Dec 11 16:51:18 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From              ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.093 ns                        ; UC:blockUC|tULA   ; outULA[2]                  ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 87.23 MHz ( period = 11.464 ns ) ; UC:blockUC|tULA   ; Register:regY|out[1]       ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; PC:blockPC|out[2] ; Memory:blockMemory|func[2] ; clk        ; clk      ; 25           ;
; Total number of failed paths ;                                          ;               ;                                  ;                   ;                            ;            ;          ; 25           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM240T100C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 87.23 MHz ( period = 11.464 ns )               ; UC:blockUC|tULA             ; Register:regY|out[1]        ; clk        ; clk      ; None                        ; None                      ; 2.214 ns                ;
; N/A   ; 87.24 MHz ( period = 11.462 ns )               ; UC:blockUC|tULA             ; Register:regY|out[0]        ; clk        ; clk      ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; 87.83 MHz ( period = 11.385 ns )               ; UC:blockUC|tZ[0]            ; Register:regZ|out[0]        ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A   ; 87.83 MHz ( period = 11.385 ns )               ; UC:blockUC|tZ[0]            ; Register:regZ|out[1]        ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A   ; 87.83 MHz ( period = 11.385 ns )               ; UC:blockUC|tZ[0]            ; Register:regZ|out[2]        ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A   ; 88.25 MHz ( period = 11.332 ns )               ; UC:blockUC|tY[1]            ; Register:regY|out[1]        ; clk        ; clk      ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 88.26 MHz ( period = 11.330 ns )               ; UC:blockUC|tY[1]            ; Register:regY|out[0]        ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 88.67 MHz ( period = 11.278 ns )               ; UC:blockUC|tY[1]            ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; 89.38 MHz ( period = 11.188 ns )               ; UC:blockUC|tX[1]            ; Register:regX|out[1]        ; clk        ; clk      ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; 89.98 MHz ( period = 11.113 ns )               ; UC:blockUC|tY[0]            ; Register:regY|out[1]        ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A   ; 90.00 MHz ( period = 11.111 ns )               ; UC:blockUC|tY[0]            ; Register:regY|out[0]        ; clk        ; clk      ; None                        ; None                      ; 1.862 ns                ;
; N/A   ; 90.06 MHz ( period = 11.104 ns )               ; UC:blockUC|tX[0]            ; Register:regX|out[2]        ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; 90.09 MHz ( period = 11.100 ns )               ; UC:blockUC|tX[0]            ; Register:regX|out[1]        ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; 90.44 MHz ( period = 11.057 ns )               ; UC:blockUC|tY[0]            ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; 90.56 MHz ( period = 11.043 ns )               ; UC:blockUC|tULA             ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; 91.17 MHz ( period = 10.968 ns )               ; UC:blockUC|tX[1]            ; Register:regX|out[0]        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A   ; 91.87 MHz ( period = 10.885 ns )               ; UC:blockUC|tY[1]            ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; 92.86 MHz ( period = 10.769 ns )               ; UC:blockUC|tX[1]            ; Register:regZ|out[0]        ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; 92.86 MHz ( period = 10.769 ns )               ; UC:blockUC|tX[1]            ; Register:regZ|out[1]        ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; 92.86 MHz ( period = 10.769 ns )               ; UC:blockUC|tX[1]            ; Register:regZ|out[2]        ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; 93.88 MHz ( period = 10.652 ns )               ; UC:blockUC|tULA             ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; 94.07 MHz ( period = 10.630 ns )               ; UC:blockUC|tY[0]            ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 1.381 ns                ;
; N/A   ; 94.90 MHz ( period = 10.537 ns )               ; UC:blockUC|tZ[0]            ; Register:regZ|out[3]        ; clk        ; clk      ; None                        ; None                      ; 1.300 ns                ;
; N/A   ; 95.68 MHz ( period = 10.451 ns )               ; UC:blockUC|tX[1]            ; Register:regZ|out[3]        ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; 96.06 MHz ( period = 10.410 ns )               ; UC:blockUC|tX[0]            ; Register:regX|out[0]        ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 97.71 MHz ( period = 10.234 ns )               ; UC:blockUC|tX[1]            ; Register:regX|out[2]        ; clk        ; clk      ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; 129.84 MHz ( period = 7.702 ns )               ; Memory:blockMemory|value[2] ; Register:regX|out[2]        ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 136.59 MHz ( period = 7.321 ns )               ; Memory:blockMemory|value[1] ; Register:regX|out[1]        ; clk        ; clk      ; None                        ; None                      ; 1.904 ns                ;
; N/A   ; 206.44 MHz ( period = 4.844 ns )               ; Register:regX|out[1]        ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 4.401 ns                ;
; N/A   ; 214.13 MHz ( period = 4.670 ns )               ; Register:regX|out[1]        ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 4.227 ns                ;
; N/A   ; 219.20 MHz ( period = 4.562 ns )               ; Register:regX|out[2]        ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 226.50 MHz ( period = 4.415 ns )               ; Register:regY|out[0]        ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 3.972 ns                ;
; N/A   ; 230.36 MHz ( period = 4.341 ns )               ; Register:regY|out[1]        ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 235.68 MHz ( period = 4.243 ns )               ; Register:regY|out[0]        ; Register:regY|out[1]        ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A   ; 235.79 MHz ( period = 4.241 ns )               ; Register:regY|out[0]        ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 3.798 ns                ;
; N/A   ; 236.13 MHz ( period = 4.235 ns )               ; Register:regX|out[1]        ; Register:regY|out[1]        ; clk        ; clk      ; None                        ; None                      ; 3.792 ns                ;
; N/A   ; 239.98 MHz ( period = 4.167 ns )               ; Register:regY|out[1]        ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 3.724 ns                ;
; N/A   ; 255.36 MHz ( period = 3.916 ns )               ; Register:regX|out[2]        ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A   ; 262.05 MHz ( period = 3.816 ns )               ; Register:regZ|out[2]        ; Register:regZ|out[1]        ; clk        ; clk      ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; Register:regY|out[2]        ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 269.76 MHz ( period = 3.707 ns )               ; Register:regY|out[0]        ; Register:regY|out[0]        ; clk        ; clk      ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; Register:regY|out[1]        ; Register:regY|out[1]        ; clk        ; clk      ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 275.56 MHz ( period = 3.629 ns )               ; Register:regX|out[0]        ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 3.186 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns )               ; Register:regX|out[0]        ; Register:regY|out[1]        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; Register:regX|out[0]        ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 3.012 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[2]        ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 2.674 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[3]        ; Register:regY|out[3]        ; clk        ; clk      ; None                        ; None                      ; 2.621 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regX|out[0]        ; Register:regY|out[0]        ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[2]        ; Register:regZ|out[2]        ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[1]        ; Register:regZ|out[1]        ; clk        ; clk      ; None                        ; None                      ; 2.421 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[3]        ; Register:regZ|out[3]        ; clk        ; clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regX|out[1]        ; Register:regX|out[0]        ; clk        ; clk      ; None                        ; None                      ; 2.394 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regX|out[1]        ; Register:regX|out[1]        ; clk        ; clk      ; None                        ; None                      ; 2.167 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regX|out[2]        ; Register:regX|out[1]        ; clk        ; clk      ; None                        ; None                      ; 2.029 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[3]        ; Register:regY|out[2]        ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[0]        ; Register:regZ|out[0]        ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regZ|out[3]        ; Register:regZ|out[2]        ; clk        ; clk      ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regZ|out[3]        ; Register:regZ|out[3]        ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[3]           ; PC:blockPC|out[2]           ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[0]           ; PC:blockPC|out[2]           ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[3]           ; PC:blockPC|out[0]           ; clk        ; clk      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[3]           ; PC:blockPC|out[1]           ; clk        ; clk      ; None                        ; None                      ; 1.812 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[3]           ; PC:blockPC|out[3]           ; clk        ; clk      ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[2]           ; PC:blockPC|out[3]           ; clk        ; clk      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[2]           ; PC:blockPC|out[1]           ; clk        ; clk      ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[2]           ; PC:blockPC|out[0]           ; clk        ; clk      ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[1]  ; UC:blockUC|tY[1]            ; clk        ; clk      ; None                        ; None                      ; 3.922 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[1]           ; PC:blockPC|out[2]           ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[0]           ; PC:blockPC|out[3]           ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[0]           ; PC:blockPC|out[1]           ; clk        ; clk      ; None                        ; None                      ; 1.637 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[0]           ; PC:blockPC|out[0]           ; clk        ; clk      ; None                        ; None                      ; 1.631 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[1]           ; PC:blockPC|out[3]           ; clk        ; clk      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[1]           ; PC:blockPC|out[0]           ; clk        ; clk      ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[1]           ; PC:blockPC|out[1]           ; clk        ; clk      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[2]           ; PC:blockPC|out[2]           ; clk        ; clk      ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regZ|out[1]        ; Register:regZ|out[0]        ; clk        ; clk      ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regX|out[2]        ; Register:regX|out[2]        ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regX|out[0]        ; Register:regX|out[0]        ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[2]        ; Register:regY|out[1]        ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[1]  ; UC:blockUC|tY[0]            ; clk        ; clk      ; None                        ; None                      ; 3.734 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[1]  ; UC:blockUC|tX[0]            ; clk        ; clk      ; None                        ; None                      ; 3.207 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[0]  ; UC:blockUC|tY[1]            ; clk        ; clk      ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Register:regY|out[1]        ; Register:regY|out[0]        ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[0]  ; UC:blockUC|tX[0]            ; clk        ; clk      ; None                        ; None                      ; 3.017 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[2]  ; UC:blockUC|tY[0]            ; clk        ; clk      ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[0]  ; UC:blockUC|tY[0]            ; clk        ; clk      ; None                        ; None                      ; 3.438 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[1]  ; UC:blockUC|tULA             ; clk        ; clk      ; None                        ; None                      ; 3.268 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[2]  ; UC:blockUC|tX[0]            ; clk        ; clk      ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[1]  ; UC:blockUC|tX[1]            ; clk        ; clk      ; None                        ; None                      ; 2.812 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; PC:blockPC|out[2]           ; Memory:blockMemory|value[1] ; clk        ; clk      ; None                        ; None                      ; 3.558 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[2]  ; UC:blockUC|tX[1]            ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[0]  ; UC:blockUC|tX[1]            ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[1]  ; UC:blockUC|tZ[0]            ; clk        ; clk      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[2]  ; UC:blockUC|tULA             ; clk        ; clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[2]  ; UC:blockUC|tZ[0]            ; clk        ; clk      ; None                        ; None                      ; 2.456 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Memory:blockMemory|func[0]  ; UC:blockUC|tZ[0]            ; clk        ; clk      ; None                        ; None                      ; 2.416 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                ;
+------------------------------------------+----------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[2]          ; Memory:blockMemory|func[2]  ; clk        ; clk      ; None                       ; None                       ; 1.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[1]          ; Memory:blockMemory|func[1]  ; clk        ; clk      ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[0]          ; Memory:blockMemory|value[2] ; clk        ; clk      ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[1]          ; Memory:blockMemory|value[2] ; clk        ; clk      ; None                       ; None                       ; 2.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[0]          ; Memory:blockMemory|value[1] ; clk        ; clk      ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[0]          ; Memory:blockMemory|func[0]  ; clk        ; clk      ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[1]          ; Memory:blockMemory|value[1] ; clk        ; clk      ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[0] ; UC:blockUC|tZ[0]            ; clk        ; clk      ; None                       ; None                       ; 2.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[2] ; UC:blockUC|tZ[0]            ; clk        ; clk      ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[0] ; UC:blockUC|tX[1]            ; clk        ; clk      ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[2] ; UC:blockUC|tX[1]            ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[2] ; UC:blockUC|tULA             ; clk        ; clk      ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[1] ; UC:blockUC|tZ[0]            ; clk        ; clk      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[2] ; UC:blockUC|tX[0]            ; clk        ; clk      ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[1] ; UC:blockUC|tX[1]            ; clk        ; clk      ; None                       ; None                       ; 2.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[0] ; UC:blockUC|tX[0]            ; clk        ; clk      ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[2]          ; Memory:blockMemory|value[2] ; clk        ; clk      ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[1] ; UC:blockUC|tX[0]            ; clk        ; clk      ; None                       ; None                       ; 3.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[1] ; UC:blockUC|tULA             ; clk        ; clk      ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[0] ; UC:blockUC|tY[1]            ; clk        ; clk      ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; PC:blockPC|out[2]          ; Memory:blockMemory|value[1] ; clk        ; clk      ; None                       ; None                       ; 3.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[0] ; UC:blockUC|tY[0]            ; clk        ; clk      ; None                       ; None                       ; 3.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[2] ; UC:blockUC|tY[0]            ; clk        ; clk      ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[1] ; UC:blockUC|tY[0]            ; clk        ; clk      ; None                       ; None                       ; 3.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:blockMemory|func[1] ; UC:blockUC|tY[1]            ; clk        ; clk      ; None                       ; None                       ; 3.922 ns                 ;
+------------------------------------------+----------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+-----------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To                ; From Clock ;
+-------+--------------+------------+-----------------------------+-------------------+------------+
; N/A   ; None         ; 15.093 ns  ; UC:blockUC|tULA             ; outULA[2]         ; clk        ;
; N/A   ; None         ; 14.782 ns  ; UC:blockUC|tULA             ; outULA[0]         ; clk        ;
; N/A   ; None         ; 14.497 ns  ; UC:blockUC|tULA             ; outULA[3]         ; clk        ;
; N/A   ; None         ; 14.442 ns  ; UC:blockUC|tULA             ; outULA[1]         ; clk        ;
; N/A   ; None         ; 14.004 ns  ; UC:blockUC|tULA             ; tULA              ; clk        ;
; N/A   ; None         ; 13.841 ns  ; UC:blockUC|tX[1]            ; tX[1]             ; clk        ;
; N/A   ; None         ; 13.758 ns  ; UC:blockUC|tZ[0]            ; tZ[0]             ; clk        ;
; N/A   ; None         ; 13.749 ns  ; UC:blockUC|tY[0]            ; tY[0]             ; clk        ;
; N/A   ; None         ; 13.695 ns  ; UC:blockUC|tX[1]            ; tZ[1]             ; clk        ;
; N/A   ; None         ; 13.664 ns  ; UC:blockUC|tY[1]            ; tY[1]             ; clk        ;
; N/A   ; None         ; 13.603 ns  ; UC:blockUC|tX[0]            ; tX[0]             ; clk        ;
; N/A   ; None         ; 10.412 ns  ; Memory:blockMemory|value[2] ; memoryValue[2]    ; clk        ;
; N/A   ; None         ; 9.582 ns   ; Memory:blockMemory|func[2]  ; memoryFunction[2] ; clk        ;
; N/A   ; None         ; 9.495 ns   ; Memory:blockMemory|func[1]  ; memoryFunction[1] ; clk        ;
; N/A   ; None         ; 9.488 ns   ; Memory:blockMemory|func[0]  ; memoryFunction[0] ; clk        ;
; N/A   ; None         ; 9.302 ns   ; Register:regX|out[1]        ; outULA[2]         ; clk        ;
; N/A   ; None         ; 9.160 ns   ; Memory:blockMemory|value[1] ; memoryValue[1]    ; clk        ;
; N/A   ; None         ; 8.873 ns   ; Register:regY|out[0]        ; outULA[2]         ; clk        ;
; N/A   ; None         ; 8.799 ns   ; Register:regY|out[1]        ; outULA[2]         ; clk        ;
; N/A   ; None         ; 8.689 ns   ; Register:regX|out[1]        ; outULA[3]         ; clk        ;
; N/A   ; None         ; 8.647 ns   ; Register:regY|out[0]        ; outULA[1]         ; clk        ;
; N/A   ; None         ; 8.639 ns   ; Register:regX|out[1]        ; outULA[1]         ; clk        ;
; N/A   ; None         ; 8.548 ns   ; Register:regX|out[2]        ; outULA[2]         ; clk        ;
; N/A   ; None         ; 8.407 ns   ; Register:regX|out[2]        ; outULA[3]         ; clk        ;
; N/A   ; None         ; 8.260 ns   ; Register:regY|out[0]        ; outULA[3]         ; clk        ;
; N/A   ; None         ; 8.240 ns   ; Register:regY|out[0]        ; outULA[0]         ; clk        ;
; N/A   ; None         ; 8.186 ns   ; Register:regY|out[1]        ; outULA[3]         ; clk        ;
; N/A   ; None         ; 8.101 ns   ; Register:regY|out[1]        ; outULA[1]         ; clk        ;
; N/A   ; None         ; 8.087 ns   ; Register:regX|out[0]        ; outULA[2]         ; clk        ;
; N/A   ; None         ; 7.861 ns   ; Register:regX|out[0]        ; outULA[1]         ; clk        ;
; N/A   ; None         ; 7.749 ns   ; Register:regY|out[2]        ; outULA[2]         ; clk        ;
; N/A   ; None         ; 7.573 ns   ; Register:regY|out[2]        ; outULA[3]         ; clk        ;
; N/A   ; None         ; 7.489 ns   ; Register:regX|out[0]        ; outULA[0]         ; clk        ;
; N/A   ; None         ; 7.474 ns   ; Register:regX|out[0]        ; outULA[3]         ; clk        ;
; N/A   ; None         ; 6.909 ns   ; Register:regY|out[3]        ; outULA[3]         ; clk        ;
; N/A   ; None         ; 5.911 ns   ; Register:regY|out[2]        ; outY[2]           ; clk        ;
; N/A   ; None         ; 5.903 ns   ; Register:regY|out[1]        ; outY[1]           ; clk        ;
; N/A   ; None         ; 5.533 ns   ; Register:regY|out[0]        ; outY[0]           ; clk        ;
; N/A   ; None         ; 5.530 ns   ; Register:regY|out[3]        ; outY[3]           ; clk        ;
; N/A   ; None         ; 5.522 ns   ; Register:regX|out[0]        ; outX[0]           ; clk        ;
; N/A   ; None         ; 5.487 ns   ; Register:regZ|out[2]        ; outZ[2]           ; clk        ;
; N/A   ; None         ; 5.439 ns   ; Register:regX|out[1]        ; outX[1]           ; clk        ;
; N/A   ; None         ; 5.394 ns   ; Register:regZ|out[3]        ; outZ[3]           ; clk        ;
; N/A   ; None         ; 5.345 ns   ; Register:regX|out[2]        ; outX[2]           ; clk        ;
; N/A   ; None         ; 5.279 ns   ; PC:blockPC|out[1]           ; outPC[1]          ; clk        ;
; N/A   ; None         ; 5.141 ns   ; Register:regZ|out[0]        ; outZ[0]           ; clk        ;
; N/A   ; None         ; 5.047 ns   ; Register:regZ|out[1]        ; outZ[1]           ; clk        ;
; N/A   ; None         ; 4.998 ns   ; PC:blockPC|out[2]           ; outPC[2]          ; clk        ;
; N/A   ; None         ; 4.963 ns   ; PC:blockPC|out[3]           ; outPC[3]          ; clk        ;
; N/A   ; None         ; 4.265 ns   ; PC:blockPC|out[0]           ; outPC[0]          ; clk        ;
+-------+--------------+------------+-----------------------------+-------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Dec 11 16:51:18 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "UC:blockUC|tX[1]" is a latch
    Warning: Node "UC:blockUC|tX[0]" is a latch
    Warning: Node "Memory:blockMemory|value[1]" is a latch
    Warning: Node "Memory:blockMemory|func[1]" is a latch
    Warning: Node "Memory:blockMemory|func[0]" is a latch
    Warning: Node "Memory:blockMemory|func[2]" is a latch
    Warning: Node "Memory:blockMemory|value[2]" is a latch
    Warning: Node "UC:blockUC|tY[0]" is a latch
    Warning: Node "UC:blockUC|tULA" is a latch
    Warning: Node "UC:blockUC|tY[1]" is a latch
    Warning: Node "UC:blockUC|tZ[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Memory:blockMemory|func[2]" as buffer
    Info: Detected ripple clock "Memory:blockMemory|func[0]" as buffer
    Info: Detected ripple clock "Memory:blockMemory|func[1]" as buffer
    Info: Detected gated clock "Memory:blockMemory|Mux5~0" as buffer
    Info: Detected ripple clock "PC:blockPC|out[1]" as buffer
    Info: Detected ripple clock "PC:blockPC|out[3]" as buffer
    Info: Detected ripple clock "PC:blockPC|out[2]" as buffer
    Info: Detected ripple clock "PC:blockPC|out[0]" as buffer
    Info: Detected gated clock "UC:blockUC|Decoder0~0" as buffer
Info: Clock "clk" has Internal fmax of 87.23 MHz between source register "UC:blockUC|tULA" and destination register "Register:regY|out[1]" (period= 11.464 ns)
    Info: + Longest register to register delay is 2.214 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 6; REG Node = 'UC:blockUC|tULA'
        Info: 2: + IC(0.486 ns) + CELL(0.462 ns) = 0.948 ns; Loc. = LC_X5_Y1_N1; Fanout = 3; COMB Node = 'Register:regY|Mux1~0'
        Info: 3: + IC(0.764 ns) + CELL(0.502 ns) = 2.214 ns; Loc. = LC_X5_Y1_N9; Fanout = 6; REG Node = 'Register:regY|out[1]'
        Info: Total cell delay = 0.964 ns ( 43.54 % )
        Info: Total interconnect delay = 1.250 ns ( 56.46 % )
    Info: - Smallest clock skew is -9.042 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.093 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'
            Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X5_Y1_N9; Fanout = 6; REG Node = 'Register:regY|out[1]'
            Info: Total cell delay = 1.301 ns ( 62.16 % )
            Info: Total interconnect delay = 0.792 ns ( 37.84 % )
        Info: - Longest clock path from clock "clk" to source register is 11.135 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'
            Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC|out[2]'
            Info: 3: + IC(1.342 ns) + CELL(0.125 ns) = 3.795 ns; Loc. = LC_X3_Y1_N9; Fanout = 5; COMB Node = 'Memory:blockMemory|Mux5~0'
            Info: 4: + IC(3.008 ns) + CELL(0.125 ns) = 6.928 ns; Loc. = LC_X3_Y2_N2; Fanout = 8; REG Node = 'Memory:blockMemory|func[1]'
            Info: 5: + IC(0.456 ns) + CELL(0.462 ns) = 7.846 ns; Loc. = LC_X3_Y2_N8; Fanout = 6; COMB Node = 'UC:blockUC|Decoder0~0'
            Info: 6: + IC(2.970 ns) + CELL(0.319 ns) = 11.135 ns; Loc. = LC_X5_Y1_N2; Fanout = 6; REG Node = 'UC:blockUC|tULA'
            Info: Total cell delay = 2.567 ns ( 23.05 % )
            Info: Total interconnect delay = 8.568 ns ( 76.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.208 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "PC:blockPC|out[2]" and destination pin or register "Memory:blockMemory|func[2]" for clock "clk" (Hold time is 3.471 ns)
    Info: + Largest clock skew is 4.837 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.930 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'
            Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC|out[2]'
            Info: 3: + IC(1.342 ns) + CELL(0.125 ns) = 3.795 ns; Loc. = LC_X3_Y1_N9; Fanout = 5; COMB Node = 'Memory:blockMemory|Mux5~0'
            Info: 4: + IC(3.010 ns) + CELL(0.125 ns) = 6.930 ns; Loc. = LC_X3_Y2_N7; Fanout = 7; REG Node = 'Memory:blockMemory|func[2]'
            Info: Total cell delay = 1.786 ns ( 25.77 % )
            Info: Total interconnect delay = 5.144 ns ( 74.23 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.093 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'
            Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC|out[2]'
            Info: Total cell delay = 1.301 ns ( 62.16 % )
            Info: Total interconnect delay = 0.792 ns ( 37.84 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 1.131 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC|out[2]'
        Info: 2: + IC(0.560 ns) + CELL(0.571 ns) = 1.131 ns; Loc. = LC_X3_Y2_N7; Fanout = 7; REG Node = 'Memory:blockMemory|func[2]'
        Info: Total cell delay = 0.571 ns ( 50.49 % )
        Info: Total interconnect delay = 0.560 ns ( 49.51 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "outULA[2]" through register "UC:blockUC|tULA" is 15.093 ns
    Info: + Longest clock path from clock "clk" to source register is 11.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'
        Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC|out[2]'
        Info: 3: + IC(1.342 ns) + CELL(0.125 ns) = 3.795 ns; Loc. = LC_X3_Y1_N9; Fanout = 5; COMB Node = 'Memory:blockMemory|Mux5~0'
        Info: 4: + IC(3.008 ns) + CELL(0.125 ns) = 6.928 ns; Loc. = LC_X3_Y2_N2; Fanout = 8; REG Node = 'Memory:blockMemory|func[1]'
        Info: 5: + IC(0.456 ns) + CELL(0.462 ns) = 7.846 ns; Loc. = LC_X3_Y2_N8; Fanout = 6; COMB Node = 'UC:blockUC|Decoder0~0'
        Info: 6: + IC(2.970 ns) + CELL(0.319 ns) = 11.135 ns; Loc. = LC_X5_Y1_N2; Fanout = 6; REG Node = 'UC:blockUC|tULA'
        Info: Total cell delay = 2.567 ns ( 23.05 % )
        Info: Total interconnect delay = 8.568 ns ( 76.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 6; REG Node = 'UC:blockUC|tULA'
        Info: 2: + IC(0.716 ns) + CELL(0.125 ns) = 0.841 ns; Loc. = LC_X6_Y1_N2; Fanout = 1; COMB Node = 'ULA:blockULA|out[2]~2'
        Info: 3: + IC(1.663 ns) + CELL(1.454 ns) = 3.958 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'outULA[2]'
        Info: Total cell delay = 1.579 ns ( 39.89 % )
        Info: Total interconnect delay = 2.379 ns ( 60.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Wed Dec 11 16:51:18 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


