<HTML>		<HEAD>		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">        <title>Block Diagram and Buses</title>		</HEAD>	<BODY bgcolor="#ffffff"><!-- start of header --><!--#include virtual="/includes/framesetheader" --><!-- end of header --><a href="Architecture.html" target="content"><img src="../images/previous.gif" border="0"></a><a href="Microprocessor_and_Cache.html" target="content"><img src="../images/next.gif" border="0"></a>&nbsp;<br><!-- apple_doc: pageHeadingStart --><a name = "TPXREF102"></a><h2><font face="Lucida Grande,Helvetica,Arial">Block Diagram and Buses</font></h2><!-- apple_doc: pageHeadingEnd --><p>This section is an overview of the major ICs and buses onthe computer's main logic board. </p><dl><dd> <a href="#TPXREF103">"Block Diagram"</a></dd><dd> <a href="#TPXREF104">"Main ICs and Buses"</a></dd></dl><br><a name = "TPXREF103"></a><h3><font face="Lucida Grande,Helvetica,Arial">Block Diagram</font></h3><p> <a href="#TPXREF126">Figure 2-1</a> is a simplified block diagram of the main logic board.The diagram shows the input and output connectors, the main ICs,and the buses that connect them together. </p><br><a name = "TPXREF126"></a><p><b><font face="Geneva,Helvetica,Arial" size="2">Figure2-1 Block diagram </font></b></p> <img src = "../art/ox01.gif" alt = "[image: ../art/ox01.gif]"><br><a name = "TPXREF104"></a><h3><font face="Lucida Grande,Helvetica,Arial">Main ICs and Buses</font></h3><p>The architecture of the PowerBook G4 computer is designedaround the PowerPC G4 microprocessor and two custom ICs: the Uni-Nmemory controller and bus bridge, and the KeyLargo I/O device controller.Those three ICs occupy the center of the block diagram. </p><p>The PowerPC G4 microprocessor is connected to the Uni-N memorycontroller and bus bridge IC by a MaxBus bus. The bus clock speedis 133 MHz on the 667-MHz model and 100 MHz on the 550-MHz model.The Uni-N IC has other buses that connect with the KeyLargo IC,the main system RAM, and the graphics IC. The buses implementedby the Uni-N IC are summarized in Table 2-1, which is in the section  <a href="Memory_Cont_Bus_Bridge_.html#TPXREF108" target = "content">"Memory Controller and Bus Bridge"</a>. </p><p>The Uni-N IC is connected to the KeyLargo I/O controller ICby a 32-bit PCI bus with a bus clock speed of 33 MHz. That bus alsoconnects to the Boot ROM and the CardBus controller. The KeyLargoIC has other buses that connect with the hard disk drive and the DVD-ROM/CD-RWCombo drive, the power controller IC, the sound IC, the internal modemmodule, and the wireless LAN module. </p><p>Each of the components listed here is described in one ofthe following sections. </p><br>    <br><a href="Architecture.html" target="content"><img src="../images/previous.gif" border="0"></a><a href="Microprocessor_and_Cache.html" target="content"><img src="../images/next.gif" border="0"></a>&nbsp;<br><br><p><hr><font face="Geneva,Helvetica,Arial" size="2">&#169; 2001 Apple Computer, Inc. (Last Updated December 17, 2001)</font></p><!-- start of footer --><!--#include virtual="/includes/framesetfooter-front" --><!-- end of footer --></body></html>