[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28328       tick       3227332       1506913       1453247       3227332 
      2  28328       tick       4411778       2159242       2132896       4411778 
      3  28328       tick       4398701       2154189       2133078       4398701 
      4  28328       tick       4398022       2152451       2137116       4398022 
      5  28328       tick       4400988       2154339       2129774       4400988 
      6  28328       tick       4406596       2157082       2142102       4406596 
      7  28328       tick       4403774       2155162       2140219       4403774 
      8  28328       tick       4405345       2157076       2127869       4405345 
      9  28328       tick       4257345       2085130       2069365       4257345 
     10  28328       tick       4539235       2222506       2198789       4539235 
     11  28328       tick       4405780       2156695       2140399       4405780 
     12  28328       tick       4401319       2154974       2133131       4401319 
     13  28328       tick       4394387       2151536       2131540       4394387 
     14  28328       tick       4393854       2151709       2133851       4393854 
     15  28328       tick       4407694       2158414       2136414       4407694 
     16  28328       tick       4407843       2157883       2137784       4407843 
     17  28328       tick       4391941       2150317       2134756       4391941 
     18  28328       tick       4400404       2154469       2130164       4400404 
     19  28328       tick       4395125       2151955       2135541       4395125 
     20  28328       tick       4404692       2156320       2139626       4404692 
     21  28328       exit       3019374       1477884       1461213       3019374 
