Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:13:19 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.952        0.000                      0                 6309        0.042        0.000                      0                 6309        2.927        0.000                       0                  2896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.952        0.000                      0                 6309        0.042        0.000                      0                 6309        2.927        0.000                       0                  2896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.750ns (18.606%)  route 3.281ns (81.394%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.035     0.035    fsm5/clk
    SLICE_X27Y121        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm5/out_reg[0]/Q
                         net (fo=11, routed)          0.443     0.576    fsm5/fsm5_out[0]
    SLICE_X27Y122        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.744 f  fsm5/out[0]_i_3__3/O
                         net (fo=2, routed)           0.186     0.930    fsm5/out_reg[0]_1
    SLICE_X27Y122        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     0.994 r  fsm5/out[31]_i_2__2/O
                         net (fo=41, routed)          0.299     1.293    A_read1_0/mem_reg[7][7][31]
    SLICE_X26Y119        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     1.393 r  A_read1_0/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.107     2.500    A0_0/A0_0_addr0[1]
    SLICE_X20Y156        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     2.650 r  A0_0/out[28]_i_25/O
                         net (fo=1, routed)           0.012     2.662    A0_0/out[28]_i_25_n_0
    SLICE_X20Y156        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     2.740 r  A0_0/out_reg[28]_i_11/O
                         net (fo=1, routed)           0.000     2.740    A0_0/out_reg[28]_i_11_n_0
    SLICE_X20Y156        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.768 r  A0_0/out_reg[28]_i_4/O
                         net (fo=1, routed)           0.392     3.160    A0_0/out_reg[28]_i_4_n_0
    SLICE_X22Y149        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     3.224 r  A0_0/out[28]_i_1/O
                         net (fo=2, routed)           0.842     4.066    A_read1_0/A0_0_read_data[28]
    SLICE_X28Y114        FDRE                                         r  A_read1_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X28Y114        FDRE                                         r  A_read1_0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y114        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.808ns (20.430%)  route 3.147ns (79.570%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    fsm10/clk
    SLICE_X28Y117        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm10/out_reg[2]/Q
                         net (fo=23, routed)          0.275     0.408    fsm10/fsm10_out[2]
    SLICE_X25Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.587 r  fsm10/out[31]_i_4/O
                         net (fo=1, routed)           0.152     0.739    fsm7/done_reg_1
    SLICE_X24Y115        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     0.778 r  fsm7/out[31]_i_2__1/O
                         net (fo=4, routed)           0.073     0.851    A_read1_0/out_reg[0]_66
    SLICE_X24Y115        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150     1.001 r  A_read1_0/out[31]_i_3/O
                         net (fo=41, routed)          0.263     1.264    A_read1_0/A_read1_0_write_en
    SLICE_X27Y119        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     1.378 r  A_read1_0/mem[7][7][31]_i_2/O
                         net (fo=320, routed)         1.333     2.711    A0_0/A0_0_addr0[2]
    SLICE_X33Y153        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     2.797 r  A0_0/out_reg[18]_i_13/O
                         net (fo=1, routed)           0.000     2.797    A0_0/out_reg[18]_i_13_n_0
    SLICE_X33Y153        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.824 r  A0_0/out_reg[18]_i_5/O
                         net (fo=1, routed)           0.365     3.189    A0_0/out_reg[18]_i_5_n_0
    SLICE_X31Y152        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     3.306 r  A0_0/out[18]_i_1/O
                         net (fo=2, routed)           0.686     3.992    A_read1_0/A0_0_read_data[18]
    SLICE_X27Y119        FDRE                                         r  A_read1_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.024     7.024    A_read1_0/clk
    SLICE_X27Y119        FDRE                                         r  A_read1_0/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y119        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read1_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.808ns (20.846%)  route 3.068ns (79.154%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    fsm10/clk
    SLICE_X28Y117        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm10/out_reg[2]/Q
                         net (fo=23, routed)          0.275     0.408    fsm10/fsm10_out[2]
    SLICE_X25Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.587 r  fsm10/out[31]_i_4/O
                         net (fo=1, routed)           0.152     0.739    fsm7/done_reg_1
    SLICE_X24Y115        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     0.778 r  fsm7/out[31]_i_2__1/O
                         net (fo=4, routed)           0.073     0.851    A_read1_0/out_reg[0]_66
    SLICE_X24Y115        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150     1.001 r  A_read1_0/out[31]_i_3/O
                         net (fo=41, routed)          0.263     1.264    A_read1_0/A_read1_0_write_en
    SLICE_X27Y119        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     1.378 r  A_read1_0/mem[7][7][31]_i_2/O
                         net (fo=320, routed)         1.333     2.711    A0_0/A0_0_addr0[2]
    SLICE_X33Y153        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     2.797 r  A0_0/out_reg[18]_i_13/O
                         net (fo=1, routed)           0.000     2.797    A0_0/out_reg[18]_i_13_n_0
    SLICE_X33Y153        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.824 r  A0_0/out_reg[18]_i_5/O
                         net (fo=1, routed)           0.365     3.189    A0_0/out_reg[18]_i_5_n_0
    SLICE_X31Y152        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     3.306 r  A0_0/out[18]_i_1/O
                         net (fo=2, routed)           0.607     3.913    A_read0_0/A0_0_read_data[18]
    SLICE_X26Y132        FDRE                                         r  A_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X26Y132        FDRE                                         r  A_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y132        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[7][5][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.793ns (20.841%)  route 3.012ns (79.159%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    fsm10/clk
    SLICE_X28Y117        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm10/out_reg[2]/Q
                         net (fo=23, routed)          0.275     0.408    fsm10/fsm10_out[2]
    SLICE_X25Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.587 r  fsm10/out[31]_i_4/O
                         net (fo=1, routed)           0.152     0.739    fsm7/done_reg_1
    SLICE_X24Y115        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     0.778 r  fsm7/out[31]_i_2__1/O
                         net (fo=4, routed)           0.073     0.851    A_read1_0/out_reg[0]_66
    SLICE_X24Y115        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150     1.001 r  A_read1_0/out[31]_i_3/O
                         net (fo=41, routed)          0.365     1.366    fsm2/out_reg[0]_2
    SLICE_X25Y120        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     1.480 r  fsm2/mem[7][7][31]_i_8/O
                         net (fo=136, routed)         0.656     2.136    fsm2/out_reg[1]_0[0]
    SLICE_X26Y130        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     2.235 r  fsm2/mem[7][5][31]_i_2/O
                         net (fo=8, routed)           0.187     2.422    A_read1_0/mem_reg[0][5]_2
    SLICE_X27Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     2.538 r  A_read1_0/mem[7][5][31]_i_1/O
                         net (fo=32, routed)          1.304     3.842    A0_0/mem_reg[7][5][31]_0
    SLICE_X18Y152        FDRE                                         r  A0_0/mem_reg[7][5][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.025     7.025    A0_0/clk
    SLICE_X18Y152        FDRE                                         r  A0_0/mem_reg[7][5][25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X18Y152        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     6.948    A0_0/mem_reg[7][5][25]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.867ns (22.519%)  route 2.983ns (77.481%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.035     0.035    fsm5/clk
    SLICE_X27Y121        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm5/out_reg[0]/Q
                         net (fo=11, routed)          0.443     0.576    fsm5/fsm5_out[0]
    SLICE_X27Y122        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.744 f  fsm5/out[0]_i_3__3/O
                         net (fo=2, routed)           0.186     0.930    fsm5/out_reg[0]_1
    SLICE_X27Y122        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     0.994 r  fsm5/out[31]_i_2__2/O
                         net (fo=41, routed)          0.299     1.293    A_read1_0/mem_reg[7][7][31]
    SLICE_X26Y119        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     1.393 r  A_read1_0/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         0.876     2.269    A0_0/A0_0_addr0[1]
    SLICE_X24Y156        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     2.419 r  A0_0/out[27]_i_16/O
                         net (fo=1, routed)           0.018     2.437    A0_0/out[27]_i_16_n_0
    SLICE_X24Y156        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     2.517 r  A0_0/out_reg[27]_i_7/O
                         net (fo=1, routed)           0.000     2.517    A0_0/mem[27]
    SLICE_X24Y156        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.545 r  A0_0/out_reg[27]_i_2/O
                         net (fo=1, routed)           0.351     2.896    A0_0/out_reg[27]_i_2_n_0
    SLICE_X25Y152        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.075 r  A0_0/out[27]_i_1/O
                         net (fo=2, routed)           0.810     3.885    A_read1_0/A0_0_read_data[27]
    SLICE_X27Y117        FDRE                                         r  A_read1_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.025     7.025    A_read1_0/clk
    SLICE_X27Y117        FDRE                                         r  A_read1_0/out_reg[27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y117        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read1_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.306ns (34.523%)  route 2.477ns (65.477%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    fsm10/clk
    SLICE_X28Y117        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm10/out_reg[2]/Q
                         net (fo=23, routed)          0.448     0.581    fsm10/fsm10_out[2]
    SLICE_X27Y118        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.661 f  fsm10/y2_int0_addr0[3]_INST_0_i_4/O
                         net (fo=29, routed)          0.422     1.083    fsm1/out_reg[0]_7
    SLICE_X30Y115        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     1.231 r  fsm1/x2_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.164     1.395    fsm1/out_reg[0]_0
    SLICE_X29Y116        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.511 r  fsm1/mem_reg_0_7_0_0_i_6/O
                         net (fo=37, routed)          0.132     1.643    i0/out_reg[31]
    SLICE_X29Y118        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     1.682 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.427     2.109    x10/mem_reg_0_7_9_9/A0
    SLICE_X31Y122        RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.309 r  x10/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.332     2.641    add3/read_data[9]
    SLICE_X30Y121        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     2.790 r  add3/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     2.800    add3/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X30Y121        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.033 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.061    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.206 r  add3/mem_reg_0_7_16_16_i_2/O[5]
                         net (fo=1, routed)           0.210     3.416    x1_int_read0_0/out[21]
    SLICE_X30Y124        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.516 r  x1_int_read0_0/mem_reg_0_7_21_21_i_1__0/O
                         net (fo=1, routed)           0.304     3.820    x10/mem_reg_0_7_21_21/D
    SLICE_X31Y121        RAMS32                                       r  x10/mem_reg_0_7_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_21_21/WCLK
    SLICE_X31Y121        RAMS32                                       r  x10/mem_reg_0_7_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y121        RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x10/mem_reg_0_7_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.255ns (33.547%)  route 2.486ns (66.453%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    fsm10/clk
    SLICE_X28Y117        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm10/out_reg[2]/Q
                         net (fo=23, routed)          0.448     0.581    fsm10/fsm10_out[2]
    SLICE_X27Y118        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.661 f  fsm10/y2_int0_addr0[3]_INST_0_i_4/O
                         net (fo=29, routed)          0.422     1.083    fsm1/out_reg[0]_7
    SLICE_X30Y115        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     1.231 r  fsm1/x2_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.164     1.395    fsm1/out_reg[0]_0
    SLICE_X29Y116        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.511 r  fsm1/mem_reg_0_7_0_0_i_6/O
                         net (fo=37, routed)          0.132     1.643    i0/out_reg[31]
    SLICE_X29Y118        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     1.682 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.427     2.109    x10/mem_reg_0_7_9_9/A0
    SLICE_X31Y122        RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.309 r  x10/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.332     2.641    add3/read_data[9]
    SLICE_X30Y121        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     2.790 r  add3/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     2.800    add3/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X30Y121        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.033 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.061    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.084 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.112    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X30Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.221 r  add3/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=1, routed)           0.139     3.360    x1_int_read0_0/out[28]
    SLICE_X30Y124        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     3.422 r  x1_int_read0_0/mem_reg_0_7_28_28_i_1__0/O
                         net (fo=1, routed)           0.356     3.778    x10/mem_reg_0_7_28_28/D
    SLICE_X31Y122        RAMS32                                       r  x10/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_28_28/WCLK
    SLICE_X31Y122        RAMS32                                       r  x10/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y122        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x10/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.258ns (33.627%)  route 2.483ns (66.373%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    fsm10/clk
    SLICE_X28Y117        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm10/out_reg[2]/Q
                         net (fo=23, routed)          0.448     0.581    fsm10/fsm10_out[2]
    SLICE_X27Y118        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.661 f  fsm10/y2_int0_addr0[3]_INST_0_i_4/O
                         net (fo=29, routed)          0.422     1.083    fsm1/out_reg[0]_7
    SLICE_X30Y115        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     1.231 r  fsm1/x2_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.164     1.395    fsm1/out_reg[0]_0
    SLICE_X29Y116        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.511 r  fsm1/mem_reg_0_7_0_0_i_6/O
                         net (fo=37, routed)          0.132     1.643    i0/out_reg[31]
    SLICE_X29Y118        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     1.682 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.427     2.109    x10/mem_reg_0_7_9_9/A0
    SLICE_X31Y122        RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.309 r  x10/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.332     2.641    add3/read_data[9]
    SLICE_X30Y121        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     2.790 r  add3/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     2.800    add3/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X30Y121        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.033 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.061    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X30Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.158 r  add3/mem_reg_0_7_16_16_i_2/O[1]
                         net (fo=1, routed)           0.193     3.351    x1_int_read0_0/out[17]
    SLICE_X29Y121        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.451 r  x1_int_read0_0/mem_reg_0_7_17_17_i_1__0/O
                         net (fo=1, routed)           0.327     3.778    x10/mem_reg_0_7_17_17/D
    SLICE_X31Y121        RAMS32                                       r  x10/mem_reg_0_7_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_17_17/WCLK
    SLICE_X31Y121        RAMS32                                       r  x10/mem_reg_0_7_17_17/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y121        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_17_17/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.783ns (20.444%)  route 3.047ns (79.556%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.035     0.035    fsm5/clk
    SLICE_X27Y121        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm5/out_reg[0]/Q
                         net (fo=11, routed)          0.443     0.576    fsm5/fsm5_out[0]
    SLICE_X27Y122        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.744 f  fsm5/out[0]_i_3__3/O
                         net (fo=2, routed)           0.186     0.930    fsm5/out_reg[0]_1
    SLICE_X27Y122        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     0.994 r  fsm5/out[31]_i_2__2/O
                         net (fo=41, routed)          0.299     1.293    A_read1_0/mem_reg[7][7][31]
    SLICE_X26Y119        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     1.393 r  A_read1_0/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.202     2.595    A0_0/A0_0_addr0[1]
    SLICE_X34Y152        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.769 r  A0_0/out[13]_i_26/O
                         net (fo=1, routed)           0.027     2.796    A0_0/out[13]_i_26_n_0
    SLICE_X34Y152        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     2.879 r  A0_0/out_reg[13]_i_12/O
                         net (fo=1, routed)           0.000     2.879    A0_0/out_reg[13]_i_12_n_0
    SLICE_X34Y152        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.909 r  A0_0/out_reg[13]_i_5/O
                         net (fo=1, routed)           0.314     3.223    A0_0/out_reg[13]_i_5_n_0
    SLICE_X29Y152        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     3.289 r  A0_0/out[13]_i_1/O
                         net (fo=2, routed)           0.576     3.865    A_read0_0/A0_0_read_data[13]
    SLICE_X29Y130        FDRE                                         r  A_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X29Y130        FDRE                                         r  A_read0_0/out_reg[13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y130        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.783ns (20.449%)  route 3.046ns (79.551%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.035     0.035    fsm5/clk
    SLICE_X27Y121        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm5/out_reg[0]/Q
                         net (fo=11, routed)          0.443     0.576    fsm5/fsm5_out[0]
    SLICE_X27Y122        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.744 f  fsm5/out[0]_i_3__3/O
                         net (fo=2, routed)           0.186     0.930    fsm5/out_reg[0]_1
    SLICE_X27Y122        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     0.994 r  fsm5/out[31]_i_2__2/O
                         net (fo=41, routed)          0.299     1.293    A_read1_0/mem_reg[7][7][31]
    SLICE_X26Y119        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     1.393 r  A_read1_0/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.196     2.589    A0_0/A0_0_addr0[1]
    SLICE_X34Y150        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.763 r  A0_0/out[30]_i_26/O
                         net (fo=1, routed)           0.027     2.790    A0_0/out[30]_i_26_n_0
    SLICE_X34Y150        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     2.873 r  A0_0/out_reg[30]_i_12/O
                         net (fo=1, routed)           0.000     2.873    A0_0/out_reg[30]_i_12_n_0
    SLICE_X34Y150        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.903 r  A0_0/out_reg[30]_i_5/O
                         net (fo=1, routed)           0.314     3.217    A0_0/out_reg[30]_i_5_n_0
    SLICE_X29Y150        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     3.283 r  A0_0/out[30]_i_1/O
                         net (fo=2, routed)           0.581     3.864    A_read0_0/A0_0_read_data[30]
    SLICE_X28Y130        FDRE                                         r  A_read0_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y130        FDRE                                         r  A_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y130        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  3.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X27Y114        FDRE                                         r  bin_read1_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[10]/Q
                         net (fo=1, routed)           0.056     0.108    tmp2_0/out_reg[10]_1
    SLICE_X27Y113        FDRE                                         r  tmp2_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    tmp2_0/clk
    SLICE_X27Y113        FDRE                                         r  tmp2_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y113        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp2_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X27Y125        FDRE                                         r  mult_pipe0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y125        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[13]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read0_0/out[13]
    SLICE_X27Y124        FDRE                                         r  bin_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X27Y124        FDRE                                         r  bin_read0_0/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y124        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.038ns (39.175%)  route 0.059ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X28Y125        FDRE                                         r  mult_pipe0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[16]/Q
                         net (fo=1, routed)           0.059     0.110    bin_read0_0/out[16]
    SLICE_X28Y124        FDRE                                         r  bin_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X28Y124        FDRE                                         r  bin_read0_0/out_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y124        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X27Y125        FDRE                                         r  mult_pipe0/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe0/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.059     0.111    mult_pipe0/p_1_in[6]
    SLICE_X27Y123        FDRE                                         r  mult_pipe0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X27Y123        FDRE                                         r  mult_pipe0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y123        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X28Y111        FDRE                                         r  mult_pipe1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[24]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read1_0/Q[24]
    SLICE_X27Y111        FDRE                                         r  bin_read1_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X27Y111        FDRE                                         r  bin_read1_0/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y111        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X27Y109        FDRE                                         r  bin_read1_0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[2]/Q
                         net (fo=1, routed)           0.060     0.112    tmp2_0/out_reg[2]_1
    SLICE_X27Y110        FDRE                                         r  tmp2_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    tmp2_0/clk
    SLICE_X27Y110        FDRE                                         r  tmp2_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y110        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp2_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[1][5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X27Y132        FDRE                                         r  A_int_read0_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[10]/Q
                         net (fo=64, routed)          0.061     0.113    A0_0/mem_reg[7][7][10]_0
    SLICE_X27Y132        FDRE                                         r  A0_0/mem_reg[1][5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    A0_0/clk
    SLICE_X27Y132        FDRE                                         r  A0_0/mem_reg[1][5][10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y132        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[1][5][10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i4/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.406%)  route 0.041ns (40.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    i4/clk
    SLICE_X29Y118        FDRE                                         r  i4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  i4/out_reg[0]/Q
                         net (fo=8, routed)           0.035     0.087    i4/i4_out[0]
    SLICE_X29Y118        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     0.108 r  i4/out[1]_i_1__14/O
                         net (fo=1, routed)           0.006     0.114    i4/out[1]_i_1__14_n_0
    SLICE_X29Y118        FDRE                                         r  i4/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    i4/clk
    SLICE_X29Y118        FDRE                                         r  i4/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y118        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    i4/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X28Y125        FDRE                                         r  mult_pipe0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[23]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read0_0/out[23]
    SLICE_X28Y124        FDRE                                         r  bin_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X28Y124        FDRE                                         r  bin_read0_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y124        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.465%)  route 0.047ns (46.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    i2/clk
    SLICE_X27Y119        FDRE                                         r  i2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  i2/out_reg[1]/Q
                         net (fo=5, routed)           0.032     0.083    i2/out_reg[3]_0[1]
    SLICE_X27Y119        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.098 r  i2/out[1]_i_1__12/O
                         net (fo=1, routed)           0.015     0.113    i2/i2_in[1]
    SLICE_X27Y119        FDRE                                         r  i2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    i2/clk
    SLICE_X27Y119        FDRE                                         r  i2/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    i2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y111  x20/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y111  x20/mem_reg_0_7_13_13/SP/CLK



