Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  9 23:06:52 2021
| Host         : DESKTOP-CJI5TPG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file series_adder_axi_wrapper_control_sets_placed.rpt
| Design       : series_adder_axi_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           14 |
| Yes          | No                    | No                     |              46 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+--------------------------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+--------------------------------------+------------------+----------------+
|  clk         | u_series_adder/data_vld_reg            | rst_p                                |                1 |              5 |
|  clk         | u_series_adder/result_byte_vld_i_1_n_0 |                                      |                2 |              6 |
|  clk         | u_series_adder/result_byte_vld         |                                      |                2 |              8 |
|  clk         | byte_ctr                               | byte_ctr[0]_i_1__0_n_0               |                4 |             16 |
|  clk         | num_bytes_r                            |                                      |                5 |             16 |
|  clk         | u_series_adder/last_bit_in_byte        | u_series_adder/byte_ctr[0]_i_1_n_0   |                4 |             16 |
|  clk         | u_series_adder/module_idle_reg_n_0     |                                      |                4 |             16 |
|  clk         | u_series_adder/result_byte_vld         | u_series_adder/byte_out_ctr_reg[1]_0 |                6 |             24 |
|  clk         |                                        | rst_p                                |               14 |             40 |
|  clk         |                                        |                                      |               20 |             58 |
+--------------+----------------------------------------+--------------------------------------+------------------+----------------+


