Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 30 18:00:07 2019
| Host         : DESKTOP-L2Q9UI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   158 |
| Unused register locations in slices containing registers |   212 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      6 |            2 |
|      8 |           22 |
|     10 |            8 |
|     12 |            4 |
|    16+ |          118 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             910 |          141 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             902 |          157 |
| Yes          | No                    | No                     |            1034 |          134 |
| Yes          | No                    | Yes                    |              24 |            3 |
| Yes          | Yes                   | No                     |            1694 |          211 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                           Set/Reset Signal                                                                                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Controleur/MEF/d_davs                                 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                          |                1 |              2 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                         | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                1 |              4 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              4 |
|  Synchronisation/CLK                                   |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  sys_clock_IBUF_BUFG                                   |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |              6 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                                        |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                         |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                      | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                            | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                     |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                 |                3 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                3 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                2 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                           | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                     |                2 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                           |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |             10 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                1 |             10 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                2 |             10 |
|  sys_clock_IBUF_BUFG                                   |                                                                                                                                                                                                                                                              | Synchronisation/eqOp2_in                                                                                                                                                                                                                                            |                1 |             10 |
|  sys_clock_IBUF_BUFG                                   | Synchronisation/eqOp2_in                                                                                                                                                                                                                                     | Synchronisation/ValueCounter200kHz[4]_i_1_n_0                                                                                                                                                                                                                       |                2 |             10 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                1 |             10 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                             | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                    |                2 |             10 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                             | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                1 |             12 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                2 |             12 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | Design/design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |             12 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                            |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                           | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                      | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                3 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                       | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                      | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                       | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                      | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                      | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                      | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                   |                3 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                3 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                4 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                      | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                3 |             16 |
|  sys_clock_IBUF_BUFG                                   | Synchronisation/q_s100HzInt                                                                                                                                                                                                                                  | Synchronisation/q_s1HzInt                                                                                                                                                                                                                                           |                3 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                3 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                          | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                    | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                         |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                3 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                           | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                          | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                           | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                3 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                1 |             16 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                2 |             18 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                4 |             18 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |                4 |             18 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |                4 |             18 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             18 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                3 |             18 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                2 |             18 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             18 |
|  Synchronisation/CLK                                   | Controleur/MEF/E[0]                                                                                                                                                                                                                                          | i_btn_IBUF[0]                                                                                                                                                                                                                                                       |                3 |             24 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             24 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                     |                2 |             24 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                7 |             24 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             26 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             26 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |             28 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |             28 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                            |                5 |             32 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             32 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             32 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                                     |                2 |             32 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                                     |                2 |             32 |
|  sys_clock_IBUF_BUFG                                   | Synchronisation/ValueCounter200kHz[4]_i_1_n_0                                                                                                                                                                                                                | Synchronisation/q_s100HzInt                                                                                                                                                                                                                                         |                4 |             32 |
|  Synchronisation/CLK                                   |                                                                                                                                                                                                                                                              | i_btn_IBUF[0]                                                                                                                                                                                                                                                       |                6 |             34 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             34 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             34 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                       |                7 |             34 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                5 |             40 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               13 |             40 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                7 |             40 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                9 |             40 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                     |               10 |             42 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             42 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |               10 |             48 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                           | Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                       |                9 |             52 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |               10 |             60 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                              | Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             |               15 |             64 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                        | Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |               13 |             64 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                        | Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |               12 |             64 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |                8 |             64 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                        | Design/design_1_i/myIO_IP_1/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       |               10 |             64 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               11 |             68 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                     |                9 |             68 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               11 |             70 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                                     |               10 |             94 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             94 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                       |                                                                                                                                                                                                                                                                     |               10 |            104 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                     |               11 |            104 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                         |               18 |            122 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |               18 |            130 |
|  Design/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |              137 |            900 |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


