{"vcs1":{"timestamp_begin":1680775288.253269725, "rt":0.78, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680775289.067530110, "rt":0.99, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680775290.075001494, "rt":0.42, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680775287.975177558}
{"VCS_COMP_START_TIME": 1680775287.975177558}
{"VCS_COMP_END_TIME": 1680775290.987224947}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339460}}
{"stitch_vcselab": {"peak_mem": 239092}}
