Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.02s.
Loading /eda/cad_run/studentas2/NCSU_CDK_1.6.0b/.simrc file.

Running simulation in directory: "/eda/cad_run/studentas2/NCSU_CDK_1.6.0b/ALU_KP/LVS".



Begin netlist:    Dec 16 00:07:38 2025
	view name list	= ("auLvs" "extracted")
	stop name list	= ("auLvs")
	library name	= "ALU_KP"
	cell name	= "4B_LU"
	view name	= "extracted"
	globals lib	= "basic"
Running Artist Flat Netlisting ...
*WARNING* Parameter 'lxUseCell' already exists.
End netlist:    Dec 16 00:07:38 2025

Moving original netlist to extNetlist
Removing parasitic components from netlist
	presistors removed:  0
	pcapacitors removed: 873
	pinductors removed:  0
	pdiodes removed:     0
	trans lines removed: 0
	148 nodes merged into 148 nodes


Begin netlist:    Dec 16 00:07:38 2025
	view name list	= ("auLvs" "cmos_sch" "schematic" "symbol")
	stop name list	= ("auLvs")
	library name	= "ALU_KP"
	cell name	= "4B_LU"
	view name	= "schematic"
	globals lib	= "basic"
Running Artist Flat Netlisting ...
End netlist:    Dec 16 00:07:38 2025

Moving original netlist to extNetlist
Removing parasitic components from netlist
	presistors removed:  0
	pcapacitors removed: 0
	pinductors removed:  0
	pdiodes removed:     0
	trans lines removed: 0
	656 nodes merged into 656 nodes

Running netlist comparison program:  LVS
Begin comparison:    Dec 16 00:07:38 2025
@(#)$CDS: LVS version 6.1.8-64b 04/16/2019 23:39 (ip-172-18-22-52) $

The net-lists match.

                             layout  schematic
                                instances
        un-matched              0       0      
        rewired                 0       0      
        size errors             0       0      
        pruned                  0       0      
        active                  272     272    
        total                   272     272    

                                  nets
        un-matched              0       0      
        merged                  0       0      
        pruned                  0       0      
        active                  148     148    
        total                   148     148    

                                terminals
        un-matched              0       0      
        matched but
        different type          0       0      
        total                   16      16     
End comparison:      Dec 16 00:07:38 2025


Comparison program completed successfully.
