<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: RSIM Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RSIM Register Masks<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c___peripheral___access___layer.html">ADC Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_n_t___peripheral___access___layer.html">ANT Peripheral Access Layer</a> &raquo; <a class="el" href="group___b_t_l_e___r_f___peripheral___access___layer.html">BTLE_RF Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_p___peripheral___access___layer.html">CMP Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_t___peripheral___access___layer.html">CMT Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_a_c___peripheral___access___layer.html">DAC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_c_d_c___peripheral___access___layer.html">DCDC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a_m_u_x___peripheral___access___layer.html">DMAMUX Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_g_p_i_o___peripheral___access___layer.html">FGPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_t_f_a___peripheral___access___layer.html">FTFA Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_e_n_f_s_k___peripheral___access___layer.html">GENFSK Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_p_i_o___peripheral___access___layer.html">GPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_c___peripheral___access___layer.html">I2C Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_l_w_u___peripheral___access___layer.html">LLWU Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_t_m_r___peripheral___access___layer.html">LPTMR Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html">LPUART Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_t_c___peripheral___access___layer.html">LTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_g___peripheral___access___layer.html">MCG Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_m___peripheral___access___layer.html">MCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_t_b___peripheral___access___layer.html">MTB Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_t_b_d_w_t___peripheral___access___layer.html">MTBDWT Peripheral Access Layer</a> &raquo; <a class="el" href="group___n_v___peripheral___access___layer.html">NV Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_i_t___peripheral___access___layer.html">PIT Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_m_c___peripheral___access___layer.html">PMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_o_r_t___peripheral___access___layer.html">PORT Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_c_m___peripheral___access___layer.html">RCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_f_s_y_s___peripheral___access___layer.html">RFSYS Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_o_m___peripheral___access___layer.html">ROM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_s_i_m___peripheral___access___layer.html">RSIM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf7a0b036b1a9d11c5907ccb2d6b7f8da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf7a0b036b1a9d11c5907ccb2d6b7f8da">RSIM_BASE</a>&#160;&#160;&#160;(0x40059000u)</td></tr>
<tr class="separator:gaf7a0b036b1a9d11c5907ccb2d6b7f8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842f22fa866ac75a29feb1261f75e5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga842f22fa866ac75a29feb1261f75e5e6">RSIM</a>&#160;&#160;&#160;((<a class="el" href="struct_r_s_i_m___type.html">RSIM_Type</a> *)<a class="el" href="group___r_s_i_m___register___masks.html#gaf7a0b036b1a9d11c5907ccb2d6b7f8da">RSIM_BASE</a>)</td></tr>
<tr class="separator:ga842f22fa866ac75a29feb1261f75e5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88dd93278240efd7031a18c90a4aeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf88dd93278240efd7031a18c90a4aeac">RSIM_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___r_s_i_m___register___masks.html#gaf7a0b036b1a9d11c5907ccb2d6b7f8da">RSIM_BASE</a> }</td></tr>
<tr class="separator:gaf88dd93278240efd7031a18c90a4aeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd88afd8353ea8f54d7181a9a1a1d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaedd88afd8353ea8f54d7181a9a1a1d64">RSIM_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___r_s_i_m___register___masks.html#ga842f22fa866ac75a29feb1261f75e5e6">RSIM</a> }</td></tr>
<tr class="separator:gaedd88afd8353ea8f54d7181a9a1a1d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CONTROL - Radio System Control</h2></td></tr>
<tr class="memitem:ga22a9df38a98e1a15bb0a20bc836e6c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga22a9df38a98e1a15bb0a20bc836e6c2e">RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga22a9df38a98e1a15bb0a20bc836e6c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98658b8b9d27f3e0d01448f105fa1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0d98658b8b9d27f3e0d01448f105fa1a">RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0d98658b8b9d27f3e0d01448f105fa1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049eed7d0801b8241c090a7eea372f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga049eed7d0801b8241c090a7eea372f7a">RSIM_CONTROL_BLE_RF_OSC_REQ_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0d98658b8b9d27f3e0d01448f105fa1a">RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga22a9df38a98e1a15bb0a20bc836e6c2e">RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK</a>)</td></tr>
<tr class="separator:ga049eed7d0801b8241c090a7eea372f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa563a3b0a55c72d916addc0e23e5ab72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa563a3b0a55c72d916addc0e23e5ab72">RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaa563a3b0a55c72d916addc0e23e5ab72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86809f41f04743cc81964502706e662c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga86809f41f04743cc81964502706e662c">RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga86809f41f04743cc81964502706e662c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf39ee05d34f71e13077df9fe2c5f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6bf39ee05d34f71e13077df9fe2c5f6a">RSIM_CONTROL_BLE_RF_OSC_REQ_STAT</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga86809f41f04743cc81964502706e662c">RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaa563a3b0a55c72d916addc0e23e5ab72">RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK</a>)</td></tr>
<tr class="separator:ga6bf39ee05d34f71e13077df9fe2c5f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f30bf82383dc9d2c9adad7deb0b648f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga2f30bf82383dc9d2c9adad7deb0b648f">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga2f30bf82383dc9d2c9adad7deb0b648f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38501320be8590925ad07fba6b9c3de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga38501320be8590925ad07fba6b9c3de7">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga38501320be8590925ad07fba6b9c3de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb92e07d14d47f67b5964eb3f5aed76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gacb92e07d14d47f67b5964eb3f5aed76c">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga38501320be8590925ad07fba6b9c3de7">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga2f30bf82383dc9d2c9adad7deb0b648f">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK</a>)</td></tr>
<tr class="separator:gacb92e07d14d47f67b5964eb3f5aed76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bd6cd3b445488dc44b3f8fe35a7489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad9bd6cd3b445488dc44b3f8fe35a7489">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gad9bd6cd3b445488dc44b3f8fe35a7489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266a5dc543ccf1b660b6a74e79d78d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga266a5dc543ccf1b660b6a74e79d78d2e">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga266a5dc543ccf1b660b6a74e79d78d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd921e9915ff43a60090663238407ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gadd921e9915ff43a60090663238407ea1">RSIM_CONTROL_BLE_RF_OSC_REQ_INT</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga266a5dc543ccf1b660b6a74e79d78d2e">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gad9bd6cd3b445488dc44b3f8fe35a7489">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK</a>)</td></tr>
<tr class="separator:gadd921e9915ff43a60090663238407ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ec5f1f4b992431dfbf2f06b086e154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab5ec5f1f4b992431dfbf2f06b086e154">RSIM_CONTROL_RF_OSC_EN_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:gab5ec5f1f4b992431dfbf2f06b086e154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591e838e48fb456180892ad28b26dbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga591e838e48fb456180892ad28b26dbcb">RSIM_CONTROL_RF_OSC_EN_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga591e838e48fb456180892ad28b26dbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86b2898c0394cdfbdbb00dacdd98cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa86b2898c0394cdfbdbb00dacdd98cea">RSIM_CONTROL_RF_OSC_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga591e838e48fb456180892ad28b26dbcb">RSIM_CONTROL_RF_OSC_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gab5ec5f1f4b992431dfbf2f06b086e154">RSIM_CONTROL_RF_OSC_EN_MASK</a>)</td></tr>
<tr class="separator:gaa86b2898c0394cdfbdbb00dacdd98cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd2a480ad73b69f8786dbe5e277fe2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaafd2a480ad73b69f8786dbe5e277fe2a">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK</a>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gaafd2a480ad73b69f8786dbe5e277fe2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae949e2fe9d311ae077fccb49ac05695d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae949e2fe9d311ae077fccb49ac05695d">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae949e2fe9d311ae077fccb49ac05695d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac611945a4820012e810362d9fd9c76b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac611945a4820012e810362d9fd9c76b7">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae949e2fe9d311ae077fccb49ac05695d">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaafd2a480ad73b69f8786dbe5e277fe2a">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK</a>)</td></tr>
<tr class="separator:gac611945a4820012e810362d9fd9c76b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021c19fe79602c21e450f8bb8dfff24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga021c19fe79602c21e450f8bb8dfff24a">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK</a>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga021c19fe79602c21e450f8bb8dfff24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a55db0e0f1b10f76788420e4d833c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8a55db0e0f1b10f76788420e4d833c78">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga8a55db0e0f1b10f76788420e4d833c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137ef437536f9ca261791c215e58226d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga137ef437536f9ca261791c215e58226d">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8a55db0e0f1b10f76788420e4d833c78">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga021c19fe79602c21e450f8bb8dfff24a">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK</a>)</td></tr>
<tr class="separator:ga137ef437536f9ca261791c215e58226d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2869c654d3043bf83c33e014b942a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf2869c654d3043bf83c33e014b942a81">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK</a>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gaf2869c654d3043bf83c33e014b942a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ef7da13d85c00e0670b51efa4ee88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae6ef7da13d85c00e0670b51efa4ee88f">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae6ef7da13d85c00e0670b51efa4ee88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e94e82c667c415db5ec8ed700c8aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga73e94e82c667c415db5ec8ed700c8aac">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae6ef7da13d85c00e0670b51efa4ee88f">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaf2869c654d3043bf83c33e014b942a81">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK</a>)</td></tr>
<tr class="separator:ga73e94e82c667c415db5ec8ed700c8aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc0cd053b2b41d6b1978e1dd06a2efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga2cc0cd053b2b41d6b1978e1dd06a2efd">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK</a>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga2cc0cd053b2b41d6b1978e1dd06a2efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b216be75eb3838a5a5b7630ca86aa36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga1b216be75eb3838a5a5b7630ca86aa36">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1b216be75eb3838a5a5b7630ca86aa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f9516e813a5984dcbb90dd04b84f451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8f9516e813a5984dcbb90dd04b84f451">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga1b216be75eb3838a5a5b7630ca86aa36">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga2cc0cd053b2b41d6b1978e1dd06a2efd">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK</a>)</td></tr>
<tr class="separator:ga8f9516e813a5984dcbb90dd04b84f451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea0014bc32a3894aba4aaa3940788d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga4ea0014bc32a3894aba4aaa3940788d6">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK</a>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga4ea0014bc32a3894aba4aaa3940788d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5062c9831cfa34821cc4bcdf046c57d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5062c9831cfa34821cc4bcdf046c57d4">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5062c9831cfa34821cc4bcdf046c57d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98098f5eacc32fdf9168ecccef0889fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga98098f5eacc32fdf9168ecccef0889fa">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5062c9831cfa34821cc4bcdf046c57d4">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga4ea0014bc32a3894aba4aaa3940788d6">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK</a>)</td></tr>
<tr class="separator:ga98098f5eacc32fdf9168ecccef0889fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e6df6983ea0723b2d7f19ce3a0c806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga00e6df6983ea0723b2d7f19ce3a0c806">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK</a>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga00e6df6983ea0723b2d7f19ce3a0c806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9a8ae0f36bf67cfbed26d3ded86755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8d9a8ae0f36bf67cfbed26d3ded86755">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8d9a8ae0f36bf67cfbed26d3ded86755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e03520811f556f2583cded3d0ece48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga77e03520811f556f2583cded3d0ece48">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8d9a8ae0f36bf67cfbed26d3ded86755">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga00e6df6983ea0723b2d7f19ce3a0c806">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK</a>)</td></tr>
<tr class="separator:ga77e03520811f556f2583cded3d0ece48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24f835d205a1cc67fa9505cc471778f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad24f835d205a1cc67fa9505cc471778f">RSIM_CONTROL_RSIM_DSM_EXIT_MASK</a>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gad24f835d205a1cc67fa9505cc471778f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0ec3fdec8366b7346ae66b862e6a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga1c0ec3fdec8366b7346ae66b862e6a2e">RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga1c0ec3fdec8366b7346ae66b862e6a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fce06e1257ad8b2b702effdde3baa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga78fce06e1257ad8b2b702effdde3baa9">RSIM_CONTROL_RSIM_DSM_EXIT</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga1c0ec3fdec8366b7346ae66b862e6a2e">RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gad24f835d205a1cc67fa9505cc471778f">RSIM_CONTROL_RSIM_DSM_EXIT_MASK</a>)</td></tr>
<tr class="separator:ga78fce06e1257ad8b2b702effdde3baa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbaa8cd7a2fde4d0ef070713e539d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8fbaa8cd7a2fde4d0ef070713e539d4e">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK</a>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga8fbaa8cd7a2fde4d0ef070713e539d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474201bfe4ca36bf3aeed8c467bfcaa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga474201bfe4ca36bf3aeed8c467bfcaa3">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga474201bfe4ca36bf3aeed8c467bfcaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09881d6a94d1479a00d2b57848ff2587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga09881d6a94d1479a00d2b57848ff2587">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga474201bfe4ca36bf3aeed8c467bfcaa3">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga8fbaa8cd7a2fde4d0ef070713e539d4e">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK</a>)</td></tr>
<tr class="separator:ga09881d6a94d1479a00d2b57848ff2587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a478e84c49a57c433eb009e9b6aa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga86a478e84c49a57c433eb009e9b6aa3c">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK</a>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga86a478e84c49a57c433eb009e9b6aa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb416629eacc0ed3df59509159af9ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gadfb416629eacc0ed3df59509159af9ce">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gadfb416629eacc0ed3df59509159af9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b5be21b03bc2c5aab2ec1929302ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga42b5be21b03bc2c5aab2ec1929302ae0">RSIM_CONTROL_RSIM_STOP_ACK_OVRD</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gadfb416629eacc0ed3df59509159af9ce">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga86a478e84c49a57c433eb009e9b6aa3c">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK</a>)</td></tr>
<tr class="separator:ga42b5be21b03bc2c5aab2ec1929302ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ad0a9cee406fbf14cf40235594afd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga37ad0a9cee406fbf14cf40235594afd2">RSIM_CONTROL_RF_OSC_READY_MASK</a>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga37ad0a9cee406fbf14cf40235594afd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f3e9d008bd6dfdccfcae98e24b89db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf9f3e9d008bd6dfdccfcae98e24b89db">RSIM_CONTROL_RF_OSC_READY_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaf9f3e9d008bd6dfdccfcae98e24b89db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5def7f91c9d04568945891c2d0af2219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5def7f91c9d04568945891c2d0af2219">RSIM_CONTROL_RF_OSC_READY</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaf9f3e9d008bd6dfdccfcae98e24b89db">RSIM_CONTROL_RF_OSC_READY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga37ad0a9cee406fbf14cf40235594afd2">RSIM_CONTROL_RF_OSC_READY_MASK</a>)</td></tr>
<tr class="separator:ga5def7f91c9d04568945891c2d0af2219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb16bc3581c10d8cee0fc357d50faba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaaeb16bc3581c10d8cee0fc357d50faba">RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK</a>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gaaeb16bc3581c10d8cee0fc357d50faba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e752f897689b96cbf1ca8db8720f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa9e752f897689b96cbf1ca8db8720f86">RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa9e752f897689b96cbf1ca8db8720f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c777da025cdb14a2d24bc841897d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad9c777da025cdb14a2d24bc841897d1a">RSIM_CONTROL_RF_OSC_READY_OVRD_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaa9e752f897689b96cbf1ca8db8720f86">RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaaeb16bc3581c10d8cee0fc357d50faba">RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK</a>)</td></tr>
<tr class="separator:gad9c777da025cdb14a2d24bc841897d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ee200f083983660acecb3ecb55fd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae8ee200f083983660acecb3ecb55fd6e">RSIM_CONTROL_RF_OSC_READY_OVRD_MASK</a>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:gae8ee200f083983660acecb3ecb55fd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54939e8b688f43e5b3112440761f7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab54939e8b688f43e5b3112440761f7a9">RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gab54939e8b688f43e5b3112440761f7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f538e76add5d57af5dba085662cfee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga1f538e76add5d57af5dba085662cfee5">RSIM_CONTROL_RF_OSC_READY_OVRD</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gab54939e8b688f43e5b3112440761f7a9">RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gae8ee200f083983660acecb3ecb55fd6e">RSIM_CONTROL_RF_OSC_READY_OVRD_MASK</a>)</td></tr>
<tr class="separator:ga1f538e76add5d57af5dba085662cfee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648ae4de3c519b2e170063baa4fcf563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga648ae4de3c519b2e170063baa4fcf563">RSIM_CONTROL_BLOCK_SOC_RESETS_MASK</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga648ae4de3c519b2e170063baa4fcf563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6777de33107f9721ff8a71f2d6aaf84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6777de33107f9721ff8a71f2d6aaf84e">RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6777de33107f9721ff8a71f2d6aaf84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e89b0dc42df6bd07b769bcecb186f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga7e89b0dc42df6bd07b769bcecb186f09">RSIM_CONTROL_BLOCK_SOC_RESETS</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga6777de33107f9721ff8a71f2d6aaf84e">RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga648ae4de3c519b2e170063baa4fcf563">RSIM_CONTROL_BLOCK_SOC_RESETS_MASK</a>)</td></tr>
<tr class="separator:ga7e89b0dc42df6bd07b769bcecb186f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335fbcff72ab2e9b1c4e21c5ddc072e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga335fbcff72ab2e9b1c4e21c5ddc072e2">RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga335fbcff72ab2e9b1c4e21c5ddc072e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cb58dffdf08a19331493a23071530f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga50cb58dffdf08a19331493a23071530f">RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga50cb58dffdf08a19331493a23071530f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cf91203559805407d41beb22b45c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf5cf91203559805407d41beb22b45c8d">RSIM_CONTROL_BLOCK_RADIO_OUTPUTS</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga50cb58dffdf08a19331493a23071530f">RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga335fbcff72ab2e9b1c4e21c5ddc072e2">RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK</a>)</td></tr>
<tr class="separator:gaf5cf91203559805407d41beb22b45c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c05421b53702155a3c94b07206a65b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8c05421b53702155a3c94b07206a65b2">RSIM_CONTROL_ALLOW_DFT_RESETS_MASK</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga8c05421b53702155a3c94b07206a65b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ec4ed05c16081c78dab5c1bce8cadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga83ec4ed05c16081c78dab5c1bce8cadd">RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga83ec4ed05c16081c78dab5c1bce8cadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ad46d8a66153059a882d4438b53681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf0ad46d8a66153059a882d4438b53681">RSIM_CONTROL_ALLOW_DFT_RESETS</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga83ec4ed05c16081c78dab5c1bce8cadd">RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga8c05421b53702155a3c94b07206a65b2">RSIM_CONTROL_ALLOW_DFT_RESETS_MASK</a>)</td></tr>
<tr class="separator:gaf0ad46d8a66153059a882d4438b53681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8e84c8f0d2cee459316fd72c73cb77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaaa8e84c8f0d2cee459316fd72c73cb77">RSIM_CONTROL_RADIO_RESET_BIT_MASK</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gaaa8e84c8f0d2cee459316fd72c73cb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0731dd14c277eed01cc984d9729075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf0731dd14c277eed01cc984d9729075b">RSIM_CONTROL_RADIO_RESET_BIT_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaf0731dd14c277eed01cc984d9729075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ed9239c92083361190db34fff5b6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac9ed9239c92083361190db34fff5b6c4">RSIM_CONTROL_RADIO_RESET_BIT</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaf0731dd14c277eed01cc984d9729075b">RSIM_CONTROL_RADIO_RESET_BIT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaaa8e84c8f0d2cee459316fd72c73cb77">RSIM_CONTROL_RADIO_RESET_BIT_MASK</a>)</td></tr>
<tr class="separator:gac9ed9239c92083361190db34fff5b6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ACTIVE_DELAY - Radio Active Early Warning</h2></td></tr>
<tr class="memitem:gaaaecacf20315cf2008650eab61e515ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaaaecacf20315cf2008650eab61e515ca">RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:gaaaecacf20315cf2008650eab61e515ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd21c0a71e197593bb76fd33629a9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga7dd21c0a71e197593bb76fd33629a9fc">RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7dd21c0a71e197593bb76fd33629a9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c843ae2c0dcd37debf3d691f62efb78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0c843ae2c0dcd37debf3d691f62efb78">RSIM_ACTIVE_DELAY_BLE_FINE_DELAY</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga7dd21c0a71e197593bb76fd33629a9fc">RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaaaecacf20315cf2008650eab61e515ca">RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK</a>)</td></tr>
<tr class="separator:ga0c843ae2c0dcd37debf3d691f62efb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794e21ae2825f660ce95bffec4786ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga794e21ae2825f660ce95bffec4786ee8">RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK</a>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga794e21ae2825f660ce95bffec4786ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c496795e926bf7976f0f2bb6426f3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0c496795e926bf7976f0f2bb6426f3dd">RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0c496795e926bf7976f0f2bb6426f3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df2b10d88d92e984573b214332b8f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga2df2b10d88d92e984573b214332b8f8e">RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0c496795e926bf7976f0f2bb6426f3dd">RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga794e21ae2825f660ce95bffec4786ee8">RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK</a>)</td></tr>
<tr class="separator:ga2df2b10d88d92e984573b214332b8f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
MAC_MSB - Radio MAC Address</h2></td></tr>
<tr class="memitem:gaacd49fff17bed06bd9184a7b72b3a05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaacd49fff17bed06bd9184a7b72b3a05d">RSIM_MAC_MSB_MAC_ADDR_MSB_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:gaacd49fff17bed06bd9184a7b72b3a05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780addcdc06101c9cace9566f54e9ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga780addcdc06101c9cace9566f54e9ec4">RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga780addcdc06101c9cace9566f54e9ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a31e81e8af53fec677d4b0a24f837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga79a31e81e8af53fec677d4b0a24f837c">RSIM_MAC_MSB_MAC_ADDR_MSB</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga780addcdc06101c9cace9566f54e9ec4">RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaacd49fff17bed06bd9184a7b72b3a05d">RSIM_MAC_MSB_MAC_ADDR_MSB_MASK</a>)</td></tr>
<tr class="separator:ga79a31e81e8af53fec677d4b0a24f837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
MAC_LSB - Radio MAC Address</h2></td></tr>
<tr class="memitem:ga46d60f299b208f57636e29545533f16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga46d60f299b208f57636e29545533f16b">RSIM_MAC_LSB_MAC_ADDR_LSB_MASK</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga46d60f299b208f57636e29545533f16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351f7d7302acda6cf57bfbaf58401e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga351f7d7302acda6cf57bfbaf58401e15">RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga351f7d7302acda6cf57bfbaf58401e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7fa4ca7c465c896bef593824b1f843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gafd7fa4ca7c465c896bef593824b1f843">RSIM_MAC_LSB_MAC_ADDR_LSB</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga351f7d7302acda6cf57bfbaf58401e15">RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga46d60f299b208f57636e29545533f16b">RSIM_MAC_LSB_MAC_ADDR_LSB_MASK</a>)</td></tr>
<tr class="separator:gafd7fa4ca7c465c896bef593824b1f843"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
MISC - Radio Miscellaneous</h2></td></tr>
<tr class="memitem:ga671125670ef693ac23d6092229d13e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga671125670ef693ac23d6092229d13e0b">RSIM_MISC_ANALOG_TEST_EN_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga671125670ef693ac23d6092229d13e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38d1ec3c1388f421c03b2dbc25a656f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad38d1ec3c1388f421c03b2dbc25a656f">RSIM_MISC_ANALOG_TEST_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad38d1ec3c1388f421c03b2dbc25a656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2caf27749bf5a4f4049df04d64ec89a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab2caf27749bf5a4f4049df04d64ec89a">RSIM_MISC_ANALOG_TEST_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gad38d1ec3c1388f421c03b2dbc25a656f">RSIM_MISC_ANALOG_TEST_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga671125670ef693ac23d6092229d13e0b">RSIM_MISC_ANALOG_TEST_EN_MASK</a>)</td></tr>
<tr class="separator:gab2caf27749bf5a4f4049df04d64ec89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dc64c1230ce61aaf060b6804d78b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf1dc64c1230ce61aaf060b6804d78b74">RSIM_MISC_RADIO_VERSION_MASK</a>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:gaf1dc64c1230ce61aaf060b6804d78b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac4e795e73b5794b33e544ec304c134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9ac4e795e73b5794b33e544ec304c134">RSIM_MISC_RADIO_VERSION_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9ac4e795e73b5794b33e544ec304c134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dff464aa43fcf5e128346a9b98ba34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga60dff464aa43fcf5e128346a9b98ba34">RSIM_MISC_RADIO_VERSION</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga9ac4e795e73b5794b33e544ec304c134">RSIM_MISC_RADIO_VERSION_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaf1dc64c1230ce61aaf060b6804d78b74">RSIM_MISC_RADIO_VERSION_MASK</a>)</td></tr>
<tr class="separator:ga60dff464aa43fcf5e128346a9b98ba34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DSM_TIMER - Deep Sleep Timer</h2></td></tr>
<tr class="memitem:ga59a2392b766be6be9f753f59d1bf6cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga59a2392b766be6be9f753f59d1bf6cf6">RSIM_DSM_TIMER_DSM_TIMER_MASK</a>&#160;&#160;&#160;(0xFFFFFFU)</td></tr>
<tr class="separator:ga59a2392b766be6be9f753f59d1bf6cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4ca9f2da5379516df302e7dbe58387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gacf4ca9f2da5379516df302e7dbe58387">RSIM_DSM_TIMER_DSM_TIMER_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacf4ca9f2da5379516df302e7dbe58387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636cc268839ae17727f7aac79ea35446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga636cc268839ae17727f7aac79ea35446">RSIM_DSM_TIMER_DSM_TIMER</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gacf4ca9f2da5379516df302e7dbe58387">RSIM_DSM_TIMER_DSM_TIMER_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga59a2392b766be6be9f753f59d1bf6cf6">RSIM_DSM_TIMER_DSM_TIMER_MASK</a>)</td></tr>
<tr class="separator:ga636cc268839ae17727f7aac79ea35446"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DSM_CONTROL - Deep Sleep Timer Control</h2></td></tr>
<tr class="memitem:ga0ee8bd912278d694c8a5c118cad8a83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0ee8bd912278d694c8a5c118cad8a83b">RSIM_DSM_CONTROL_DSM_ANT_READY_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga0ee8bd912278d694c8a5c118cad8a83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703880c5a6461d66613db8e8b173eaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga703880c5a6461d66613db8e8b173eaea">RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga703880c5a6461d66613db8e8b173eaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2676e5ac6a4aa543b56c003dd97a143e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga2676e5ac6a4aa543b56c003dd97a143e">RSIM_DSM_CONTROL_DSM_ANT_READY</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga703880c5a6461d66613db8e8b173eaea">RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga0ee8bd912278d694c8a5c118cad8a83b">RSIM_DSM_CONTROL_DSM_ANT_READY_MASK</a>)</td></tr>
<tr class="separator:ga2676e5ac6a4aa543b56c003dd97a143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c6d4066706062a4d7de6054190eced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga71c6d4066706062a4d7de6054190eced">RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga71c6d4066706062a4d7de6054190eced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec249743c851fefd15234bb0ce0c437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga2ec249743c851fefd15234bb0ce0c437">RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2ec249743c851fefd15234bb0ce0c437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5fc8578548b8c7e541d9042ab6987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac2c5fc8578548b8c7e541d9042ab6987">RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga2ec249743c851fefd15234bb0ce0c437">RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga71c6d4066706062a4d7de6054190eced">RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK</a>)</td></tr>
<tr class="separator:gac2c5fc8578548b8c7e541d9042ab6987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38de54935f6f1f2d2973b625f9463d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga38de54935f6f1f2d2973b625f9463d4a">RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga38de54935f6f1f2d2973b625f9463d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac424a11a1aeed1c19739c1bd76700529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac424a11a1aeed1c19739c1bd76700529">RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac424a11a1aeed1c19739c1bd76700529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727dd6a877f84412a1297b2903baf091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga727dd6a877f84412a1297b2903baf091">RSIM_DSM_CONTROL_DSM_ANT_FINISHED</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gac424a11a1aeed1c19739c1bd76700529">RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga38de54935f6f1f2d2973b625f9463d4a">RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK</a>)</td></tr>
<tr class="separator:ga727dd6a877f84412a1297b2903baf091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2dc48c6b2abf6ffa36b580d50053e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa2dc48c6b2abf6ffa36b580d50053e4c">RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK</a>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaa2dc48c6b2abf6ffa36b580d50053e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8535a162052d0f8ea5844de99f6c4e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac8535a162052d0f8ea5844de99f6c4e8">RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac8535a162052d0f8ea5844de99f6c4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f36c0966b80149ba654a951aa8cf78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga49f36c0966b80149ba654a951aa8cf78">RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gac8535a162052d0f8ea5844de99f6c4e8">RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaa2dc48c6b2abf6ffa36b580d50053e4c">RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK</a>)</td></tr>
<tr class="separator:ga49f36c0966b80149ba654a951aa8cf78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae149fda259d4c357bba4a3fa98de0663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae149fda259d4c357bba4a3fa98de0663">RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gae149fda259d4c357bba4a3fa98de0663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a73925dc499d88dbcbab4187b126871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9a73925dc499d88dbcbab4187b126871">RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9a73925dc499d88dbcbab4187b126871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f535d20c90cb6bdee7525dd3fd8e0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga2f535d20c90cb6bdee7525dd3fd8e0be">RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga9a73925dc499d88dbcbab4187b126871">RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gae149fda259d4c357bba4a3fa98de0663">RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK</a>)</td></tr>
<tr class="separator:ga2f535d20c90cb6bdee7525dd3fd8e0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e967050c8ec95f90049f44f400947e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga09e967050c8ec95f90049f44f400947e">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga09e967050c8ec95f90049f44f400947e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c448eec87b8792976063a7e25668a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga81c448eec87b8792976063a7e25668a8">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga81c448eec87b8792976063a7e25668a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a3baabd411784af2b696f844ae74cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab3a3baabd411784af2b696f844ae74cf">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga81c448eec87b8792976063a7e25668a8">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga09e967050c8ec95f90049f44f400947e">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK</a>)</td></tr>
<tr class="separator:gab3a3baabd411784af2b696f844ae74cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7f06dc8109e6c4c2e542fa3581c275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9c7f06dc8109e6c4c2e542fa3581c275">RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga9c7f06dc8109e6c4c2e542fa3581c275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1462f9c9594544b60a68828721f6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5f1462f9c9594544b60a68828721f6c5">RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5f1462f9c9594544b60a68828721f6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c17bceb391c9138cce239c6aabea44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga96c17bceb391c9138cce239c6aabea44">RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5f1462f9c9594544b60a68828721f6c5">RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga9c7f06dc8109e6c4c2e542fa3581c275">RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK</a>)</td></tr>
<tr class="separator:ga96c17bceb391c9138cce239c6aabea44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1b7f7381e95657f1e67197ed5459c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaea1b7f7381e95657f1e67197ed5459c4">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaea1b7f7381e95657f1e67197ed5459c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8824f6225b1540747a9d8afa1c91ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8824f6225b1540747a9d8afa1c91ea06">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8824f6225b1540747a9d8afa1c91ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a27ae3b54c51903e43df3fbb4c495dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0a27ae3b54c51903e43df3fbb4c495dd">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8824f6225b1540747a9d8afa1c91ea06">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaea1b7f7381e95657f1e67197ed5459c4">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK</a>)</td></tr>
<tr class="separator:ga0a27ae3b54c51903e43df3fbb4c495dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f64e6126cc5a33a047eb2293ca9cc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5f64e6126cc5a33a047eb2293ca9cc11">RSIM_DSM_CONTROL_DSM_GEN_READY_MASK</a>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga5f64e6126cc5a33a047eb2293ca9cc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5629e2a6768e9aea85f4eca5e53377be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5629e2a6768e9aea85f4eca5e53377be">RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5629e2a6768e9aea85f4eca5e53377be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c3b93f0411b36646cab2ab24adb0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga06c3b93f0411b36646cab2ab24adb0f8">RSIM_DSM_CONTROL_DSM_GEN_READY</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5629e2a6768e9aea85f4eca5e53377be">RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga5f64e6126cc5a33a047eb2293ca9cc11">RSIM_DSM_CONTROL_DSM_GEN_READY_MASK</a>)</td></tr>
<tr class="separator:ga06c3b93f0411b36646cab2ab24adb0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb571520b6be65e247f478a286e378f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gabeb571520b6be65e247f478a286e378f">RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK</a>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gabeb571520b6be65e247f478a286e378f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea81568398c60f550953e3abc8c1121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga1ea81568398c60f550953e3abc8c1121">RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1ea81568398c60f550953e3abc8c1121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1a869f565596942f15206b59a1f3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga4e1a869f565596942f15206b59a1f3da">RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga1ea81568398c60f550953e3abc8c1121">RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gabeb571520b6be65e247f478a286e378f">RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK</a>)</td></tr>
<tr class="separator:ga4e1a869f565596942f15206b59a1f3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4ff5cd76205821422fde448156ab28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaef4ff5cd76205821422fde448156ab28">RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK</a>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gaef4ff5cd76205821422fde448156ab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4471059750d9fa0096c86f8dbf0f646c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga4471059750d9fa0096c86f8dbf0f646c">RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4471059750d9fa0096c86f8dbf0f646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae899d5f316e1dd87d49eed5ef6f08712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae899d5f316e1dd87d49eed5ef6f08712">RSIM_DSM_CONTROL_DSM_GEN_FINISHED</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga4471059750d9fa0096c86f8dbf0f646c">RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaef4ff5cd76205821422fde448156ab28">RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK</a>)</td></tr>
<tr class="separator:gae899d5f316e1dd87d49eed5ef6f08712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cabdd1e2cd75770cbed3a496a36fc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6cabdd1e2cd75770cbed3a496a36fc50">RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK</a>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga6cabdd1e2cd75770cbed3a496a36fc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e17fe5f847b9f52a78e8f3c87847d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9e17fe5f847b9f52a78e8f3c87847d3b">RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga9e17fe5f847b9f52a78e8f3c87847d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f616a92a0d75811beafce3edf91dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6f616a92a0d75811beafce3edf91dbe5">RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga9e17fe5f847b9f52a78e8f3c87847d3b">RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga6cabdd1e2cd75770cbed3a496a36fc50">RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK</a>)</td></tr>
<tr class="separator:ga6f616a92a0d75811beafce3edf91dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9229f26659d14e079cf183713558a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad9229f26659d14e079cf183713558a78">RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK</a>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gad9229f26659d14e079cf183713558a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e36e3c5c94d86454007bb2bb7c5cdd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0e36e3c5c94d86454007bb2bb7c5cdd8">RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0e36e3c5c94d86454007bb2bb7c5cdd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03408aa6d9fbe489b2168a6dad791a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga03408aa6d9fbe489b2168a6dad791a73">RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0e36e3c5c94d86454007bb2bb7c5cdd8">RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gad9229f26659d14e079cf183713558a78">RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK</a>)</td></tr>
<tr class="separator:ga03408aa6d9fbe489b2168a6dad791a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef8f4b8073c33e57020d65041ccc9de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6ef8f4b8073c33e57020d65041ccc9de">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK</a>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga6ef8f4b8073c33e57020d65041ccc9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570ec0cb23da60edba2f8dc48951bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac570ec0cb23da60edba2f8dc48951bc4">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac570ec0cb23da60edba2f8dc48951bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5db3be2e9e890f63df5168211488c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac5db3be2e9e890f63df5168211488c20">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gac570ec0cb23da60edba2f8dc48951bc4">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga6ef8f4b8073c33e57020d65041ccc9de">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK</a>)</td></tr>
<tr class="separator:gac5db3be2e9e890f63df5168211488c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf53e9e6074cfa69895f07c805c0388d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaaf53e9e6074cfa69895f07c805c0388d">RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK</a>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gaaf53e9e6074cfa69895f07c805c0388d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f202a553d3d8ae36fd1c286b22bce2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5f202a553d3d8ae36fd1c286b22bce2c">RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5f202a553d3d8ae36fd1c286b22bce2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c51f83b61f5ae84b96086724de4c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga3c51f83b61f5ae84b96086724de4c3ed">RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5f202a553d3d8ae36fd1c286b22bce2c">RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaaf53e9e6074cfa69895f07c805c0388d">RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK</a>)</td></tr>
<tr class="separator:ga3c51f83b61f5ae84b96086724de4c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43be7026f5c340ab67a0f3ea353c49f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga43be7026f5c340ab67a0f3ea353c49f7">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK</a>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga43be7026f5c340ab67a0f3ea353c49f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4095e4621da4b8ef63cb9f544dfd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga2b4095e4621da4b8ef63cb9f544dfd95">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2b4095e4621da4b8ef63cb9f544dfd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4abcec1133b7b6c9d17923968d10849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf4abcec1133b7b6c9d17923968d10849">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga2b4095e4621da4b8ef63cb9f544dfd95">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga43be7026f5c340ab67a0f3ea353c49f7">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK</a>)</td></tr>
<tr class="separator:gaf4abcec1133b7b6c9d17923968d10849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9841fe5f5e438fa21b11bb962a153c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa9841fe5f5e438fa21b11bb962a153c5">RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK</a>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gaa9841fe5f5e438fa21b11bb962a153c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff443a12a05b3b9685bcc9081920c732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaff443a12a05b3b9685bcc9081920c732">RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaff443a12a05b3b9685bcc9081920c732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14de372acadebf3d023c6c395bd4f4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga14de372acadebf3d023c6c395bd4f4ab">RSIM_DSM_CONTROL_DSM_ZIG_READY</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaff443a12a05b3b9685bcc9081920c732">RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaa9841fe5f5e438fa21b11bb962a153c5">RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK</a>)</td></tr>
<tr class="separator:ga14de372acadebf3d023c6c395bd4f4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c8570f2cbca073ddf9513ae0eaa8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga07c8570f2cbca073ddf9513ae0eaa8d4">RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK</a>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga07c8570f2cbca073ddf9513ae0eaa8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44aef789b5b947b37434e4c8facf1c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga44aef789b5b947b37434e4c8facf1c32">RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga44aef789b5b947b37434e4c8facf1c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066fc65186205c2213ffae99d57435ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga066fc65186205c2213ffae99d57435ae">RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga44aef789b5b947b37434e4c8facf1c32">RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga07c8570f2cbca073ddf9513ae0eaa8d4">RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK</a>)</td></tr>
<tr class="separator:ga066fc65186205c2213ffae99d57435ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bc9a37d513554deea6da58566914f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf0bc9a37d513554deea6da58566914f4">RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK</a>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gaf0bc9a37d513554deea6da58566914f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1bece11b1721c5e37f643a3eb7506e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae1bece11b1721c5e37f643a3eb7506e3">RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gae1bece11b1721c5e37f643a3eb7506e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd1a33deb2a1573856227b9c689ab07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gadbd1a33deb2a1573856227b9c689ab07">RSIM_DSM_CONTROL_DSM_ZIG_FINISHED</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae1bece11b1721c5e37f643a3eb7506e3">RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaf0bc9a37d513554deea6da58566914f4">RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK</a>)</td></tr>
<tr class="separator:gadbd1a33deb2a1573856227b9c689ab07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b23aa7315841e3b7a747d5106be1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga39b23aa7315841e3b7a747d5106be1aa">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK</a>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga39b23aa7315841e3b7a747d5106be1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656585eb133302d8e6d0fcce5a41b9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga656585eb133302d8e6d0fcce5a41b9a2">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga656585eb133302d8e6d0fcce5a41b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39e5d65c6ec9dd1af2b3f7e13cae557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac39e5d65c6ec9dd1af2b3f7e13cae557">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga656585eb133302d8e6d0fcce5a41b9a2">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga39b23aa7315841e3b7a747d5106be1aa">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK</a>)</td></tr>
<tr class="separator:gac39e5d65c6ec9dd1af2b3f7e13cae557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756ce3941ce0428a81d24942b7f8dae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga756ce3941ce0428a81d24942b7f8dae7">RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK</a>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga756ce3941ce0428a81d24942b7f8dae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95443b3de7c8a13a3b818f8b9790c6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga95443b3de7c8a13a3b818f8b9790c6b6">RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga95443b3de7c8a13a3b818f8b9790c6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc831eab4c6d6e340b67a488a54c7929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gabc831eab4c6d6e340b67a488a54c7929">RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga95443b3de7c8a13a3b818f8b9790c6b6">RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga756ce3941ce0428a81d24942b7f8dae7">RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK</a>)</td></tr>
<tr class="separator:gabc831eab4c6d6e340b67a488a54c7929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3344aeb22606b2dafdcb248af4c1abe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga3344aeb22606b2dafdcb248af4c1abe3">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK</a>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga3344aeb22606b2dafdcb248af4c1abe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775b1b049d48731a262d50bd2b8493cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga775b1b049d48731a262d50bd2b8493cd">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga775b1b049d48731a262d50bd2b8493cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4be4238f16ab3fd2b7fa22ae0fcaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaec4be4238f16ab3fd2b7fa22ae0fcaf8">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga775b1b049d48731a262d50bd2b8493cd">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga3344aeb22606b2dafdcb248af4c1abe3">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK</a>)</td></tr>
<tr class="separator:gaec4be4238f16ab3fd2b7fa22ae0fcaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b6a9cce2655a5ee290c95a4abac8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga25b6a9cce2655a5ee290c95a4abac8ae">RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK</a>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga25b6a9cce2655a5ee290c95a4abac8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed4f93c041be9d60d5e0a40e603c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaeed4f93c041be9d60d5e0a40e603c55c">RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaeed4f93c041be9d60d5e0a40e603c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a48578ba503aa516a845e6b59b496b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa0a48578ba503aa516a845e6b59b496b">RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaeed4f93c041be9d60d5e0a40e603c55c">RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga25b6a9cce2655a5ee290c95a4abac8ae">RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK</a>)</td></tr>
<tr class="separator:gaa0a48578ba503aa516a845e6b59b496b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c39af8fc757985640133bf3a4884f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga74c39af8fc757985640133bf3a4884f4">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK</a>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga74c39af8fc757985640133bf3a4884f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0529a1f57247e43af15f78cd269e531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae0529a1f57247e43af15f78cd269e531">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae0529a1f57247e43af15f78cd269e531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad141095d0429ed22f08591fce06ac88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad141095d0429ed22f08591fce06ac88e">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae0529a1f57247e43af15f78cd269e531">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga74c39af8fc757985640133bf3a4884f4">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK</a>)</td></tr>
<tr class="separator:gad141095d0429ed22f08591fce06ac88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf65e3cff19aff7195a2dc85ff06272b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gacf65e3cff19aff7195a2dc85ff06272b">RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK</a>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gacf65e3cff19aff7195a2dc85ff06272b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0b4c34b0f7b9f3abbf03feb6a97d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaed0b4c34b0f7b9f3abbf03feb6a97d6c">RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gaed0b4c34b0f7b9f3abbf03feb6a97d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55069f152ac23b548e2da4f58819bc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga55069f152ac23b548e2da4f58819bc4c">RSIM_DSM_CONTROL_DSM_TIMER_CLR</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaed0b4c34b0f7b9f3abbf03feb6a97d6c">RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gacf65e3cff19aff7195a2dc85ff06272b">RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK</a>)</td></tr>
<tr class="separator:ga55069f152ac23b548e2da4f58819bc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f333d22bc5d68638a69a5fc985f6b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6f333d22bc5d68638a69a5fc985f6b7e">RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga6f333d22bc5d68638a69a5fc985f6b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a859975012e476ec43f349ca7aafb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga21a859975012e476ec43f349ca7aafb8">RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga21a859975012e476ec43f349ca7aafb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1e3049d67671da1223e55c237c1394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8b1e3049d67671da1223e55c237c1394">RSIM_DSM_CONTROL_DSM_TIMER_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga21a859975012e476ec43f349ca7aafb8">RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga6f333d22bc5d68638a69a5fc985f6b7e">RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK</a>)</td></tr>
<tr class="separator:ga8b1e3049d67671da1223e55c237c1394"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DSM_OSC_OFFSET - Deep Sleep Wakeup Time Offset</h2></td></tr>
<tr class="memitem:ga699347b5de34ca08e4e34cfcce32b37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga699347b5de34ca08e4e34cfcce32b37c">RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK</a>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:ga699347b5de34ca08e4e34cfcce32b37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3844f2fd96375f3457e05f4edbfcb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa3844f2fd96375f3457e05f4edbfcb8d">RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa3844f2fd96375f3457e05f4edbfcb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb50b4edb1b7f3138e32bcb431dc61d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gacb50b4edb1b7f3138e32bcb431dc61d9">RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaa3844f2fd96375f3457e05f4edbfcb8d">RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga699347b5de34ca08e4e34cfcce32b37c">RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK</a>)</td></tr>
<tr class="separator:gacb50b4edb1b7f3138e32bcb431dc61d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ANT_SLEEP - ANT Link Layer Sleep Time</h2></td></tr>
<tr class="memitem:ga887057555b332aaccd5f8c7a32eb4374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga887057555b332aaccd5f8c7a32eb4374">RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK</a>&#160;&#160;&#160;(0xFFFFFFU)</td></tr>
<tr class="separator:ga887057555b332aaccd5f8c7a32eb4374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29cd5dad983a2c14189e4a2c84d0e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa29cd5dad983a2c14189e4a2c84d0e04">RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa29cd5dad983a2c14189e4a2c84d0e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d634acabe18c17c7e8a4f58c2ae8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga51d634acabe18c17c7e8a4f58c2ae8ca">RSIM_ANT_SLEEP_ANT_SLEEP_TIME</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaa29cd5dad983a2c14189e4a2c84d0e04">RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga887057555b332aaccd5f8c7a32eb4374">RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK</a>)</td></tr>
<tr class="separator:ga51d634acabe18c17c7e8a4f58c2ae8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ANT_WAKE - ANT Link Layer Wake Time</h2></td></tr>
<tr class="memitem:ga2cbce176398aebf1ca128b804189467b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga2cbce176398aebf1ca128b804189467b">RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK</a>&#160;&#160;&#160;(0xFFFFFFU)</td></tr>
<tr class="separator:ga2cbce176398aebf1ca128b804189467b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1762abb4b8c14d6921082fb2aafbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8e1762abb4b8c14d6921082fb2aafbc9">RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8e1762abb4b8c14d6921082fb2aafbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac5c1c4c0c60629165a28403870830f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5ac5c1c4c0c60629165a28403870830f">RSIM_ANT_WAKE_ANT_WAKE_TIME</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8e1762abb4b8c14d6921082fb2aafbc9">RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga2cbce176398aebf1ca128b804189467b">RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK</a>)</td></tr>
<tr class="separator:ga5ac5c1c4c0c60629165a28403870830f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ZIG_SLEEP - 802.15.4 Link Layer Sleep Time</h2></td></tr>
<tr class="memitem:ga0bfe4047bd0eb456c116aee796640adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0bfe4047bd0eb456c116aee796640adf">RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK</a>&#160;&#160;&#160;(0xFFFFFFU)</td></tr>
<tr class="separator:ga0bfe4047bd0eb456c116aee796640adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448718e54c19324be950abf8e06f0bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga448718e54c19324be950abf8e06f0bbc">RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga448718e54c19324be950abf8e06f0bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd01f8b3e47eaa3457203c1de100a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaefd01f8b3e47eaa3457203c1de100a6f">RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga448718e54c19324be950abf8e06f0bbc">RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga0bfe4047bd0eb456c116aee796640adf">RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK</a>)</td></tr>
<tr class="separator:gaefd01f8b3e47eaa3457203c1de100a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ZIG_WAKE - 802.15.4 Link Layer Wake Time</h2></td></tr>
<tr class="memitem:ga34b85a3c9d3cc4f2d6b2f07f71c1b1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga34b85a3c9d3cc4f2d6b2f07f71c1b1f7">RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK</a>&#160;&#160;&#160;(0xFFFFFFU)</td></tr>
<tr class="separator:ga34b85a3c9d3cc4f2d6b2f07f71c1b1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b37d532514f22c09086a2605ebed7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga4b37d532514f22c09086a2605ebed7e4">RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4b37d532514f22c09086a2605ebed7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dee797af061da1f893f237a7ef107d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga7dee797af061da1f893f237a7ef107d2">RSIM_ZIG_WAKE_ZIG_WAKE_TIME</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga4b37d532514f22c09086a2605ebed7e4">RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga34b85a3c9d3cc4f2d6b2f07f71c1b1f7">RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK</a>)</td></tr>
<tr class="separator:ga7dee797af061da1f893f237a7ef107d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
GEN_SLEEP - Generic FSK Link Layer Sleep Time</h2></td></tr>
<tr class="memitem:ga4124db0bb2d207e56fa447a72a723b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga4124db0bb2d207e56fa447a72a723b4e">RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK</a>&#160;&#160;&#160;(0xFFFFFFU)</td></tr>
<tr class="separator:ga4124db0bb2d207e56fa447a72a723b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c81edb0a161ad447ddec805147913db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6c81edb0a161ad447ddec805147913db">RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6c81edb0a161ad447ddec805147913db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e11602f8931ffc572caf852dac5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga431e11602f8931ffc572caf852dac5de">RSIM_GEN_SLEEP_GEN_SLEEP_TIME</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga6c81edb0a161ad447ddec805147913db">RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga4124db0bb2d207e56fa447a72a723b4e">RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK</a>)</td></tr>
<tr class="separator:ga431e11602f8931ffc572caf852dac5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
GEN_WAKE - Generic FSK Link Layer Wake Time</h2></td></tr>
<tr class="memitem:ga97ec242d234c5706a0cc5201f9bb145d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga97ec242d234c5706a0cc5201f9bb145d">RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK</a>&#160;&#160;&#160;(0xFFFFFFU)</td></tr>
<tr class="separator:ga97ec242d234c5706a0cc5201f9bb145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1750e46ffca00b73e7bf69c4e57dc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab1750e46ffca00b73e7bf69c4e57dc56">RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab1750e46ffca00b73e7bf69c4e57dc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b2b4eb113c1e74a233839fdfdd4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga53b2b4eb113c1e74a233839fdfdd4181">RSIM_GEN_WAKE_GEN_WAKE_TIME</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gab1750e46ffca00b73e7bf69c4e57dc56">RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga97ec242d234c5706a0cc5201f9bb145d">RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK</a>)</td></tr>
<tr class="separator:ga53b2b4eb113c1e74a233839fdfdd4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RF_OSC_CTRL - Radio Oscillator Control</h2></td></tr>
<tr class="memitem:ga8d6a3cfdaaa38cd978f336313b7119d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8d6a3cfdaaa38cd978f336313b7119d2">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga8d6a3cfdaaa38cd978f336313b7119d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d7e39cc2b5a0218e352193b44afc38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad2d7e39cc2b5a0218e352193b44afc38">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad2d7e39cc2b5a0218e352193b44afc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23767047e9c1d0b011d943aae1601363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga23767047e9c1d0b011d943aae1601363">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gad2d7e39cc2b5a0218e352193b44afc38">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga8d6a3cfdaaa38cd978f336313b7119d2">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK</a>)</td></tr>
<tr class="separator:ga23767047e9c1d0b011d943aae1601363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e916cfc88f0a38afaa680fb1824e938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga3e916cfc88f0a38afaa680fb1824e938">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga3e916cfc88f0a38afaa680fb1824e938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c4e2f607b5cc94c0c6351cbcf5e68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga60c4e2f607b5cc94c0c6351cbcf5e68a">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga60c4e2f607b5cc94c0c6351cbcf5e68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18949548cfd825c6bc41d9fdd06bcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac18949548cfd825c6bc41d9fdd06bcbd">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga60c4e2f607b5cc94c0c6351cbcf5e68a">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga3e916cfc88f0a38afaa680fb1824e938">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK</a>)</td></tr>
<tr class="separator:gac18949548cfd825c6bc41d9fdd06bcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793f7680e75da67e01db22107f9e30c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga793f7680e75da67e01db22107f9e30c2">RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK</a>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga793f7680e75da67e01db22107f9e30c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b7e30667983b07e843092e5a3fee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6b2b7e30667983b07e843092e5a3fee0">RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6b2b7e30667983b07e843092e5a3fee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f506c17e4b6fc4da36a1a5e0ed4e1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga4f506c17e4b6fc4da36a1a5e0ed4e1a6">RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga6b2b7e30667983b07e843092e5a3fee0">RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga793f7680e75da67e01db22107f9e30c2">RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK</a>)</td></tr>
<tr class="separator:ga4f506c17e4b6fc4da36a1a5e0ed4e1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659ce4e3d6ca970c5e99a3c49e68fa3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga659ce4e3d6ca970c5e99a3c49e68fa3a">RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK</a>&#160;&#160;&#160;(0x1F0U)</td></tr>
<tr class="separator:ga659ce4e3d6ca970c5e99a3c49e68fa3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815d5add6ea8bb6ff0593609225b98fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga815d5add6ea8bb6ff0593609225b98fd">RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga815d5add6ea8bb6ff0593609225b98fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df595b49f8f724015b071389dee98a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6df595b49f8f724015b071389dee98a6">RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga815d5add6ea8bb6ff0593609225b98fd">RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga659ce4e3d6ca970c5e99a3c49e68fa3a">RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK</a>)</td></tr>
<tr class="separator:ga6df595b49f8f724015b071389dee98a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d718f3619ac59cb36129deb174d3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab1d718f3619ac59cb36129deb174d3e5">RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK</a>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gab1d718f3619ac59cb36129deb174d3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb71e163b765057b96d0c00c593fa11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaeb71e163b765057b96d0c00c593fa11e">RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaeb71e163b765057b96d0c00c593fa11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d888fea1fc8d163428b98500c8d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga438d888fea1fc8d163428b98500c8d25">RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaeb71e163b765057b96d0c00c593fa11e">RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gab1d718f3619ac59cb36129deb174d3e5">RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK</a>)</td></tr>
<tr class="separator:ga438d888fea1fc8d163428b98500c8d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab516c9117d0d016a97df02bb7684542d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab516c9117d0d016a97df02bb7684542d">RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK</a>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gab516c9117d0d016a97df02bb7684542d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d21952d82c5a5525e3e346817e0645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga87d21952d82c5a5525e3e346817e0645">RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga87d21952d82c5a5525e3e346817e0645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b6ff895f5019fa43aa2e4f0383825d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa7b6ff895f5019fa43aa2e4f0383825d">RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga87d21952d82c5a5525e3e346817e0645">RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gab516c9117d0d016a97df02bb7684542d">RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK</a>)</td></tr>
<tr class="separator:gaa7b6ff895f5019fa43aa2e4f0383825d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40aa8cbb47b5b1b12ebe76bffb164484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga40aa8cbb47b5b1b12ebe76bffb164484">RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK</a>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga40aa8cbb47b5b1b12ebe76bffb164484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ba38880cbf8ed7a46edd9353687936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga19ba38880cbf8ed7a46edd9353687936">RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga19ba38880cbf8ed7a46edd9353687936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739130015053b89f6363749c2d4b5459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga739130015053b89f6363749c2d4b5459">RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga19ba38880cbf8ed7a46edd9353687936">RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga40aa8cbb47b5b1b12ebe76bffb164484">RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK</a>)</td></tr>
<tr class="separator:ga739130015053b89f6363749c2d4b5459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde7c3679dcc4db929b7ebce9817a4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gadde7c3679dcc4db929b7ebce9817a4f2">RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK</a>&#160;&#160;&#160;(0x1F000U)</td></tr>
<tr class="separator:gadde7c3679dcc4db929b7ebce9817a4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569da4c0deb782efe2827d26c379cd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga569da4c0deb782efe2827d26c379cd95">RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga569da4c0deb782efe2827d26c379cd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2330365ebfbc31aa966c8b401d06a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga3d2330365ebfbc31aa966c8b401d06a7">RSIM_RF_OSC_CTRL_BB_XTAL_GM</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga569da4c0deb782efe2827d26c379cd95">RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gadde7c3679dcc4db929b7ebce9817a4f2">RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK</a>)</td></tr>
<tr class="separator:ga3d2330365ebfbc31aa966c8b401d06a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc24e14f37acf8d10a113df424304032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gabc24e14f37acf8d10a113df424304032">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK</a>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gabc24e14f37acf8d10a113df424304032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314592af73fdcd8aa4fecb4009de2c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga314592af73fdcd8aa4fecb4009de2c2e">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga314592af73fdcd8aa4fecb4009de2c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e1b54a67118f5fc47d537def87204e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga89e1b54a67118f5fc47d537def87204e">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga314592af73fdcd8aa4fecb4009de2c2e">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gabc24e14f37acf8d10a113df424304032">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK</a>)</td></tr>
<tr class="separator:ga89e1b54a67118f5fc47d537def87204e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232e7ca642e8293dcdbedbfd076169ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga232e7ca642e8293dcdbedbfd076169ad">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK</a>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga232e7ca642e8293dcdbedbfd076169ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128cd39b0f4ba024f45bbe001613509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga128cd39b0f4ba024f45bbe001613509e">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga128cd39b0f4ba024f45bbe001613509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207855145eebd87766a2ae157b853052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga207855145eebd87766a2ae157b853052">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga128cd39b0f4ba024f45bbe001613509e">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga232e7ca642e8293dcdbedbfd076169ad">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK</a>)</td></tr>
<tr class="separator:ga207855145eebd87766a2ae157b853052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fe7df3fcede73704be01c6b773a31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab5fe7df3fcede73704be01c6b773a31f">RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK</a>&#160;&#160;&#160;(0x300000U)</td></tr>
<tr class="separator:gab5fe7df3fcede73704be01c6b773a31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fe87daaf465bd41a1278beed0e4269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga41fe87daaf465bd41a1278beed0e4269">RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga41fe87daaf465bd41a1278beed0e4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59127fc5a322ca30e1225560882f8055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga59127fc5a322ca30e1225560882f8055">RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga41fe87daaf465bd41a1278beed0e4269">RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gab5fe7df3fcede73704be01c6b773a31f">RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK</a>)</td></tr>
<tr class="separator:ga59127fc5a322ca30e1225560882f8055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba4ee07ca882d40a6701663a64b9d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9ba4ee07ca882d40a6701663a64b9d4b">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK</a>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga9ba4ee07ca882d40a6701663a64b9d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507bfdf4f826b7b09a71fc175f8f3fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga507bfdf4f826b7b09a71fc175f8f3fa3">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga507bfdf4f826b7b09a71fc175f8f3fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4141bdc7288e99d199e2e85e3dcf3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6d4141bdc7288e99d199e2e85e3dcf3a">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga507bfdf4f826b7b09a71fc175f8f3fa3">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga9ba4ee07ca882d40a6701663a64b9d4b">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK</a>)</td></tr>
<tr class="separator:ga6d4141bdc7288e99d199e2e85e3dcf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498004481ef5e12f2fc15d03ee37d21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga498004481ef5e12f2fc15d03ee37d21a">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga498004481ef5e12f2fc15d03ee37d21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cd664c2bbfda3b9f742afef1a3df14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga75cd664c2bbfda3b9f742afef1a3df14">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga75cd664c2bbfda3b9f742afef1a3df14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3991acf9bd18da244f12d29f460649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8e3991acf9bd18da244f12d29f460649">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga75cd664c2bbfda3b9f742afef1a3df14">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga498004481ef5e12f2fc15d03ee37d21a">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK</a>)</td></tr>
<tr class="separator:ga8e3991acf9bd18da244f12d29f460649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d030ab93731aee8934ede723edd7cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga56d030ab93731aee8934ede723edd7cd">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga56d030ab93731aee8934ede723edd7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0361b27dfeced1ecfae602f611ab985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae0361b27dfeced1ecfae602f611ab985">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gae0361b27dfeced1ecfae602f611ab985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca45a5a9d2692e53ca82b5e942af0eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaca45a5a9d2692e53ca82b5e942af0eed">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae0361b27dfeced1ecfae602f611ab985">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga56d030ab93731aee8934ede723edd7cd">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK</a>)</td></tr>
<tr class="separator:gaca45a5a9d2692e53ca82b5e942af0eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43943845f48b8bef76e0be6059bb6c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga43943845f48b8bef76e0be6059bb6c3a">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga43943845f48b8bef76e0be6059bb6c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca30b467b0182b61f58aa306ad792cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaca30b467b0182b61f58aa306ad792cfd">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaca30b467b0182b61f58aa306ad792cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156b08aeeffcf6492646ab77b8a4d395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga156b08aeeffcf6492646ab77b8a4d395">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaca30b467b0182b61f58aa306ad792cfd">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga43943845f48b8bef76e0be6059bb6c3a">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK</a>)</td></tr>
<tr class="separator:ga156b08aeeffcf6492646ab77b8a4d395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784e0f19a21ded483e8da70c497ddc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga784e0f19a21ded483e8da70c497ddc5b">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga784e0f19a21ded483e8da70c497ddc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cf10724c54c95b427236adadda28b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga07cf10724c54c95b427236adadda28b3">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga07cf10724c54c95b427236adadda28b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5ae7dc530c8b351ef2b8ce363e1431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9e5ae7dc530c8b351ef2b8ce363e1431">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga07cf10724c54c95b427236adadda28b3">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga784e0f19a21ded483e8da70c497ddc5b">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK</a>)</td></tr>
<tr class="separator:ga9e5ae7dc530c8b351ef2b8ce363e1431"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ANA_TEST - Radio Analog Test Registers</h2></td></tr>
<tr class="memitem:gac02f8603d31ebe53f9dcc489ef2c8eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gac02f8603d31ebe53f9dcc489ef2c8eb5">RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gac02f8603d31ebe53f9dcc489ef2c8eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe6c85c56ce23a1543f23df4bc3d6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gabbe6c85c56ce23a1543f23df4bc3d6fb">RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabbe6c85c56ce23a1543f23df4bc3d6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9277babd61e2018965524e9052bdff7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9277babd61e2018965524e9052bdff7a">RSIM_ANA_TEST_BB_LDO_LS_BYP</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gabbe6c85c56ce23a1543f23df4bc3d6fb">RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gac02f8603d31ebe53f9dcc489ef2c8eb5">RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK</a>)</td></tr>
<tr class="separator:ga9277babd61e2018965524e9052bdff7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef2d152f381ac3d3a197171bd202945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaeef2d152f381ac3d3a197171bd202945">RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaeef2d152f381ac3d3a197171bd202945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6113aa05dbe4e8301d478ebd5863d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0d6113aa05dbe4e8301d478ebd5863d3">RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0d6113aa05dbe4e8301d478ebd5863d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ea7d4c0b6f450f5187cf5884a08925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga18ea7d4c0b6f450f5187cf5884a08925">RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0d6113aa05dbe4e8301d478ebd5863d3">RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaeef2d152f381ac3d3a197171bd202945">RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK</a>)</td></tr>
<tr class="separator:ga18ea7d4c0b6f450f5187cf5884a08925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac3884558fabbd6f013f879d5e0523f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gafac3884558fabbd6f013f879d5e0523f">RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gafac3884558fabbd6f013f879d5e0523f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d7ec26e3729012d85559eadc1c6be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga03d7ec26e3729012d85559eadc1c6be0">RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga03d7ec26e3729012d85559eadc1c6be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbbb8ce1dcf402a2a033b455108e87e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaddbbb8ce1dcf402a2a033b455108e87e">RSIM_ANA_TEST_BB_LDO_XO_BYP_ON</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga03d7ec26e3729012d85559eadc1c6be0">RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gafac3884558fabbd6f013f879d5e0523f">RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK</a>)</td></tr>
<tr class="separator:gaddbbb8ce1dcf402a2a033b455108e87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafda9b7f938503b36bb85dc54a855728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaafda9b7f938503b36bb85dc54a855728">RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK</a>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaafda9b7f938503b36bb85dc54a855728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1494efdd1149a2cc74408e272e7d78dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga1494efdd1149a2cc74408e272e7d78dc">RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1494efdd1149a2cc74408e272e7d78dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4faa31b23cfc3ed9dd196d9b351462ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga4faa31b23cfc3ed9dd196d9b351462ee">RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga1494efdd1149a2cc74408e272e7d78dc">RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaafda9b7f938503b36bb85dc54a855728">RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK</a>)</td></tr>
<tr class="separator:ga4faa31b23cfc3ed9dd196d9b351462ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6034c3b87e42fff3310e87e2912933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga3e6034c3b87e42fff3310e87e2912933">RSIM_ANA_TEST_BB_XTAL_TEST_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga3e6034c3b87e42fff3310e87e2912933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11502d858aa703cff15eb3d7632d4860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga11502d858aa703cff15eb3d7632d4860">RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga11502d858aa703cff15eb3d7632d4860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9314a4557bb86e07110f107913e07e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9314a4557bb86e07110f107913e07e67">RSIM_ANA_TEST_BB_XTAL_TEST</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga11502d858aa703cff15eb3d7632d4860">RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga3e6034c3b87e42fff3310e87e2912933">RSIM_ANA_TEST_BB_XTAL_TEST_MASK</a>)</td></tr>
<tr class="separator:ga9314a4557bb86e07110f107913e07e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4682fb144e6dc0bf4f60768651822d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga4682fb144e6dc0bf4f60768651822d50">RSIM_ANA_TEST_BG_DIAGBUF_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga4682fb144e6dc0bf4f60768651822d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada048d4977eb427fd24d780af777deea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gada048d4977eb427fd24d780af777deea">RSIM_ANA_TEST_BG_DIAGBUF_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gada048d4977eb427fd24d780af777deea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d61006676e3aceb6af7afbfda562ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga45d61006676e3aceb6af7afbfda562ec">RSIM_ANA_TEST_BG_DIAGBUF</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gada048d4977eb427fd24d780af777deea">RSIM_ANA_TEST_BG_DIAGBUF_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga4682fb144e6dc0bf4f60768651822d50">RSIM_ANA_TEST_BG_DIAGBUF_MASK</a>)</td></tr>
<tr class="separator:ga45d61006676e3aceb6af7afbfda562ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91fda05f6023b2915871c7c198a0d3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga91fda05f6023b2915871c7c198a0d3b0">RSIM_ANA_TEST_BG_DIAGSEL_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga91fda05f6023b2915871c7c198a0d3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947de3d76ec90528123d63cf3a86839f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga947de3d76ec90528123d63cf3a86839f">RSIM_ANA_TEST_BG_DIAGSEL_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga947de3d76ec90528123d63cf3a86839f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c26f001fc8da00df94094ad1317435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga34c26f001fc8da00df94094ad1317435">RSIM_ANA_TEST_BG_DIAGSEL</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga947de3d76ec90528123d63cf3a86839f">RSIM_ANA_TEST_BG_DIAGSEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga91fda05f6023b2915871c7c198a0d3b0">RSIM_ANA_TEST_BG_DIAGSEL_MASK</a>)</td></tr>
<tr class="separator:ga34c26f001fc8da00df94094ad1317435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6f6dd68af4f037f217503c93a947d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga6e6f6dd68af4f037f217503c93a947d6">RSIM_ANA_TEST_BG_STARTUPFORCE_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga6e6f6dd68af4f037f217503c93a947d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e51af3fa9584e5232e518aa17b43cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae3e51af3fa9584e5232e518aa17b43cd">RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae3e51af3fa9584e5232e518aa17b43cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13c7861a5ca2bf3f8c9142525b65eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad13c7861a5ca2bf3f8c9142525b65eb5">RSIM_ANA_TEST_BG_STARTUPFORCE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae3e51af3fa9584e5232e518aa17b43cd">RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga6e6f6dd68af4f037f217503c93a947d6">RSIM_ANA_TEST_BG_STARTUPFORCE_MASK</a>)</td></tr>
<tr class="separator:gad13c7861a5ca2bf3f8c9142525b65eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f6f04a81250fa2895b3b096272de95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga08f6f04a81250fa2895b3b096272de95">RSIM_ANA_TEST_DIAG_1234_ON_MASK</a>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga08f6f04a81250fa2895b3b096272de95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d65430c6aa0e25c9604a7c33a3fe5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0d65430c6aa0e25c9604a7c33a3fe5c5">RSIM_ANA_TEST_DIAG_1234_ON_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0d65430c6aa0e25c9604a7c33a3fe5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96e1a87e421374841b4e0fbe4fa6299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gab96e1a87e421374841b4e0fbe4fa6299">RSIM_ANA_TEST_DIAG_1234_ON</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0d65430c6aa0e25c9604a7c33a3fe5c5">RSIM_ANA_TEST_DIAG_1234_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga08f6f04a81250fa2895b3b096272de95">RSIM_ANA_TEST_DIAG_1234_ON_MASK</a>)</td></tr>
<tr class="separator:gab96e1a87e421374841b4e0fbe4fa6299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34532e5479a4bb980c06ccb8710db06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad34532e5479a4bb980c06ccb8710db06">RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK</a>&#160;&#160;&#160;(0x600U)</td></tr>
<tr class="separator:gad34532e5479a4bb980c06ccb8710db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5116f3a70a4b17d2067f30c5d02c172f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5116f3a70a4b17d2067f30c5d02c172f">RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5116f3a70a4b17d2067f30c5d02c172f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80fbcddaab663e654a4736fa0d2773e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaf80fbcddaab663e654a4736fa0d2773e">RSIM_ANA_TEST_DIAG2SOCADC_DEC</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5116f3a70a4b17d2067f30c5d02c172f">RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gad34532e5479a4bb980c06ccb8710db06">RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK</a>)</td></tr>
<tr class="separator:gaf80fbcddaab663e654a4736fa0d2773e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be1726d18e70338d897db923dc005b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8be1726d18e70338d897db923dc005b9">RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK</a>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga8be1726d18e70338d897db923dc005b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dc7b9db4113723599ee824e098ebbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga30dc7b9db4113723599ee824e098ebbb">RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga30dc7b9db4113723599ee824e098ebbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ca250b29d26d2d4e9946df4d904567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaa1ca250b29d26d2d4e9946df4d904567">RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga30dc7b9db4113723599ee824e098ebbb">RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga8be1726d18e70338d897db923dc005b9">RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK</a>)</td></tr>
<tr class="separator:gaa1ca250b29d26d2d4e9946df4d904567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bae9844c2db9b50183ab8dfa472c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga27bae9844c2db9b50183ab8dfa472c6a">RSIM_ANA_TEST_DIAGCODE_MASK</a>&#160;&#160;&#160;(0x7000U)</td></tr>
<tr class="separator:ga27bae9844c2db9b50183ab8dfa472c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c86d1be35194890ea66f12024fae2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga03c86d1be35194890ea66f12024fae2f">RSIM_ANA_TEST_DIAGCODE_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga03c86d1be35194890ea66f12024fae2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b99dbbcb14eddc8f2de4c200025b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga39b99dbbcb14eddc8f2de4c200025b19">RSIM_ANA_TEST_DIAGCODE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga03c86d1be35194890ea66f12024fae2f">RSIM_ANA_TEST_DIAGCODE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga27bae9844c2db9b50183ab8dfa472c6a">RSIM_ANA_TEST_DIAGCODE_MASK</a>)</td></tr>
<tr class="separator:ga39b99dbbcb14eddc8f2de4c200025b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ANA_TRIM - Radio Analog Trim Registers</h2></td></tr>
<tr class="memitem:gadfbc4b4f1c7843a69224c4998b633e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gadfbc4b4f1c7843a69224c4998b633e74">RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:gadfbc4b4f1c7843a69224c4998b633e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330750bed732ce78e2a4314e10ac47b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga330750bed732ce78e2a4314e10ac47b8">RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga330750bed732ce78e2a4314e10ac47b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4421486c24191eeeb09ecdbc3e8f0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gad4421486c24191eeeb09ecdbc3e8f0e6">RSIM_ANA_TRIM_BB_LDO_LS_SPARE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga330750bed732ce78e2a4314e10ac47b8">RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gadfbc4b4f1c7843a69224c4998b633e74">RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK</a>)</td></tr>
<tr class="separator:gad4421486c24191eeeb09ecdbc3e8f0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde092349b4e09a97f9552c7ee70c5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gafde092349b4e09a97f9552c7ee70c5ee">RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK</a>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:gafde092349b4e09a97f9552c7ee70c5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d3399f789565f76f21b50ee1709a798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga9d3399f789565f76f21b50ee1709a798">RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9d3399f789565f76f21b50ee1709a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60fd091abc76a2fb4455375e483d2456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga60fd091abc76a2fb4455375e483d2456">RSIM_ANA_TRIM_BB_LDO_LS_TRIM</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga9d3399f789565f76f21b50ee1709a798">RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gafde092349b4e09a97f9552c7ee70c5ee">RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK</a>)</td></tr>
<tr class="separator:ga60fd091abc76a2fb4455375e483d2456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c8dbc3c6807858d58a5da499b94a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga80c8dbc3c6807858d58a5da499b94a9c">RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:ga80c8dbc3c6807858d58a5da499b94a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127786ea277ab78f5979b5aad9bce2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga127786ea277ab78f5979b5aad9bce2ba">RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga127786ea277ab78f5979b5aad9bce2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d49946ccd7ce22500c6586f1698bdde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga1d49946ccd7ce22500c6586f1698bdde">RSIM_ANA_TRIM_BB_LDO_XO_SPARE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga127786ea277ab78f5979b5aad9bce2ba">RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga80c8dbc3c6807858d58a5da499b94a9c">RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK</a>)</td></tr>
<tr class="separator:ga1d49946ccd7ce22500c6586f1698bdde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab4106df915907e3878778d8d88b0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga3ab4106df915907e3878778d8d88b0a3">RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK</a>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:ga3ab4106df915907e3878778d8d88b0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4df6959aff8c2fe33452218a166b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8d4df6959aff8c2fe33452218a166b95">RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8d4df6959aff8c2fe33452218a166b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212c9d290e022024f21c34024c6e56bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga212c9d290e022024f21c34024c6e56bb">RSIM_ANA_TRIM_BB_LDO_XO_TRIM</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8d4df6959aff8c2fe33452218a166b95">RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga3ab4106df915907e3878778d8d88b0a3">RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK</a>)</td></tr>
<tr class="separator:ga212c9d290e022024f21c34024c6e56bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571710b60f06a6571bcf8d1f4c6a4ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga571710b60f06a6571bcf8d1f4c6a4ba8">RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK</a>&#160;&#160;&#160;(0xF800U)</td></tr>
<tr class="separator:ga571710b60f06a6571bcf8d1f4c6a4ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5969991971bad2276f9fc315e33f4c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga5969991971bad2276f9fc315e33f4c06">RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5969991971bad2276f9fc315e33f4c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf2b3190a7999497d2e9a689ef111b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gaedf2b3190a7999497d2e9a689ef111b0">RSIM_ANA_TRIM_BB_XTAL_SPARE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5969991971bad2276f9fc315e33f4c06">RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga571710b60f06a6571bcf8d1f4c6a4ba8">RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK</a>)</td></tr>
<tr class="separator:gaedf2b3190a7999497d2e9a689ef111b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b85fbfa45a4accc232c9a8d2006c0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga0b85fbfa45a4accc232c9a8d2006c0ad">RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK</a>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga0b85fbfa45a4accc232c9a8d2006c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514753ea36a086b2c26065395d6f70f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga514753ea36a086b2c26065395d6f70f4">RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga514753ea36a086b2c26065395d6f70f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5b32aa405f555fad1f418e51dd704b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gacf5b32aa405f555fad1f418e51dd704b">RSIM_ANA_TRIM_BB_XTAL_TRIM</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga514753ea36a086b2c26065395d6f70f4">RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga0b85fbfa45a4accc232c9a8d2006c0ad">RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK</a>)</td></tr>
<tr class="separator:gacf5b32aa405f555fad1f418e51dd704b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae394ad1aad14acc4dc27a8c337827484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae394ad1aad14acc4dc27a8c337827484">RSIM_ANA_TRIM_BG_1V_TRIM_MASK</a>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:gae394ad1aad14acc4dc27a8c337827484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d881b11c54d3056af9b5eee18c17983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8d881b11c54d3056af9b5eee18c17983">RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8d881b11c54d3056af9b5eee18c17983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8644619f121e84cdadf72208f9124601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga8644619f121e84cdadf72208f9124601">RSIM_ANA_TRIM_BG_1V_TRIM</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8d881b11c54d3056af9b5eee18c17983">RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gae394ad1aad14acc4dc27a8c337827484">RSIM_ANA_TRIM_BG_1V_TRIM_MASK</a>)</td></tr>
<tr class="separator:ga8644619f121e84cdadf72208f9124601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41b4d41920dffd11bdaed9e4ae34ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gae41b4d41920dffd11bdaed9e4ae34ca7">RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK</a>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:gae41b4d41920dffd11bdaed9e4ae34ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c55eba68f901884251a7a3b6c0e4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#ga82c55eba68f901884251a7a3b6c0e4bd">RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga82c55eba68f901884251a7a3b6c0e4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadce6354a6b2984ca66d7f3c461d80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_i_m___register___masks.html#gafadce6354a6b2984ca66d7f3c461d80f">RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga82c55eba68f901884251a7a3b6c0e4bd">RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gae41b4d41920dffd11bdaed9e4ae34ca7">RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK</a>)</td></tr>
<tr class="separator:gafadce6354a6b2984ca66d7f3c461d80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga842f22fa866ac75a29feb1261f75e5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga842f22fa866ac75a29feb1261f75e5e6">&#9670;&nbsp;</a></span>RSIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM&#160;&#160;&#160;((<a class="el" href="struct_r_s_i_m___type.html">RSIM_Type</a> *)<a class="el" href="group___r_s_i_m___register___masks.html#gaf7a0b036b1a9d11c5907ccb2d6b7f8da">RSIM_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral RSIM base pointer </p>

</div>
</div>
<a id="ga2df2b10d88d92e984573b214332b8f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2df2b10d88d92e984573b214332b8f8e">&#9670;&nbsp;</a></span>RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0c496795e926bf7976f0f2bb6426f3dd">RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga794e21ae2825f660ce95bffec4786ee8">RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga794e21ae2825f660ce95bffec4786ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga794e21ae2825f660ce95bffec4786ee8">&#9670;&nbsp;</a></span>RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK&#160;&#160;&#160;(0xF0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c496795e926bf7976f0f2bb6426f3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c496795e926bf7976f0f2bb6426f3dd">&#9670;&nbsp;</a></span>RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c843ae2c0dcd37debf3d691f62efb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c843ae2c0dcd37debf3d691f62efb78">&#9670;&nbsp;</a></span>RSIM_ACTIVE_DELAY_BLE_FINE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ACTIVE_DELAY_BLE_FINE_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga7dd21c0a71e197593bb76fd33629a9fc">RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaaaecacf20315cf2008650eab61e515ca">RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaaecacf20315cf2008650eab61e515ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaecacf20315cf2008650eab61e515ca">&#9670;&nbsp;</a></span>RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK&#160;&#160;&#160;(0x3FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7dd21c0a71e197593bb76fd33629a9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dd21c0a71e197593bb76fd33629a9fc">&#9670;&nbsp;</a></span>RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9277babd61e2018965524e9052bdff7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9277babd61e2018965524e9052bdff7a">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_LS_BYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_LS_BYP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gabbe6c85c56ce23a1543f23df4bc3d6fb">RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gac02f8603d31ebe53f9dcc489ef2c8eb5">RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac02f8603d31ebe53f9dcc489ef2c8eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac02f8603d31ebe53f9dcc489ef2c8eb5">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbe6c85c56ce23a1543f23df4bc3d6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbe6c85c56ce23a1543f23df4bc3d6fb">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga18ea7d4c0b6f450f5187cf5884a08925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18ea7d4c0b6f450f5187cf5884a08925">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0d6113aa05dbe4e8301d478ebd5863d3">RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaeef2d152f381ac3d3a197171bd202945">RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeef2d152f381ac3d3a197171bd202945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeef2d152f381ac3d3a197171bd202945">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d6113aa05dbe4e8301d478ebd5863d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d6113aa05dbe4e8301d478ebd5863d3">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaddbbb8ce1dcf402a2a033b455108e87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddbbb8ce1dcf402a2a033b455108e87e">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_XO_BYP_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_XO_BYP_ON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga03d7ec26e3729012d85559eadc1c6be0">RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gafac3884558fabbd6f013f879d5e0523f">RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafac3884558fabbd6f013f879d5e0523f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac3884558fabbd6f013f879d5e0523f">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03d7ec26e3729012d85559eadc1c6be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d7ec26e3729012d85559eadc1c6be0">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4faa31b23cfc3ed9dd196d9b351462ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4faa31b23cfc3ed9dd196d9b351462ee">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga1494efdd1149a2cc74408e272e7d78dc">RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaafda9b7f938503b36bb85dc54a855728">RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaafda9b7f938503b36bb85dc54a855728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafda9b7f938503b36bb85dc54a855728">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK&#160;&#160;&#160;(0x8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1494efdd1149a2cc74408e272e7d78dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1494efdd1149a2cc74408e272e7d78dc">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9314a4557bb86e07110f107913e07e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9314a4557bb86e07110f107913e07e67">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_XTAL_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_XTAL_TEST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga11502d858aa703cff15eb3d7632d4860">RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga3e6034c3b87e42fff3310e87e2912933">RSIM_ANA_TEST_BB_XTAL_TEST_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e6034c3b87e42fff3310e87e2912933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6034c3b87e42fff3310e87e2912933">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_XTAL_TEST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_XTAL_TEST_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga11502d858aa703cff15eb3d7632d4860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11502d858aa703cff15eb3d7632d4860">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga45d61006676e3aceb6af7afbfda562ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45d61006676e3aceb6af7afbfda562ec">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_DIAGBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_DIAGBUF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gada048d4977eb427fd24d780af777deea">RSIM_ANA_TEST_BG_DIAGBUF_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga4682fb144e6dc0bf4f60768651822d50">RSIM_ANA_TEST_BG_DIAGBUF_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4682fb144e6dc0bf4f60768651822d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4682fb144e6dc0bf4f60768651822d50">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_DIAGBUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_DIAGBUF_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gada048d4977eb427fd24d780af777deea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada048d4977eb427fd24d780af777deea">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_DIAGBUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_DIAGBUF_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34c26f001fc8da00df94094ad1317435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34c26f001fc8da00df94094ad1317435">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_DIAGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_DIAGSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga947de3d76ec90528123d63cf3a86839f">RSIM_ANA_TEST_BG_DIAGSEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga91fda05f6023b2915871c7c198a0d3b0">RSIM_ANA_TEST_BG_DIAGSEL_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91fda05f6023b2915871c7c198a0d3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91fda05f6023b2915871c7c198a0d3b0">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_DIAGSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_DIAGSEL_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga947de3d76ec90528123d63cf3a86839f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga947de3d76ec90528123d63cf3a86839f">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_DIAGSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_DIAGSEL_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad13c7861a5ca2bf3f8c9142525b65eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad13c7861a5ca2bf3f8c9142525b65eb5">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_STARTUPFORCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_STARTUPFORCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae3e51af3fa9584e5232e518aa17b43cd">RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga6e6f6dd68af4f037f217503c93a947d6">RSIM_ANA_TEST_BG_STARTUPFORCE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e6f6dd68af4f037f217503c93a947d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e6f6dd68af4f037f217503c93a947d6">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_STARTUPFORCE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_STARTUPFORCE_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3e51af3fa9584e5232e518aa17b43cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3e51af3fa9584e5232e518aa17b43cd">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf80fbcddaab663e654a4736fa0d2773e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80fbcddaab663e654a4736fa0d2773e">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG2SOCADC_DEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5116f3a70a4b17d2067f30c5d02c172f">RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gad34532e5479a4bb980c06ccb8710db06">RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad34532e5479a4bb980c06ccb8710db06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad34532e5479a4bb980c06ccb8710db06">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK&#160;&#160;&#160;(0x600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa1ca250b29d26d2d4e9946df4d904567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1ca250b29d26d2d4e9946df4d904567">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga30dc7b9db4113723599ee824e098ebbb">RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga8be1726d18e70338d897db923dc005b9">RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8be1726d18e70338d897db923dc005b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be1726d18e70338d897db923dc005b9">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK&#160;&#160;&#160;(0x800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30dc7b9db4113723599ee824e098ebbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30dc7b9db4113723599ee824e098ebbb">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5116f3a70a4b17d2067f30c5d02c172f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5116f3a70a4b17d2067f30c5d02c172f">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab96e1a87e421374841b4e0fbe4fa6299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab96e1a87e421374841b4e0fbe4fa6299">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG_1234_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG_1234_ON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0d65430c6aa0e25c9604a7c33a3fe5c5">RSIM_ANA_TEST_DIAG_1234_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga08f6f04a81250fa2895b3b096272de95">RSIM_ANA_TEST_DIAG_1234_ON_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga08f6f04a81250fa2895b3b096272de95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08f6f04a81250fa2895b3b096272de95">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG_1234_ON_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG_1234_ON_MASK&#160;&#160;&#160;(0x100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d65430c6aa0e25c9604a7c33a3fe5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d65430c6aa0e25c9604a7c33a3fe5c5">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAG_1234_ON_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAG_1234_ON_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga39b99dbbcb14eddc8f2de4c200025b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b99dbbcb14eddc8f2de4c200025b19">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAGCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAGCODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga03c86d1be35194890ea66f12024fae2f">RSIM_ANA_TEST_DIAGCODE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga27bae9844c2db9b50183ab8dfa472c6a">RSIM_ANA_TEST_DIAGCODE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27bae9844c2db9b50183ab8dfa472c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27bae9844c2db9b50183ab8dfa472c6a">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAGCODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAGCODE_MASK&#160;&#160;&#160;(0x7000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03c86d1be35194890ea66f12024fae2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03c86d1be35194890ea66f12024fae2f">&#9670;&nbsp;</a></span>RSIM_ANA_TEST_DIAGCODE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TEST_DIAGCODE_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4421486c24191eeeb09ecdbc3e8f0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4421486c24191eeeb09ecdbc3e8f0e6">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_LS_SPARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_LS_SPARE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga330750bed732ce78e2a4314e10ac47b8">RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gadfbc4b4f1c7843a69224c4998b633e74">RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadfbc4b4f1c7843a69224c4998b633e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfbc4b4f1c7843a69224c4998b633e74">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK&#160;&#160;&#160;(0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga330750bed732ce78e2a4314e10ac47b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga330750bed732ce78e2a4314e10ac47b8">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60fd091abc76a2fb4455375e483d2456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60fd091abc76a2fb4455375e483d2456">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_LS_TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_LS_TRIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga9d3399f789565f76f21b50ee1709a798">RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gafde092349b4e09a97f9552c7ee70c5ee">RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafde092349b4e09a97f9552c7ee70c5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafde092349b4e09a97f9552c7ee70c5ee">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK&#160;&#160;&#160;(0x38U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d3399f789565f76f21b50ee1709a798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d3399f789565f76f21b50ee1709a798">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d49946ccd7ce22500c6586f1698bdde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d49946ccd7ce22500c6586f1698bdde">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_XO_SPARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_XO_SPARE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga127786ea277ab78f5979b5aad9bce2ba">RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga80c8dbc3c6807858d58a5da499b94a9c">RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80c8dbc3c6807858d58a5da499b94a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c8dbc3c6807858d58a5da499b94a9c">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK&#160;&#160;&#160;(0xC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga127786ea277ab78f5979b5aad9bce2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga127786ea277ab78f5979b5aad9bce2ba">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga212c9d290e022024f21c34024c6e56bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga212c9d290e022024f21c34024c6e56bb">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_XO_TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_XO_TRIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8d4df6959aff8c2fe33452218a166b95">RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga3ab4106df915907e3878778d8d88b0a3">RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ab4106df915907e3878778d8d88b0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ab4106df915907e3878778d8d88b0a3">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK&#160;&#160;&#160;(0x700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d4df6959aff8c2fe33452218a166b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d4df6959aff8c2fe33452218a166b95">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaedf2b3190a7999497d2e9a689ef111b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedf2b3190a7999497d2e9a689ef111b0">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_XTAL_SPARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_XTAL_SPARE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5969991971bad2276f9fc315e33f4c06">RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga571710b60f06a6571bcf8d1f4c6a4ba8">RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga571710b60f06a6571bcf8d1f4c6a4ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga571710b60f06a6571bcf8d1f4c6a4ba8">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK&#160;&#160;&#160;(0xF800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5969991971bad2276f9fc315e33f4c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5969991971bad2276f9fc315e33f4c06">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf5b32aa405f555fad1f418e51dd704b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf5b32aa405f555fad1f418e51dd704b">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_XTAL_TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_XTAL_TRIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga514753ea36a086b2c26065395d6f70f4">RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga0b85fbfa45a4accc232c9a8d2006c0ad">RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b85fbfa45a4accc232c9a8d2006c0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b85fbfa45a4accc232c9a8d2006c0ad">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK&#160;&#160;&#160;(0xFF0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga514753ea36a086b2c26065395d6f70f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514753ea36a086b2c26065395d6f70f4">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8644619f121e84cdadf72208f9124601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8644619f121e84cdadf72208f9124601">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BG_1V_TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BG_1V_TRIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8d881b11c54d3056af9b5eee18c17983">RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gae394ad1aad14acc4dc27a8c337827484">RSIM_ANA_TRIM_BG_1V_TRIM_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae394ad1aad14acc4dc27a8c337827484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae394ad1aad14acc4dc27a8c337827484">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BG_1V_TRIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BG_1V_TRIM_MASK&#160;&#160;&#160;(0xF000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d881b11c54d3056af9b5eee18c17983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d881b11c54d3056af9b5eee18c17983">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafadce6354a6b2984ca66d7f3c461d80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafadce6354a6b2984ca66d7f3c461d80f">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga82c55eba68f901884251a7a3b6c0e4bd">RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gae41b4d41920dffd11bdaed9e4ae34ca7">RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae41b4d41920dffd11bdaed9e4ae34ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae41b4d41920dffd11bdaed9e4ae34ca7">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK&#160;&#160;&#160;(0xF0000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga82c55eba68f901884251a7a3b6c0e4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c55eba68f901884251a7a3b6c0e4bd">&#9670;&nbsp;</a></span>RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga51d634acabe18c17c7e8a4f58c2ae8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d634acabe18c17c7e8a4f58c2ae8ca">&#9670;&nbsp;</a></span>RSIM_ANT_SLEEP_ANT_SLEEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANT_SLEEP_ANT_SLEEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaa29cd5dad983a2c14189e4a2c84d0e04">RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga887057555b332aaccd5f8c7a32eb4374">RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga887057555b332aaccd5f8c7a32eb4374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887057555b332aaccd5f8c7a32eb4374">&#9670;&nbsp;</a></span>RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK&#160;&#160;&#160;(0xFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa29cd5dad983a2c14189e4a2c84d0e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29cd5dad983a2c14189e4a2c84d0e04">&#9670;&nbsp;</a></span>RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ac5c1c4c0c60629165a28403870830f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ac5c1c4c0c60629165a28403870830f">&#9670;&nbsp;</a></span>RSIM_ANT_WAKE_ANT_WAKE_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANT_WAKE_ANT_WAKE_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8e1762abb4b8c14d6921082fb2aafbc9">RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga2cbce176398aebf1ca128b804189467b">RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2cbce176398aebf1ca128b804189467b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cbce176398aebf1ca128b804189467b">&#9670;&nbsp;</a></span>RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK&#160;&#160;&#160;(0xFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e1762abb4b8c14d6921082fb2aafbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e1762abb4b8c14d6921082fb2aafbc9">&#9670;&nbsp;</a></span>RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf7a0b036b1a9d11c5907ccb2d6b7f8da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7a0b036b1a9d11c5907ccb2d6b7f8da">&#9670;&nbsp;</a></span>RSIM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_BASE&#160;&#160;&#160;(0x40059000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral RSIM base address </p>

</div>
</div>
<a id="gaf88dd93278240efd7031a18c90a4aeac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf88dd93278240efd7031a18c90a4aeac">&#9670;&nbsp;</a></span>RSIM_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___r_s_i_m___register___masks.html#gaf7a0b036b1a9d11c5907ccb2d6b7f8da">RSIM_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of RSIM peripheral base addresses </p>

</div>
</div>
<a id="gaedd88afd8353ea8f54d7181a9a1a1d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedd88afd8353ea8f54d7181a9a1a1d64">&#9670;&nbsp;</a></span>RSIM_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___r_s_i_m___register___masks.html#ga842f22fa866ac75a29feb1261f75e5e6">RSIM</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of RSIM peripheral base pointers </p>

</div>
</div>
<a id="gaf0ad46d8a66153059a882d4438b53681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0ad46d8a66153059a882d4438b53681">&#9670;&nbsp;</a></span>RSIM_CONTROL_ALLOW_DFT_RESETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_ALLOW_DFT_RESETS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga83ec4ed05c16081c78dab5c1bce8cadd">RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga8c05421b53702155a3c94b07206a65b2">RSIM_CONTROL_ALLOW_DFT_RESETS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c05421b53702155a3c94b07206a65b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c05421b53702155a3c94b07206a65b2">&#9670;&nbsp;</a></span>RSIM_CONTROL_ALLOW_DFT_RESETS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_ALLOW_DFT_RESETS_MASK&#160;&#160;&#160;(0x40000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83ec4ed05c16081c78dab5c1bce8cadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83ec4ed05c16081c78dab5c1bce8cadd">&#9670;&nbsp;</a></span>RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga049eed7d0801b8241c090a7eea372f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049eed7d0801b8241c090a7eea372f7a">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0d98658b8b9d27f3e0d01448f105fa1a">RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga22a9df38a98e1a15bb0a20bc836e6c2e">RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22a9df38a98e1a15bb0a20bc836e6c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a9df38a98e1a15bb0a20bc836e6c2e">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d98658b8b9d27f3e0d01448f105fa1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d98658b8b9d27f3e0d01448f105fa1a">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd921e9915ff43a60090663238407ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd921e9915ff43a60090663238407ea1">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga266a5dc543ccf1b660b6a74e79d78d2e">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gad9bd6cd3b445488dc44b3f8fe35a7489">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb92e07d14d47f67b5964eb3f5aed76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb92e07d14d47f67b5964eb3f5aed76c">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga38501320be8590925ad07fba6b9c3de7">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga2f30bf82383dc9d2c9adad7deb0b648f">RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f30bf82383dc9d2c9adad7deb0b648f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f30bf82383dc9d2c9adad7deb0b648f">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga38501320be8590925ad07fba6b9c3de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38501320be8590925ad07fba6b9c3de7">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9bd6cd3b445488dc44b3f8fe35a7489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9bd6cd3b445488dc44b3f8fe35a7489">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga266a5dc543ccf1b660b6a74e79d78d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga266a5dc543ccf1b660b6a74e79d78d2e">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6bf39ee05d34f71e13077df9fe2c5f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bf39ee05d34f71e13077df9fe2c5f6a">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_STAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga86809f41f04743cc81964502706e662c">RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaa563a3b0a55c72d916addc0e23e5ab72">RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa563a3b0a55c72d916addc0e23e5ab72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa563a3b0a55c72d916addc0e23e5ab72">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86809f41f04743cc81964502706e662c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86809f41f04743cc81964502706e662c">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5cf91203559805407d41beb22b45c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5cf91203559805407d41beb22b45c8d">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLOCK_RADIO_OUTPUTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLOCK_RADIO_OUTPUTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga50cb58dffdf08a19331493a23071530f">RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga335fbcff72ab2e9b1c4e21c5ddc072e2">RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga335fbcff72ab2e9b1c4e21c5ddc072e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga335fbcff72ab2e9b1c4e21c5ddc072e2">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK&#160;&#160;&#160;(0x20000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50cb58dffdf08a19331493a23071530f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cb58dffdf08a19331493a23071530f">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7e89b0dc42df6bd07b769bcecb186f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e89b0dc42df6bd07b769bcecb186f09">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLOCK_SOC_RESETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLOCK_SOC_RESETS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga6777de33107f9721ff8a71f2d6aaf84e">RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga648ae4de3c519b2e170063baa4fcf563">RSIM_CONTROL_BLOCK_SOC_RESETS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga648ae4de3c519b2e170063baa4fcf563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga648ae4de3c519b2e170063baa4fcf563">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLOCK_SOC_RESETS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLOCK_SOC_RESETS_MASK&#160;&#160;&#160;(0x10000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6777de33107f9721ff8a71f2d6aaf84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6777de33107f9721ff8a71f2d6aaf84e">&#9670;&nbsp;</a></span>RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga73e94e82c667c415db5ec8ed700c8aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73e94e82c667c415db5ec8ed700c8aac">&#9670;&nbsp;</a></span>RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae6ef7da13d85c00e0670b51efa4ee88f">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaf2869c654d3043bf83c33e014b942a81">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf2869c654d3043bf83c33e014b942a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2869c654d3043bf83c33e014b942a81">&#9670;&nbsp;</a></span>RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK&#160;&#160;&#160;(0x10000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6ef7da13d85c00e0670b51efa4ee88f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ef7da13d85c00e0670b51efa4ee88f">&#9670;&nbsp;</a></span>RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f9516e813a5984dcbb90dd04b84f451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f9516e813a5984dcbb90dd04b84f451">&#9670;&nbsp;</a></span>RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga1b216be75eb3838a5a5b7630ca86aa36">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga2cc0cd053b2b41d6b1978e1dd06a2efd">RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2cc0cd053b2b41d6b1978e1dd06a2efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cc0cd053b2b41d6b1978e1dd06a2efd">&#9670;&nbsp;</a></span>RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK&#160;&#160;&#160;(0x20000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1b216be75eb3838a5a5b7630ca86aa36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b216be75eb3838a5a5b7630ca86aa36">&#9670;&nbsp;</a></span>RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga137ef437536f9ca261791c215e58226d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga137ef437536f9ca261791c215e58226d">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8a55db0e0f1b10f76788420e4d833c78">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga021c19fe79602c21e450f8bb8dfff24a">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac611945a4820012e810362d9fd9c76b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac611945a4820012e810362d9fd9c76b7">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae949e2fe9d311ae077fccb49ac05695d">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaafd2a480ad73b69f8786dbe5e277fe2a">RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaafd2a480ad73b69f8786dbe5e277fe2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafd2a480ad73b69f8786dbe5e277fe2a">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK&#160;&#160;&#160;(0x1000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae949e2fe9d311ae077fccb49ac05695d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae949e2fe9d311ae077fccb49ac05695d">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga021c19fe79602c21e450f8bb8dfff24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga021c19fe79602c21e450f8bb8dfff24a">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK&#160;&#160;&#160;(0x2000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8a55db0e0f1b10f76788420e4d833c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a55db0e0f1b10f76788420e4d833c78">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77e03520811f556f2583cded3d0ece48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77e03520811f556f2583cded3d0ece48">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8d9a8ae0f36bf67cfbed26d3ded86755">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga00e6df6983ea0723b2d7f19ce3a0c806">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98098f5eacc32fdf9168ecccef0889fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98098f5eacc32fdf9168ecccef0889fa">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5062c9831cfa34821cc4bcdf046c57d4">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga4ea0014bc32a3894aba4aaa3940788d6">RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ea0014bc32a3894aba4aaa3940788d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ea0014bc32a3894aba4aaa3940788d6">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK&#160;&#160;&#160;(0x40000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5062c9831cfa34821cc4bcdf046c57d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5062c9831cfa34821cc4bcdf046c57d4">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga00e6df6983ea0723b2d7f19ce3a0c806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e6df6983ea0723b2d7f19ce3a0c806">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK&#160;&#160;&#160;(0x80000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d9a8ae0f36bf67cfbed26d3ded86755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d9a8ae0f36bf67cfbed26d3ded86755">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac9ed9239c92083361190db34fff5b6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9ed9239c92083361190db34fff5b6c4">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RESET_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RESET_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaf0731dd14c277eed01cc984d9729075b">RSIM_CONTROL_RADIO_RESET_BIT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaaa8e84c8f0d2cee459316fd72c73cb77">RSIM_CONTROL_RADIO_RESET_BIT_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa8e84c8f0d2cee459316fd72c73cb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8e84c8f0d2cee459316fd72c73cb77">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RESET_BIT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RESET_BIT_MASK&#160;&#160;&#160;(0x80000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf0731dd14c277eed01cc984d9729075b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0731dd14c277eed01cc984d9729075b">&#9670;&nbsp;</a></span>RSIM_CONTROL_RADIO_RESET_BIT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RADIO_RESET_BIT_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa86b2898c0394cdfbdbb00dacdd98cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86b2898c0394cdfbdbb00dacdd98cea">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga591e838e48fb456180892ad28b26dbcb">RSIM_CONTROL_RF_OSC_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gab5ec5f1f4b992431dfbf2f06b086e154">RSIM_CONTROL_RF_OSC_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5ec5f1f4b992431dfbf2f06b086e154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5ec5f1f4b992431dfbf2f06b086e154">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_EN_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga591e838e48fb456180892ad28b26dbcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga591e838e48fb456180892ad28b26dbcb">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_EN_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5def7f91c9d04568945891c2d0af2219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5def7f91c9d04568945891c2d0af2219">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaf9f3e9d008bd6dfdccfcae98e24b89db">RSIM_CONTROL_RF_OSC_READY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga37ad0a9cee406fbf14cf40235594afd2">RSIM_CONTROL_RF_OSC_READY_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37ad0a9cee406fbf14cf40235594afd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37ad0a9cee406fbf14cf40235594afd2">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY_MASK&#160;&#160;&#160;(0x1000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f538e76add5d57af5dba085662cfee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f538e76add5d57af5dba085662cfee5">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY_OVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY_OVRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gab54939e8b688f43e5b3112440761f7a9">RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gae8ee200f083983660acecb3ecb55fd6e">RSIM_CONTROL_RF_OSC_READY_OVRD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9c777da025cdb14a2d24bc841897d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9c777da025cdb14a2d24bc841897d1a">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY_OVRD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY_OVRD_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaa9e752f897689b96cbf1ca8db8720f86">RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaaeb16bc3581c10d8cee0fc357d50faba">RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaeb16bc3581c10d8cee0fc357d50faba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb16bc3581c10d8cee0fc357d50faba">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK&#160;&#160;&#160;(0x2000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9e752f897689b96cbf1ca8db8720f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e752f897689b96cbf1ca8db8720f86">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8ee200f083983660acecb3ecb55fd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8ee200f083983660acecb3ecb55fd6e">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY_OVRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY_OVRD_MASK&#160;&#160;&#160;(0x4000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab54939e8b688f43e5b3112440761f7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54939e8b688f43e5b3112440761f7a9">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9f3e9d008bd6dfdccfcae98e24b89db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9f3e9d008bd6dfdccfcae98e24b89db">&#9670;&nbsp;</a></span>RSIM_CONTROL_RF_OSC_READY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RF_OSC_READY_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78fce06e1257ad8b2b702effdde3baa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78fce06e1257ad8b2b702effdde3baa9">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_DSM_EXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_DSM_EXIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga1c0ec3fdec8366b7346ae66b862e6a2e">RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gad24f835d205a1cc67fa9505cc471778f">RSIM_CONTROL_RSIM_DSM_EXIT_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad24f835d205a1cc67fa9505cc471778f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24f835d205a1cc67fa9505cc471778f">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_DSM_EXIT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_DSM_EXIT_MASK&#160;&#160;&#160;(0x100000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c0ec3fdec8366b7346ae66b862e6a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c0ec3fdec8366b7346ae66b862e6a2e">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga42b5be21b03bc2c5aab2ec1929302ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42b5be21b03bc2c5aab2ec1929302ae0">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_STOP_ACK_OVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gadfb416629eacc0ed3df59509159af9ce">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga86a478e84c49a57c433eb009e9b6aa3c">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga09881d6a94d1479a00d2b57848ff2587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09881d6a94d1479a00d2b57848ff2587">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga474201bfe4ca36bf3aeed8c467bfcaa3">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga8fbaa8cd7a2fde4d0ef070713e539d4e">RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8fbaa8cd7a2fde4d0ef070713e539d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fbaa8cd7a2fde4d0ef070713e539d4e">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK&#160;&#160;&#160;(0x400000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga474201bfe4ca36bf3aeed8c467bfcaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga474201bfe4ca36bf3aeed8c467bfcaa3">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86a478e84c49a57c433eb009e9b6aa3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a478e84c49a57c433eb009e9b6aa3c">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK&#160;&#160;&#160;(0x800000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadfb416629eacc0ed3df59509159af9ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb416629eacc0ed3df59509159af9ce">&#9670;&nbsp;</a></span>RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2c5fc8578548b8c7e541d9042ab6987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2c5fc8578548b8c7e541d9042ab6987">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga2ec249743c851fefd15234bb0ce0c437">RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga71c6d4066706062a4d7de6054190eced">RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71c6d4066706062a4d7de6054190eced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c6d4066706062a4d7de6054190eced">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ec249743c851fefd15234bb0ce0c437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec249743c851fefd15234bb0ce0c437">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f535d20c90cb6bdee7525dd3fd8e0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f535d20c90cb6bdee7525dd3fd8e0be">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga9a73925dc499d88dbcbab4187b126871">RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gae149fda259d4c357bba4a3fa98de0663">RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae149fda259d4c357bba4a3fa98de0663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae149fda259d4c357bba4a3fa98de0663">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9a73925dc499d88dbcbab4187b126871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a73925dc499d88dbcbab4187b126871">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga96c17bceb391c9138cce239c6aabea44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c17bceb391c9138cce239c6aabea44">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5f1462f9c9594544b60a68828721f6c5">RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga9c7f06dc8109e6c4c2e542fa3581c275">RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c7f06dc8109e6c4c2e542fa3581c275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7f06dc8109e6c4c2e542fa3581c275">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f1462f9c9594544b60a68828721f6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1462f9c9594544b60a68828721f6c5">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3a3baabd411784af2b696f844ae74cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a3baabd411784af2b696f844ae74cf">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga81c448eec87b8792976063a7e25668a8">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga09e967050c8ec95f90049f44f400947e">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a27ae3b54c51903e43df3fbb4c495dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a27ae3b54c51903e43df3fbb4c495dd">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga8824f6225b1540747a9d8afa1c91ea06">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaea1b7f7381e95657f1e67197ed5459c4">RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea1b7f7381e95657f1e67197ed5459c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1b7f7381e95657f1e67197ed5459c4">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8824f6225b1540747a9d8afa1c91ea06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8824f6225b1540747a9d8afa1c91ea06">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga09e967050c8ec95f90049f44f400947e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e967050c8ec95f90049f44f400947e">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga81c448eec87b8792976063a7e25668a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c448eec87b8792976063a7e25668a8">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49f36c0966b80149ba654a951aa8cf78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f36c0966b80149ba654a951aa8cf78">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gac8535a162052d0f8ea5844de99f6c4e8">RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaa2dc48c6b2abf6ffa36b580d50053e4c">RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2dc48c6b2abf6ffa36b580d50053e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2dc48c6b2abf6ffa36b580d50053e4c">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK&#160;&#160;&#160;(0x8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac8535a162052d0f8ea5844de99f6c4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8535a162052d0f8ea5844de99f6c4e8">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga727dd6a877f84412a1297b2903baf091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga727dd6a877f84412a1297b2903baf091">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ANT_FINISHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ANT_FINISHED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gac424a11a1aeed1c19739c1bd76700529">RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga38de54935f6f1f2d2973b625f9463d4a">RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga38de54935f6f1f2d2973b625f9463d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38de54935f6f1f2d2973b625f9463d4a">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac424a11a1aeed1c19739c1bd76700529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac424a11a1aeed1c19739c1bd76700529">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2676e5ac6a4aa543b56c003dd97a143e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2676e5ac6a4aa543b56c003dd97a143e">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ANT_READY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ANT_READY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga703880c5a6461d66613db8e8b173eaea">RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga0ee8bd912278d694c8a5c118cad8a83b">RSIM_DSM_CONTROL_DSM_ANT_READY_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0ee8bd912278d694c8a5c118cad8a83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ee8bd912278d694c8a5c118cad8a83b">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ANT_READY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ANT_READY_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga703880c5a6461d66613db8e8b173eaea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga703880c5a6461d66613db8e8b173eaea">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae899d5f316e1dd87d49eed5ef6f08712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae899d5f316e1dd87d49eed5ef6f08712">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_GEN_FINISHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_GEN_FINISHED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga4471059750d9fa0096c86f8dbf0f646c">RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaef4ff5cd76205821422fde448156ab28">RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaef4ff5cd76205821422fde448156ab28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef4ff5cd76205821422fde448156ab28">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK&#160;&#160;&#160;(0x400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4471059750d9fa0096c86f8dbf0f646c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4471059750d9fa0096c86f8dbf0f646c">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga06c3b93f0411b36646cab2ab24adb0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06c3b93f0411b36646cab2ab24adb0f8">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_GEN_READY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_GEN_READY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5629e2a6768e9aea85f4eca5e53377be">RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga5f64e6126cc5a33a047eb2293ca9cc11">RSIM_DSM_CONTROL_DSM_GEN_READY_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f64e6126cc5a33a047eb2293ca9cc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f64e6126cc5a33a047eb2293ca9cc11">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_GEN_READY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_GEN_READY_MASK&#160;&#160;&#160;(0x100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5629e2a6768e9aea85f4eca5e53377be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5629e2a6768e9aea85f4eca5e53377be">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55069f152ac23b548e2da4f58819bc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55069f152ac23b548e2da4f58819bc4c">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_TIMER_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_TIMER_CLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaed0b4c34b0f7b9f3abbf03feb6a97d6c">RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gacf65e3cff19aff7195a2dc85ff06272b">RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf65e3cff19aff7195a2dc85ff06272b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf65e3cff19aff7195a2dc85ff06272b">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK&#160;&#160;&#160;(0x8000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed0b4c34b0f7b9f3abbf03feb6a97d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed0b4c34b0f7b9f3abbf03feb6a97d6c">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b1e3049d67671da1223e55c237c1394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b1e3049d67671da1223e55c237c1394">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_TIMER_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_TIMER_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga21a859975012e476ec43f349ca7aafb8">RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga6f333d22bc5d68638a69a5fc985f6b7e">RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f333d22bc5d68638a69a5fc985f6b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f333d22bc5d68638a69a5fc985f6b7e">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK&#160;&#160;&#160;(0x80000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21a859975012e476ec43f349ca7aafb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21a859975012e476ec43f349ca7aafb8">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadbd1a33deb2a1573856227b9c689ab07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbd1a33deb2a1573856227b9c689ab07">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ZIG_FINISHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ZIG_FINISHED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae1bece11b1721c5e37f643a3eb7506e3">RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaf0bc9a37d513554deea6da58566914f4">RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf0bc9a37d513554deea6da58566914f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0bc9a37d513554deea6da58566914f4">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK&#160;&#160;&#160;(0x40000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae1bece11b1721c5e37f643a3eb7506e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1bece11b1721c5e37f643a3eb7506e3">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga14de372acadebf3d023c6c395bd4f4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14de372acadebf3d023c6c395bd4f4ab">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ZIG_READY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ZIG_READY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaff443a12a05b3b9685bcc9081920c732">RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaa9841fe5f5e438fa21b11bb962a153c5">RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9841fe5f5e438fa21b11bb962a153c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9841fe5f5e438fa21b11bb962a153c5">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK&#160;&#160;&#160;(0x10000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff443a12a05b3b9685bcc9081920c732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff443a12a05b3b9685bcc9081920c732">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e1a869f565596942f15206b59a1f3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e1a869f565596942f15206b59a1f3da">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga1ea81568398c60f550953e3abc8c1121">RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gabeb571520b6be65e247f478a286e378f">RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabeb571520b6be65e247f478a286e378f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb571520b6be65e247f478a286e378f">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK&#160;&#160;&#160;(0x200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ea81568398c60f550953e3abc8c1121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ea81568398c60f550953e3abc8c1121">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03408aa6d9fbe489b2168a6dad791a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03408aa6d9fbe489b2168a6dad791a73">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga0e36e3c5c94d86454007bb2bb7c5cdd8">RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gad9229f26659d14e079cf183713558a78">RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9229f26659d14e079cf183713558a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9229f26659d14e079cf183713558a78">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK&#160;&#160;&#160;(0x1000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e36e3c5c94d86454007bb2bb7c5cdd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e36e3c5c94d86454007bb2bb7c5cdd8">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c51f83b61f5ae84b96086724de4c3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c51f83b61f5ae84b96086724de4c3ed">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga5f202a553d3d8ae36fd1c286b22bce2c">RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaaf53e9e6074cfa69895f07c805c0388d">RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf53e9e6074cfa69895f07c805c0388d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf53e9e6074cfa69895f07c805c0388d">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK&#160;&#160;&#160;(0x4000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f202a553d3d8ae36fd1c286b22bce2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f202a553d3d8ae36fd1c286b22bce2c">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5db3be2e9e890f63df5168211488c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5db3be2e9e890f63df5168211488c20">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gac570ec0cb23da60edba2f8dc48951bc4">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga6ef8f4b8073c33e57020d65041ccc9de">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4abcec1133b7b6c9d17923968d10849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4abcec1133b7b6c9d17923968d10849">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga2b4095e4621da4b8ef63cb9f544dfd95">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga43be7026f5c340ab67a0f3ea353c49f7">RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga43be7026f5c340ab67a0f3ea353c49f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43be7026f5c340ab67a0f3ea353c49f7">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK&#160;&#160;&#160;(0x8000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b4095e4621da4b8ef63cb9f544dfd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b4095e4621da4b8ef63cb9f544dfd95">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ef8f4b8073c33e57020d65041ccc9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef8f4b8073c33e57020d65041ccc9de">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK&#160;&#160;&#160;(0x2000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac570ec0cb23da60edba2f8dc48951bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac570ec0cb23da60edba2f8dc48951bc4">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f616a92a0d75811beafce3edf91dbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f616a92a0d75811beafce3edf91dbe5">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga9e17fe5f847b9f52a78e8f3c87847d3b">RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga6cabdd1e2cd75770cbed3a496a36fc50">RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6cabdd1e2cd75770cbed3a496a36fc50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cabdd1e2cd75770cbed3a496a36fc50">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK&#160;&#160;&#160;(0x800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e17fe5f847b9f52a78e8f3c87847d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e17fe5f847b9f52a78e8f3c87847d3b">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga066fc65186205c2213ffae99d57435ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga066fc65186205c2213ffae99d57435ae">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga44aef789b5b947b37434e4c8facf1c32">RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga07c8570f2cbca073ddf9513ae0eaa8d4">RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07c8570f2cbca073ddf9513ae0eaa8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c8570f2cbca073ddf9513ae0eaa8d4">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK&#160;&#160;&#160;(0x20000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44aef789b5b947b37434e4c8facf1c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44aef789b5b947b37434e4c8facf1c32">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc831eab4c6d6e340b67a488a54c7929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc831eab4c6d6e340b67a488a54c7929">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga95443b3de7c8a13a3b818f8b9790c6b6">RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga756ce3941ce0428a81d24942b7f8dae7">RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga756ce3941ce0428a81d24942b7f8dae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756ce3941ce0428a81d24942b7f8dae7">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK&#160;&#160;&#160;(0x100000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga95443b3de7c8a13a3b818f8b9790c6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95443b3de7c8a13a3b818f8b9790c6b6">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa0a48578ba503aa516a845e6b59b496b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0a48578ba503aa516a845e6b59b496b">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaeed4f93c041be9d60d5e0a40e603c55c">RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga25b6a9cce2655a5ee290c95a4abac8ae">RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25b6a9cce2655a5ee290c95a4abac8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b6a9cce2655a5ee290c95a4abac8ae">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK&#160;&#160;&#160;(0x400000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeed4f93c041be9d60d5e0a40e603c55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeed4f93c041be9d60d5e0a40e603c55c">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaec4be4238f16ab3fd2b7fa22ae0fcaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec4be4238f16ab3fd2b7fa22ae0fcaf8">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga775b1b049d48731a262d50bd2b8493cd">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga3344aeb22606b2dafdcb248af4c1abe3">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad141095d0429ed22f08591fce06ac88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad141095d0429ed22f08591fce06ac88e">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae0529a1f57247e43af15f78cd269e531">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga74c39af8fc757985640133bf3a4884f4">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga74c39af8fc757985640133bf3a4884f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74c39af8fc757985640133bf3a4884f4">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK&#160;&#160;&#160;(0x800000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae0529a1f57247e43af15f78cd269e531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0529a1f57247e43af15f78cd269e531">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3344aeb22606b2dafdcb248af4c1abe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3344aeb22606b2dafdcb248af4c1abe3">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK&#160;&#160;&#160;(0x200000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga775b1b049d48731a262d50bd2b8493cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga775b1b049d48731a262d50bd2b8493cd">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac39e5d65c6ec9dd1af2b3f7e13cae557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac39e5d65c6ec9dd1af2b3f7e13cae557">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga656585eb133302d8e6d0fcce5a41b9a2">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga39b23aa7315841e3b7a747d5106be1aa">RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga39b23aa7315841e3b7a747d5106be1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b23aa7315841e3b7a747d5106be1aa">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK&#160;&#160;&#160;(0x80000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga656585eb133302d8e6d0fcce5a41b9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656585eb133302d8e6d0fcce5a41b9a2">&#9670;&nbsp;</a></span>RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb50b4edb1b7f3138e32bcb431dc61d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb50b4edb1b7f3138e32bcb431dc61d9">&#9670;&nbsp;</a></span>RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaa3844f2fd96375f3457e05f4edbfcb8d">RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga699347b5de34ca08e4e34cfcce32b37c">RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga699347b5de34ca08e4e34cfcce32b37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga699347b5de34ca08e4e34cfcce32b37c">&#9670;&nbsp;</a></span>RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK&#160;&#160;&#160;(0x3FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3844f2fd96375f3457e05f4edbfcb8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3844f2fd96375f3457e05f4edbfcb8d">&#9670;&nbsp;</a></span>RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga636cc268839ae17727f7aac79ea35446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636cc268839ae17727f7aac79ea35446">&#9670;&nbsp;</a></span>RSIM_DSM_TIMER_DSM_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_TIMER_DSM_TIMER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gacf4ca9f2da5379516df302e7dbe58387">RSIM_DSM_TIMER_DSM_TIMER_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga59a2392b766be6be9f753f59d1bf6cf6">RSIM_DSM_TIMER_DSM_TIMER_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59a2392b766be6be9f753f59d1bf6cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59a2392b766be6be9f753f59d1bf6cf6">&#9670;&nbsp;</a></span>RSIM_DSM_TIMER_DSM_TIMER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_TIMER_DSM_TIMER_MASK&#160;&#160;&#160;(0xFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf4ca9f2da5379516df302e7dbe58387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf4ca9f2da5379516df302e7dbe58387">&#9670;&nbsp;</a></span>RSIM_DSM_TIMER_DSM_TIMER_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_DSM_TIMER_DSM_TIMER_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga431e11602f8931ffc572caf852dac5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga431e11602f8931ffc572caf852dac5de">&#9670;&nbsp;</a></span>RSIM_GEN_SLEEP_GEN_SLEEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_GEN_SLEEP_GEN_SLEEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga6c81edb0a161ad447ddec805147913db">RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga4124db0bb2d207e56fa447a72a723b4e">RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4124db0bb2d207e56fa447a72a723b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4124db0bb2d207e56fa447a72a723b4e">&#9670;&nbsp;</a></span>RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK&#160;&#160;&#160;(0xFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c81edb0a161ad447ddec805147913db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c81edb0a161ad447ddec805147913db">&#9670;&nbsp;</a></span>RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53b2b4eb113c1e74a233839fdfdd4181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53b2b4eb113c1e74a233839fdfdd4181">&#9670;&nbsp;</a></span>RSIM_GEN_WAKE_GEN_WAKE_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_GEN_WAKE_GEN_WAKE_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gab1750e46ffca00b73e7bf69c4e57dc56">RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga97ec242d234c5706a0cc5201f9bb145d">RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97ec242d234c5706a0cc5201f9bb145d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ec242d234c5706a0cc5201f9bb145d">&#9670;&nbsp;</a></span>RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK&#160;&#160;&#160;(0xFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1750e46ffca00b73e7bf69c4e57dc56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1750e46ffca00b73e7bf69c4e57dc56">&#9670;&nbsp;</a></span>RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd7fa4ca7c465c896bef593824b1f843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7fa4ca7c465c896bef593824b1f843">&#9670;&nbsp;</a></span>RSIM_MAC_LSB_MAC_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MAC_LSB_MAC_ADDR_LSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga351f7d7302acda6cf57bfbaf58401e15">RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga46d60f299b208f57636e29545533f16b">RSIM_MAC_LSB_MAC_ADDR_LSB_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga46d60f299b208f57636e29545533f16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46d60f299b208f57636e29545533f16b">&#9670;&nbsp;</a></span>RSIM_MAC_LSB_MAC_ADDR_LSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MAC_LSB_MAC_ADDR_LSB_MASK&#160;&#160;&#160;(0xFFFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga351f7d7302acda6cf57bfbaf58401e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga351f7d7302acda6cf57bfbaf58401e15">&#9670;&nbsp;</a></span>RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga79a31e81e8af53fec677d4b0a24f837c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79a31e81e8af53fec677d4b0a24f837c">&#9670;&nbsp;</a></span>RSIM_MAC_MSB_MAC_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MAC_MSB_MAC_ADDR_MSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga780addcdc06101c9cace9566f54e9ec4">RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaacd49fff17bed06bd9184a7b72b3a05d">RSIM_MAC_MSB_MAC_ADDR_MSB_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacd49fff17bed06bd9184a7b72b3a05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd49fff17bed06bd9184a7b72b3a05d">&#9670;&nbsp;</a></span>RSIM_MAC_MSB_MAC_ADDR_MSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MAC_MSB_MAC_ADDR_MSB_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga780addcdc06101c9cace9566f54e9ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga780addcdc06101c9cace9566f54e9ec4">&#9670;&nbsp;</a></span>RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab2caf27749bf5a4f4049df04d64ec89a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2caf27749bf5a4f4049df04d64ec89a">&#9670;&nbsp;</a></span>RSIM_MISC_ANALOG_TEST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MISC_ANALOG_TEST_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gad38d1ec3c1388f421c03b2dbc25a656f">RSIM_MISC_ANALOG_TEST_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga671125670ef693ac23d6092229d13e0b">RSIM_MISC_ANALOG_TEST_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga671125670ef693ac23d6092229d13e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671125670ef693ac23d6092229d13e0b">&#9670;&nbsp;</a></span>RSIM_MISC_ANALOG_TEST_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MISC_ANALOG_TEST_EN_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad38d1ec3c1388f421c03b2dbc25a656f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38d1ec3c1388f421c03b2dbc25a656f">&#9670;&nbsp;</a></span>RSIM_MISC_ANALOG_TEST_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MISC_ANALOG_TEST_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60dff464aa43fcf5e128346a9b98ba34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60dff464aa43fcf5e128346a9b98ba34">&#9670;&nbsp;</a></span>RSIM_MISC_RADIO_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MISC_RADIO_VERSION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga9ac4e795e73b5794b33e544ec304c134">RSIM_MISC_RADIO_VERSION_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gaf1dc64c1230ce61aaf060b6804d78b74">RSIM_MISC_RADIO_VERSION_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1dc64c1230ce61aaf060b6804d78b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1dc64c1230ce61aaf060b6804d78b74">&#9670;&nbsp;</a></span>RSIM_MISC_RADIO_VERSION_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MISC_RADIO_VERSION_MASK&#160;&#160;&#160;(0xFF000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ac4e795e73b5794b33e544ec304c134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ac4e795e73b5794b33e544ec304c134">&#9670;&nbsp;</a></span>RSIM_MISC_RADIO_VERSION_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_MISC_RADIO_VERSION_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23767047e9c1d0b011d943aae1601363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23767047e9c1d0b011d943aae1601363">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gad2d7e39cc2b5a0218e352193b44afc38">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga8d6a3cfdaaa38cd978f336313b7119d2">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d6a3cfdaaa38cd978f336313b7119d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d6a3cfdaaa38cd978f336313b7119d2">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK&#160;&#160;&#160;(0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad2d7e39cc2b5a0218e352193b44afc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d7e39cc2b5a0218e352193b44afc38">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac18949548cfd825c6bc41d9fdd06bcbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac18949548cfd825c6bc41d9fdd06bcbd">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga60c4e2f607b5cc94c0c6351cbcf5e68a">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga3e916cfc88f0a38afaa680fb1824e938">RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e916cfc88f0a38afaa680fb1824e938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e916cfc88f0a38afaa680fb1824e938">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60c4e2f607b5cc94c0c6351cbcf5e68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60c4e2f607b5cc94c0c6351cbcf5e68a">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6df595b49f8f724015b071389dee98a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df595b49f8f724015b071389dee98a6">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga815d5add6ea8bb6ff0593609225b98fd">RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga659ce4e3d6ca970c5e99a3c49e68fa3a">RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga659ce4e3d6ca970c5e99a3c49e68fa3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659ce4e3d6ca970c5e99a3c49e68fa3a">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK&#160;&#160;&#160;(0x1F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga815d5add6ea8bb6ff0593609225b98fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga815d5add6ea8bb6ff0593609225b98fd">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga438d888fea1fc8d163428b98500c8d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga438d888fea1fc8d163428b98500c8d25">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaeb71e163b765057b96d0c00c593fa11e">RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gab1d718f3619ac59cb36129deb174d3e5">RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1d718f3619ac59cb36129deb174d3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1d718f3619ac59cb36129deb174d3e5">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK&#160;&#160;&#160;(0x200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb71e163b765057b96d0c00c593fa11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb71e163b765057b96d0c00c593fa11e">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa7b6ff895f5019fa43aa2e4f0383825d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7b6ff895f5019fa43aa2e4f0383825d">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga87d21952d82c5a5525e3e346817e0645">RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gab516c9117d0d016a97df02bb7684542d">RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab516c9117d0d016a97df02bb7684542d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab516c9117d0d016a97df02bb7684542d">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK&#160;&#160;&#160;(0x400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87d21952d82c5a5525e3e346817e0645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87d21952d82c5a5525e3e346817e0645">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga739130015053b89f6363749c2d4b5459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga739130015053b89f6363749c2d4b5459">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga19ba38880cbf8ed7a46edd9353687936">RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga40aa8cbb47b5b1b12ebe76bffb164484">RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40aa8cbb47b5b1b12ebe76bffb164484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40aa8cbb47b5b1b12ebe76bffb164484">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK&#160;&#160;&#160;(0x800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga19ba38880cbf8ed7a46edd9353687936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19ba38880cbf8ed7a46edd9353687936">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d2330365ebfbc31aa966c8b401d06a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d2330365ebfbc31aa966c8b401d06a7">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_GM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_GM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga569da4c0deb782efe2827d26c379cd95">RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gadde7c3679dcc4db929b7ebce9817a4f2">RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadde7c3679dcc4db929b7ebce9817a4f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadde7c3679dcc4db929b7ebce9817a4f2">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK&#160;&#160;&#160;(0x1F000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga569da4c0deb782efe2827d26c379cd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga569da4c0deb782efe2827d26c379cd95">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89e1b54a67118f5fc47d537def87204e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e1b54a67118f5fc47d537def87204e">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga314592af73fdcd8aa4fecb4009de2c2e">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gabc24e14f37acf8d10a113df424304032">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc24e14f37acf8d10a113df424304032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc24e14f37acf8d10a113df424304032">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK&#160;&#160;&#160;(0x20000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga207855145eebd87766a2ae157b853052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207855145eebd87766a2ae157b853052">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga128cd39b0f4ba024f45bbe001613509e">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga232e7ca642e8293dcdbedbfd076169ad">RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga232e7ca642e8293dcdbedbfd076169ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga232e7ca642e8293dcdbedbfd076169ad">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK&#160;&#160;&#160;(0x40000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga128cd39b0f4ba024f45bbe001613509e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga128cd39b0f4ba024f45bbe001613509e">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga314592af73fdcd8aa4fecb4009de2c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga314592af73fdcd8aa4fecb4009de2c2e">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59127fc5a322ca30e1225560882f8055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59127fc5a322ca30e1225560882f8055">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga41fe87daaf465bd41a1278beed0e4269">RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#gab5fe7df3fcede73704be01c6b773a31f">RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5fe7df3fcede73704be01c6b773a31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5fe7df3fcede73704be01c6b773a31f">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK&#160;&#160;&#160;(0x300000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga41fe87daaf465bd41a1278beed0e4269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41fe87daaf465bd41a1278beed0e4269">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e3991acf9bd18da244f12d29f460649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e3991acf9bd18da244f12d29f460649">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga75cd664c2bbfda3b9f742afef1a3df14">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga498004481ef5e12f2fc15d03ee37d21a">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca45a5a9d2692e53ca82b5e942af0eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca45a5a9d2692e53ca82b5e942af0eed">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gae0361b27dfeced1ecfae602f611ab985">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga56d030ab93731aee8934ede723edd7cd">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56d030ab93731aee8934ede723edd7cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d030ab93731aee8934ede723edd7cd">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK&#160;&#160;&#160;(0x20000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae0361b27dfeced1ecfae602f611ab985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0361b27dfeced1ecfae602f611ab985">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga498004481ef5e12f2fc15d03ee37d21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga498004481ef5e12f2fc15d03ee37d21a">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK&#160;&#160;&#160;(0x10000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga75cd664c2bbfda3b9f742afef1a3df14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75cd664c2bbfda3b9f742afef1a3df14">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d4141bdc7288e99d199e2e85e3dcf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4141bdc7288e99d199e2e85e3dcf3a">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga507bfdf4f826b7b09a71fc175f8f3fa3">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga9ba4ee07ca882d40a6701663a64b9d4b">RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ba4ee07ca882d40a6701663a64b9d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ba4ee07ca882d40a6701663a64b9d4b">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK&#160;&#160;&#160;(0x8000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga507bfdf4f826b7b09a71fc175f8f3fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga507bfdf4f826b7b09a71fc175f8f3fa3">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga156b08aeeffcf6492646ab77b8a4d395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga156b08aeeffcf6492646ab77b8a4d395">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#gaca30b467b0182b61f58aa306ad792cfd">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga43943845f48b8bef76e0be6059bb6c3a">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e5ae7dc530c8b351ef2b8ce363e1431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5ae7dc530c8b351ef2b8ce363e1431">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga07cf10724c54c95b427236adadda28b3">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga784e0f19a21ded483e8da70c497ddc5b">RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga784e0f19a21ded483e8da70c497ddc5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga784e0f19a21ded483e8da70c497ddc5b">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK&#160;&#160;&#160;(0x80000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07cf10724c54c95b427236adadda28b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07cf10724c54c95b427236adadda28b3">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga43943845f48b8bef76e0be6059bb6c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43943845f48b8bef76e0be6059bb6c3a">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK&#160;&#160;&#160;(0x40000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca30b467b0182b61f58aa306ad792cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca30b467b0182b61f58aa306ad792cfd">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4f506c17e4b6fc4da36a1a5e0ed4e1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f506c17e4b6fc4da36a1a5e0ed4e1a6">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga6b2b7e30667983b07e843092e5a3fee0">RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga793f7680e75da67e01db22107f9e30c2">RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga793f7680e75da67e01db22107f9e30c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga793f7680e75da67e01db22107f9e30c2">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK&#160;&#160;&#160;(0x8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6b2b7e30667983b07e843092e5a3fee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2b7e30667983b07e843092e5a3fee0">&#9670;&nbsp;</a></span>RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaefd01f8b3e47eaa3457203c1de100a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefd01f8b3e47eaa3457203c1de100a6f">&#9670;&nbsp;</a></span>RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga448718e54c19324be950abf8e06f0bbc">RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga0bfe4047bd0eb456c116aee796640adf">RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0bfe4047bd0eb456c116aee796640adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bfe4047bd0eb456c116aee796640adf">&#9670;&nbsp;</a></span>RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK&#160;&#160;&#160;(0xFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga448718e54c19324be950abf8e06f0bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga448718e54c19324be950abf8e06f0bbc">&#9670;&nbsp;</a></span>RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7dee797af061da1f893f237a7ef107d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dee797af061da1f893f237a7ef107d2">&#9670;&nbsp;</a></span>RSIM_ZIG_WAKE_ZIG_WAKE_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ZIG_WAKE_ZIG_WAKE_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(((<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(x)) &lt;&lt; <a class="el" href="group___r_s_i_m___register___masks.html#ga4b37d532514f22c09086a2605ebed7e4">RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT</a>)) &amp; <a class="el" href="group___r_s_i_m___register___masks.html#ga34b85a3c9d3cc4f2d6b2f07f71c1b1f7">RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34b85a3c9d3cc4f2d6b2f07f71c1b1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b85a3c9d3cc4f2d6b2f07f71c1b1f7">&#9670;&nbsp;</a></span>RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK&#160;&#160;&#160;(0xFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b37d532514f22c09086a2605ebed7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b37d532514f22c09086a2605ebed7e4">&#9670;&nbsp;</a></span>RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:07 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
