$VERSION 1

$INFO_BLOCK WLRef_PC

$NMOS NMOS 
$PMOS PMOS 
$NPN  
$PNP  

$POWER 
$GROUND 

$INOUT_PORT
$CELL _S_NMOS2_(NMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _S_PMOS2_(PMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL NMOS
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL _SP_NMOS_2_(NMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _NAND2(NMOS/PMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In2 81 In1 81 
$BULKPINS 

$CELL PMOS
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL _S_NMOS3_(NMOS)
$TYPE CELL
$INPUT In3 In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In3 81 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _SP_PMOS_2_(PMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _NOR2(NMOS/PMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In2 81 In1 81 
$BULKPINS 

$CELL _INV(NMOS/PMOS)
$TYPE CELL
$INPUT In 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In 81 
$BULKPINS 

$CELL WLRef_PC
$TYPE CELL
$INPUT 31 10 17 23 16 30 22 15 CLK 
	14 35 28 21 34 20 13 27 33 9 
	26 12 19 25 32 11 18 
$OUTPUT 31 10 17 PC WLREF 23 16 30 22 
	15 CLK_DFF 14 35 28 21 34 20 13 RSNEW 
	27 33 9 26 12 19 25 32 11 18 
$PINCLASS 31 10 10 19 17 22 PC 25 WLREF 0 23 5 16 13 30 14 22 3 
	15 20 CLK_DFF 24 CLK 1 14 8 35 11 28 12 21 23 34 2 20 15 13 17 
	RSNEW 26 27 0 33 4 9 18 26 21 12 27 19 28 25 6 32 7 11 9 
	18 16 

$TRIMMED_NET
