

================================================================
== Vitis HLS Report for 'wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189'
================================================================
* Date:           Thu Jan 27 12:44:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.720 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       32|       33|  0.128 us|  0.132 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- wideToNarrowConverter_LOOP  |       32|       32|         2|          1|          1|    32|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7 = alloca i32 1"   --->   Operation 4 'alloca' 'wideSample_superSample_M_imag_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6 = alloca i32 1"   --->   Operation 5 'alloca' 'wideSample_superSample_M_imag_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5 = alloca i32 1"   --->   Operation 6 'alloca' 'wideSample_superSample_M_imag_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4 = alloca i32 1"   --->   Operation 7 'alloca' 'wideSample_superSample_M_imag_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'wideSample_superSample_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2 = alloca i32 1"   --->   Operation 9 'alloca' 'wideSample_superSample_M_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'wideSample_superSample_M_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0 = alloca i32 1"   --->   Operation 11 'alloca' 'wideSample_superSample_M_imag_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7 = alloca i32 1"   --->   Operation 12 'alloca' 'wideSample_superSample_M_real_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6 = alloca i32 1"   --->   Operation 13 'alloca' 'wideSample_superSample_M_real_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5 = alloca i32 1"   --->   Operation 14 'alloca' 'wideSample_superSample_M_real_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4 = alloca i32 1"   --->   Operation 15 'alloca' 'wideSample_superSample_M_real_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3 = alloca i32 1"   --->   Operation 16 'alloca' 'wideSample_superSample_M_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2 = alloca i32 1"   --->   Operation 17 'alloca' 'wideSample_superSample_M_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1 = alloca i32 1"   --->   Operation 18 'alloca' 'wideSample_superSample_M_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0 = alloca i32 1"   --->   Operation 19 'alloca' 'wideSample_superSample_M_real_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0224, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0225, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0226, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0227, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0228, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0229, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln69 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 37 'br' 'br_ln69' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %.split2._crit_edge_ifconv, i1 1, void"   --->   Operation 38 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%wideReadIndex18 = phi i3 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i3 %wideReadIndex, void %.split2._crit_edge_ifconv, i3 0, void"   --->   Operation 39 'phi' 'wideReadIndex18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i17 = phi i5 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i5 %i, void %.split2._crit_edge_ifconv, i5 0, void"   --->   Operation 40 'phi' 'i17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split2, void %rewind_init"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_wideStreamIn_0_0_0_0_0_018, i27 %p_wideStreamIn_0_0_0_0_0_019, i27 %p_wideStreamIn_0_0_0_0_0_0110, i27 %p_wideStreamIn_0_0_0_0_0_0111, i27 %p_wideStreamIn_0_0_0_0_0_0112, i27 %p_wideStreamIn_0_0_0_0_0_0113, i27 %p_wideStreamIn_0_0_0_0_0_0114, i27 %p_wideStreamIn_0_0_0_0_0_0115, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_wideStreamIn_0_0_1_0_0_02, i27 %p_wideStreamIn_0_0_1_0_0_0223, i27 %p_wideStreamIn_0_0_1_0_0_0224, i27 %p_wideStreamIn_0_0_1_0_0_0225, i27 %p_wideStreamIn_0_0_1_0_0_0226, i27 %p_wideStreamIn_0_0_1_0_0_0227, i27 %p_wideStreamIn_0_0_1_0_0_0228, i27 %p_wideStreamIn_0_0_1_0_0_0229, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln69 = br void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 45 'br' 'br_ln69' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i5 %i17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 47 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:67]   --->   Operation 48 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:67]   --->   Operation 49 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%i = add i5 %i17, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 50 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %trunc_ln69, void %_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit, void %.split2._crit_edge_ifconv" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 51 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.32ns)   --->   "%empty_94 = read i432 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A, i27 %p_wideStreamIn_0_0_0_0_0_018, i27 %p_wideStreamIn_0_0_0_0_0_019, i27 %p_wideStreamIn_0_0_0_0_0_0110, i27 %p_wideStreamIn_0_0_0_0_0_0111, i27 %p_wideStreamIn_0_0_0_0_0_0112, i27 %p_wideStreamIn_0_0_0_0_0_0113, i27 %p_wideStreamIn_0_0_0_0_0_0114, i27 %p_wideStreamIn_0_0_0_0_0_0115, i27 %p_wideStreamIn_0_0_1_0_0_02, i27 %p_wideStreamIn_0_0_1_0_0_0223, i27 %p_wideStreamIn_0_0_1_0_0_0224, i27 %p_wideStreamIn_0_0_1_0_0_0225, i27 %p_wideStreamIn_0_0_1_0_0_0226, i27 %p_wideStreamIn_0_0_1_0_0_0227, i27 %p_wideStreamIn_0_0_1_0_0_0228, i27 %p_wideStreamIn_0_0_1_0_0_0229" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'read' 'empty_94' <Predicate = (!trunc_ln69)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'extractvalue' 'wideSample_superSample_M_real_V_0_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'extractvalue' 'wideSample_superSample_M_real_V_1_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'extractvalue' 'wideSample_superSample_M_real_V_2_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'extractvalue' 'wideSample_superSample_M_real_V_3_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'extractvalue' 'wideSample_superSample_M_real_V_4_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'extractvalue' 'wideSample_superSample_M_real_V_5_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'extractvalue' 'wideSample_superSample_M_real_V_6_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'extractvalue' 'wideSample_superSample_M_real_V_7_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'extractvalue' 'wideSample_superSample_M_imag_V_0_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'extractvalue' 'wideSample_superSample_M_imag_V_1_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'extractvalue' 'wideSample_superSample_M_imag_V_2_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'extractvalue' 'wideSample_superSample_M_imag_V_3_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'extractvalue' 'wideSample_superSample_M_imag_V_4_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'extractvalue' 'wideSample_superSample_M_imag_V_5_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'extractvalue' 'wideSample_superSample_M_imag_V_6_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_1 = extractvalue i432 %empty_94" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'extractvalue' 'wideSample_superSample_M_imag_V_7_1' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_real_V_0_1, i27 %wideSample_superSample_M_real_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 69 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_real_V_1_1, i27 %wideSample_superSample_M_real_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 70 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_real_V_2_1, i27 %wideSample_superSample_M_real_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 71 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_real_V_3_1, i27 %wideSample_superSample_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 72 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_real_V_4_1, i27 %wideSample_superSample_M_real_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 73 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_real_V_5_1, i27 %wideSample_superSample_M_real_V_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 74 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_real_V_6_1, i27 %wideSample_superSample_M_real_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 75 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_real_V_7_1, i27 %wideSample_superSample_M_real_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 76 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_imag_V_0_1, i27 %wideSample_superSample_M_imag_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 77 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_imag_V_1_1, i27 %wideSample_superSample_M_imag_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 78 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_imag_V_2_1, i27 %wideSample_superSample_M_imag_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 79 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_imag_V_3_1, i27 %wideSample_superSample_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 80 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_imag_V_4_1, i27 %wideSample_superSample_M_imag_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 81 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_imag_V_5_1, i27 %wideSample_superSample_M_imag_V_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 82 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_imag_V_6_1, i27 %wideSample_superSample_M_imag_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 83 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln71 = store i27 %wideSample_superSample_M_imag_V_7_1, i27 %wideSample_superSample_M_imag_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 84 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln71 = br void %.split2._crit_edge_ifconv" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 85 'br' 'br_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.49ns)   --->   "%icmp_ln78_1 = icmp_eq  i3 %wideReadIndex18, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 86 'icmp' 'icmp_ln78_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.49ns)   --->   "%icmp_ln78_2 = icmp_eq  i3 %wideReadIndex18, i3 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 87 'icmp' 'icmp_ln78_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.49ns)   --->   "%icmp_ln78_3 = icmp_eq  i3 %wideReadIndex18, i3 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 88 'icmp' 'icmp_ln78_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.12ns)   --->   "%wideReadIndex = xor i3 %wideReadIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:81]   --->   Operation 89 'xor' 'wideReadIndex' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.63ns)   --->   "%icmp_ln69 = icmp_eq  i5 %i17, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 90 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 91 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln83 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:83]   --->   Operation 92 'br' 'br_ln83' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.72>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_load = load i27 %wideSample_superSample_M_imag_V_7"   --->   Operation 93 'load' 'wideSample_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_load = load i27 %wideSample_superSample_M_imag_V_6"   --->   Operation 94 'load' 'wideSample_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_load = load i27 %wideSample_superSample_M_imag_V_5"   --->   Operation 95 'load' 'wideSample_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_load = load i27 %wideSample_superSample_M_imag_V_4"   --->   Operation 96 'load' 'wideSample_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_load = load i27 %wideSample_superSample_M_imag_V_3"   --->   Operation 97 'load' 'wideSample_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_load = load i27 %wideSample_superSample_M_imag_V_2"   --->   Operation 98 'load' 'wideSample_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_load = load i27 %wideSample_superSample_M_imag_V_1"   --->   Operation 99 'load' 'wideSample_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_load = load i27 %wideSample_superSample_M_imag_V_0"   --->   Operation 100 'load' 'wideSample_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_load = load i27 %wideSample_superSample_M_real_V_7"   --->   Operation 101 'load' 'wideSample_superSample_M_real_V_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_load = load i27 %wideSample_superSample_M_real_V_6"   --->   Operation 102 'load' 'wideSample_superSample_M_real_V_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_load = load i27 %wideSample_superSample_M_real_V_5"   --->   Operation 103 'load' 'wideSample_superSample_M_real_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_load = load i27 %wideSample_superSample_M_real_V_4"   --->   Operation 104 'load' 'wideSample_superSample_M_real_V_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_load = load i27 %wideSample_superSample_M_real_V_3"   --->   Operation 105 'load' 'wideSample_superSample_M_real_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_load = load i27 %wideSample_superSample_M_real_V_2"   --->   Operation 106 'load' 'wideSample_superSample_M_real_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_load = load i27 %wideSample_superSample_M_real_V_1"   --->   Operation 107 'load' 'wideSample_superSample_M_real_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_load = load i27 %wideSample_superSample_M_real_V_0"   --->   Operation 108 'load' 'wideSample_superSample_M_real_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.58ns)   --->   "%tmp = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_0_load, i27 %wideSample_superSample_M_real_V_1_load, i27 %wideSample_superSample_M_real_V_2_load, i27 %wideSample_superSample_M_real_V_3_load, i27 %wideSample_superSample_M_real_V_4_load, i27 %wideSample_superSample_M_real_V_5_load, i27 %wideSample_superSample_M_real_V_6_load, i27 %wideSample_superSample_M_real_V_7_load, i3 %wideReadIndex18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 109 'mux' 'tmp' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.58ns)   --->   "%tmp_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_0_load, i27 %wideSample_superSample_M_imag_V_1_load, i27 %wideSample_superSample_M_imag_V_2_load, i27 %wideSample_superSample_M_imag_V_3_load, i27 %wideSample_superSample_M_imag_V_4_load, i27 %wideSample_superSample_M_imag_V_5_load, i27 %wideSample_superSample_M_imag_V_6_load, i27 %wideSample_superSample_M_imag_V_7_load, i3 %wideReadIndex18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 110 'mux' 'tmp_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.49ns)   --->   "%icmp_ln78 = icmp_eq  i3 %wideReadIndex18, i3 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 111 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.49ns)   --->   "%icmp_ln78_4 = icmp_eq  i3 %wideReadIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 112 'icmp' 'icmp_ln78_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.49ns)   --->   "%icmp_ln78_5 = icmp_eq  i3 %wideReadIndex18, i3 5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 113 'icmp' 'icmp_ln78_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_3)   --->   "%select_ln78 = select i1 %icmp_ln78_5, i27 %wideSample_superSample_M_real_V_6_load, i27 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 114 'select' 'select_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln78 = or i1 %icmp_ln78_5, i1 %icmp_ln78_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 115 'or' 'or_ln78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_1 = select i1 %icmp_ln78_3, i27 %wideSample_superSample_M_real_V_4_load, i27 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 116 'select' 'select_ln78_1' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.12ns)   --->   "%or_ln78_1 = or i1 %icmp_ln78_3, i1 %icmp_ln78_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 117 'or' 'or_ln78_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_4)   --->   "%select_ln78_2 = select i1 %icmp_ln78_1, i27 %wideSample_superSample_M_real_V_2_load, i27 %wideSample_superSample_M_real_V_1_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 118 'select' 'select_ln78_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln78_2 = or i1 %icmp_ln78_1, i1 %icmp_ln78" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 119 'or' 'or_ln78_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_3 = select i1 %or_ln78, i27 %select_ln78, i27 %select_ln78_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 120 'select' 'select_ln78_3' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln78_3 = or i1 %or_ln78, i1 %or_ln78_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 121 'or' 'or_ln78_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_4 = select i1 %or_ln78_2, i27 %select_ln78_2, i27 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 122 'select' 'select_ln78_4' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_5 = select i1 %or_ln78_3, i27 %select_ln78_3, i27 %select_ln78_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 123 'select' 'select_ln78_5' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_9)   --->   "%select_ln78_6 = select i1 %icmp_ln78_5, i27 %wideSample_superSample_M_imag_V_6_load, i27 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 124 'select' 'select_ln78_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_7 = select i1 %icmp_ln78_3, i27 %wideSample_superSample_M_imag_V_4_load, i27 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 125 'select' 'select_ln78_7' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_10)   --->   "%select_ln78_8 = select i1 %icmp_ln78_1, i27 %wideSample_superSample_M_imag_V_2_load, i27 %wideSample_superSample_M_imag_V_1_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 126 'select' 'select_ln78_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_9 = select i1 %or_ln78, i27 %select_ln78_6, i27 %select_ln78_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 127 'select' 'select_ln78_9' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_10 = select i1 %or_ln78_2, i27 %select_ln78_8, i27 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 128 'select' 'select_ln78_10' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_11 = select i1 %or_ln78_3, i27 %select_ln78_9, i27 %select_ln78_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 129 'select' 'select_ln78_11' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_15)   --->   "%select_ln78_12 = select i1 %icmp_ln78_4, i27 %wideSample_superSample_M_real_V_6_load, i27 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 130 'select' 'select_ln78_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.12ns)   --->   "%or_ln78_4 = or i1 %icmp_ln78_4, i1 %icmp_ln78_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 131 'or' 'or_ln78_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_13 = select i1 %icmp_ln78_2, i27 %wideSample_superSample_M_real_V_4_load, i27 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 132 'select' 'select_ln78_13' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln78_6)   --->   "%or_ln78_5 = or i1 %icmp_ln78_2, i1 %icmp_ln78_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 133 'or' 'or_ln78_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_16)   --->   "%select_ln78_14 = select i1 %icmp_ln78, i27 %wideSample_superSample_M_real_V_2_load, i27 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 134 'select' 'select_ln78_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_15 = select i1 %or_ln78_4, i27 %select_ln78_12, i27 %select_ln78_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 135 'select' 'select_ln78_15' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln78_6 = or i1 %or_ln78_4, i1 %or_ln78_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 136 'or' 'or_ln78_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_16 = select i1 %or_ln78_6, i27 %select_ln78_15, i27 %select_ln78_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 137 'select' 'select_ln78_16' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_20)   --->   "%select_ln78_17 = select i1 %icmp_ln78_4, i27 %wideSample_superSample_M_imag_V_6_load, i27 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 138 'select' 'select_ln78_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_18 = select i1 %icmp_ln78_2, i27 %wideSample_superSample_M_imag_V_4_load, i27 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 139 'select' 'select_ln78_18' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_21)   --->   "%select_ln78_19 = select i1 %icmp_ln78, i27 %wideSample_superSample_M_imag_V_2_load, i27 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 140 'select' 'select_ln78_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_20 = select i1 %or_ln78_4, i27 %select_ln78_17, i27 %select_ln78_18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 141 'select' 'select_ln78_20' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_21 = select i1 %or_ln78_6, i27 %select_ln78_20, i27 %select_ln78_19" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 142 'select' 'select_ln78_21' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_24)   --->   "%select_ln78_22 = select i1 %icmp_ln78_3, i27 %wideSample_superSample_M_real_V_6_load, i27 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 143 'select' 'select_ln78_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_23 = select i1 %icmp_ln78_1, i27 %wideSample_superSample_M_real_V_4_load, i27 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 144 'select' 'select_ln78_23' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_24 = select i1 %or_ln78_1, i27 %select_ln78_22, i27 %select_ln78_23" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 145 'select' 'select_ln78_24' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.12ns)   --->   "%or_ln78_7 = or i1 %or_ln78_1, i1 %or_ln78_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 146 'or' 'or_ln78_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_25 = select i1 %or_ln78_7, i27 %select_ln78_24, i27 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 147 'select' 'select_ln78_25' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_28)   --->   "%select_ln78_26 = select i1 %icmp_ln78_3, i27 %wideSample_superSample_M_imag_V_6_load, i27 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 148 'select' 'select_ln78_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_27 = select i1 %icmp_ln78_1, i27 %wideSample_superSample_M_imag_V_4_load, i27 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 149 'select' 'select_ln78_27' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_28 = select i1 %or_ln78_1, i27 %select_ln78_26, i27 %select_ln78_27" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 150 'select' 'select_ln78_28' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln78_29 = select i1 %or_ln78_7, i27 %select_ln78_28, i27 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 151 'select' 'select_ln78_29' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i251 @_ssdm_op_BitConcatenate.i251.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27, i27 %select_ln78_29, i5 0, i27 %select_ln78_25, i5 0, i27 %select_ln78_21, i5 0, i27 %select_ln78_16, i5 0, i27 %select_ln78_11, i5 0, i27 %select_ln78_5, i5 0, i27 %tmp_3, i5 0, i27 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i251 %tmp_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.43ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelIn, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 154 'write' 'write_ln174' <Predicate = true> <Delay = 1.43> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%return_ln83 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:83]   --->   Operation 155 'return' 'return_ln83' <Predicate = (icmp_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0113]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0223]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0224]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0225]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0226]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0227]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0228]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0229]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ssrWideStream4kernelIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wideSample_superSample_M_imag_V_7      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_6      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_5      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_4      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_3      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_2      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_1      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_0      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_7      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_6      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_5      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_4      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_3      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_2      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_1      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_0      (alloca           ) [ 0011]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
br_ln69                                (br               ) [ 0111]
do_init                                (phi              ) [ 0011]
wideReadIndex18                        (phi              ) [ 0011]
i17                                    (phi              ) [ 0011]
br_ln0                                 (br               ) [ 0000]
specmemcore_ln0                        (specmemcore      ) [ 0000]
specmemcore_ln0                        (specmemcore      ) [ 0000]
specmemcore_ln0                        (specmemcore      ) [ 0000]
br_ln69                                (br               ) [ 0000]
empty                                  (speclooptripcount) [ 0000]
trunc_ln69                             (trunc            ) [ 0011]
specpipeline_ln67                      (specpipeline     ) [ 0000]
specloopname_ln67                      (specloopname     ) [ 0000]
i                                      (add              ) [ 0111]
br_ln71                                (br               ) [ 0000]
empty_94                               (read             ) [ 0000]
wideSample_superSample_M_real_V_0_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_1_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_2_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_3_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_4_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_5_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_6_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_7_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_0_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_1_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_2_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_3_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_4_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_5_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_6_1    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_7_1    (extractvalue     ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
br_ln71                                (br               ) [ 0000]
icmp_ln78_1                            (icmp             ) [ 0011]
icmp_ln78_2                            (icmp             ) [ 0011]
icmp_ln78_3                            (icmp             ) [ 0011]
wideReadIndex                          (xor              ) [ 0111]
icmp_ln69                              (icmp             ) [ 0011]
br_ln69                                (br               ) [ 0111]
br_ln83                                (br               ) [ 0111]
wideSample_superSample_M_imag_V_7_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_6_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_5_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_4_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_3_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_2_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_1_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_0_load (load             ) [ 0000]
wideSample_superSample_M_real_V_7_load (load             ) [ 0000]
wideSample_superSample_M_real_V_6_load (load             ) [ 0000]
wideSample_superSample_M_real_V_5_load (load             ) [ 0000]
wideSample_superSample_M_real_V_4_load (load             ) [ 0000]
wideSample_superSample_M_real_V_3_load (load             ) [ 0000]
wideSample_superSample_M_real_V_2_load (load             ) [ 0000]
wideSample_superSample_M_real_V_1_load (load             ) [ 0000]
wideSample_superSample_M_real_V_0_load (load             ) [ 0000]
tmp                                    (mux              ) [ 0000]
tmp_3                                  (mux              ) [ 0000]
icmp_ln78                              (icmp             ) [ 0000]
icmp_ln78_4                            (icmp             ) [ 0000]
icmp_ln78_5                            (icmp             ) [ 0000]
select_ln78                            (select           ) [ 0000]
or_ln78                                (or               ) [ 0000]
select_ln78_1                          (select           ) [ 0000]
or_ln78_1                              (or               ) [ 0000]
select_ln78_2                          (select           ) [ 0000]
or_ln78_2                              (or               ) [ 0000]
select_ln78_3                          (select           ) [ 0000]
or_ln78_3                              (or               ) [ 0000]
select_ln78_4                          (select           ) [ 0000]
select_ln78_5                          (select           ) [ 0000]
select_ln78_6                          (select           ) [ 0000]
select_ln78_7                          (select           ) [ 0000]
select_ln78_8                          (select           ) [ 0000]
select_ln78_9                          (select           ) [ 0000]
select_ln78_10                         (select           ) [ 0000]
select_ln78_11                         (select           ) [ 0000]
select_ln78_12                         (select           ) [ 0000]
or_ln78_4                              (or               ) [ 0000]
select_ln78_13                         (select           ) [ 0000]
or_ln78_5                              (or               ) [ 0000]
select_ln78_14                         (select           ) [ 0000]
select_ln78_15                         (select           ) [ 0000]
or_ln78_6                              (or               ) [ 0000]
select_ln78_16                         (select           ) [ 0000]
select_ln78_17                         (select           ) [ 0000]
select_ln78_18                         (select           ) [ 0000]
select_ln78_19                         (select           ) [ 0000]
select_ln78_20                         (select           ) [ 0000]
select_ln78_21                         (select           ) [ 0000]
select_ln78_22                         (select           ) [ 0000]
select_ln78_23                         (select           ) [ 0000]
select_ln78_24                         (select           ) [ 0000]
or_ln78_7                              (or               ) [ 0000]
select_ln78_25                         (select           ) [ 0000]
select_ln78_26                         (select           ) [ 0000]
select_ln78_27                         (select           ) [ 0000]
select_ln78_28                         (select           ) [ 0000]
select_ln78_29                         (select           ) [ 0000]
tmp_2                                  (bitconcatenate   ) [ 0000]
zext_ln174                             (zext             ) [ 0000]
write_ln174                            (write            ) [ 0000]
return_ln83                            (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_wideStreamIn_0_0_0_0_0_018">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_wideStreamIn_0_0_0_0_0_019">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_wideStreamIn_0_0_0_0_0_0110">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0110"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_wideStreamIn_0_0_0_0_0_0111">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0111"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_wideStreamIn_0_0_0_0_0_0112">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0112"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_wideStreamIn_0_0_0_0_0_0113">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0113"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_wideStreamIn_0_0_0_0_0_0114">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0114"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_wideStreamIn_0_0_0_0_0_0115">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0115"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_wideStreamIn_0_0_1_0_0_02">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_wideStreamIn_0_0_1_0_0_0223">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0223"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_wideStreamIn_0_0_1_0_0_0224">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0224"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_wideStreamIn_0_0_1_0_0_0225">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0225"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_wideStreamIn_0_0_1_0_0_0226">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0226"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_wideStreamIn_0_0_1_0_0_0227">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0227"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_wideStreamIn_0_0_1_0_0_0228">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0228"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_wideStreamIn_0_0_1_0_0_0229">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0229"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ssrWideStream4kernelIn">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelIn"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i27.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i251.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="wideSample_superSample_M_imag_V_7_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="wideSample_superSample_M_imag_V_6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="wideSample_superSample_M_imag_V_5_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_5/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="wideSample_superSample_M_imag_V_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="wideSample_superSample_M_imag_V_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="wideSample_superSample_M_imag_V_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="wideSample_superSample_M_imag_V_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="wideSample_superSample_M_imag_V_0_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="wideSample_superSample_M_real_V_7_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_7/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="wideSample_superSample_M_real_V_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="wideSample_superSample_M_real_V_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="wideSample_superSample_M_real_V_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="wideSample_superSample_M_real_V_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="wideSample_superSample_M_real_V_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="wideSample_superSample_M_real_V_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="wideSample_superSample_M_real_V_0_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_94_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="432" slack="0"/>
<pin id="166" dir="0" index="1" bw="27" slack="0"/>
<pin id="167" dir="0" index="2" bw="27" slack="0"/>
<pin id="168" dir="0" index="3" bw="27" slack="0"/>
<pin id="169" dir="0" index="4" bw="27" slack="0"/>
<pin id="170" dir="0" index="5" bw="27" slack="0"/>
<pin id="171" dir="0" index="6" bw="27" slack="0"/>
<pin id="172" dir="0" index="7" bw="27" slack="0"/>
<pin id="173" dir="0" index="8" bw="27" slack="0"/>
<pin id="174" dir="0" index="9" bw="27" slack="0"/>
<pin id="175" dir="0" index="10" bw="27" slack="0"/>
<pin id="176" dir="0" index="11" bw="27" slack="0"/>
<pin id="177" dir="0" index="12" bw="27" slack="0"/>
<pin id="178" dir="0" index="13" bw="27" slack="0"/>
<pin id="179" dir="0" index="14" bw="27" slack="0"/>
<pin id="180" dir="0" index="15" bw="27" slack="0"/>
<pin id="181" dir="0" index="16" bw="27" slack="0"/>
<pin id="182" dir="1" index="17" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_94/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln174_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="256" slack="0"/>
<pin id="203" dir="0" index="2" bw="251" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="do_init_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="do_init_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="4" bw="1" slack="0"/>
<pin id="217" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="wideReadIndex18_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wideReadIndex18 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="wideReadIndex18_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="1" slack="0"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wideReadIndex18/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i17_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="1"/>
<pin id="239" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i17 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="i17_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="4" bw="1" slack="0"/>
<pin id="247" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i17/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln69_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="wideSample_superSample_M_real_V_0_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="432" slack="0"/>
<pin id="263" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_0_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="wideSample_superSample_M_real_V_1_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="432" slack="0"/>
<pin id="267" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_1_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="wideSample_superSample_M_real_V_2_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="432" slack="0"/>
<pin id="271" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_2_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="wideSample_superSample_M_real_V_3_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="432" slack="0"/>
<pin id="275" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_3_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="wideSample_superSample_M_real_V_4_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="432" slack="0"/>
<pin id="279" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_4_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="wideSample_superSample_M_real_V_5_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="432" slack="0"/>
<pin id="283" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_5_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="wideSample_superSample_M_real_V_6_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="432" slack="0"/>
<pin id="287" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_6_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="wideSample_superSample_M_real_V_7_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="432" slack="0"/>
<pin id="291" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_7_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="wideSample_superSample_M_imag_V_0_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="432" slack="0"/>
<pin id="295" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_0_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="wideSample_superSample_M_imag_V_1_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="432" slack="0"/>
<pin id="299" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_1_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="wideSample_superSample_M_imag_V_2_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="432" slack="0"/>
<pin id="303" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_2_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="wideSample_superSample_M_imag_V_3_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="432" slack="0"/>
<pin id="307" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_3_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="wideSample_superSample_M_imag_V_4_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="432" slack="0"/>
<pin id="311" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_4_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="wideSample_superSample_M_imag_V_5_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="432" slack="0"/>
<pin id="315" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_5_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="wideSample_superSample_M_imag_V_6_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="432" slack="0"/>
<pin id="319" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_6_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="wideSample_superSample_M_imag_V_7_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="432" slack="0"/>
<pin id="323" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_7_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln71_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="27" slack="0"/>
<pin id="327" dir="0" index="1" bw="27" slack="1"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln71_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="27" slack="0"/>
<pin id="332" dir="0" index="1" bw="27" slack="1"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln71_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="27" slack="0"/>
<pin id="337" dir="0" index="1" bw="27" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln71_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="27" slack="0"/>
<pin id="342" dir="0" index="1" bw="27" slack="1"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln71_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="27" slack="0"/>
<pin id="347" dir="0" index="1" bw="27" slack="1"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln71_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="27" slack="0"/>
<pin id="352" dir="0" index="1" bw="27" slack="1"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln71_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="27" slack="0"/>
<pin id="357" dir="0" index="1" bw="27" slack="1"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln71_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="27" slack="0"/>
<pin id="362" dir="0" index="1" bw="27" slack="1"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln71_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="27" slack="0"/>
<pin id="367" dir="0" index="1" bw="27" slack="1"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln71_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="27" slack="0"/>
<pin id="372" dir="0" index="1" bw="27" slack="1"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln71_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="27" slack="0"/>
<pin id="377" dir="0" index="1" bw="27" slack="1"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln71_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="27" slack="0"/>
<pin id="382" dir="0" index="1" bw="27" slack="1"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln71_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="27" slack="0"/>
<pin id="387" dir="0" index="1" bw="27" slack="1"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln71_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="27" slack="0"/>
<pin id="392" dir="0" index="1" bw="27" slack="1"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln71_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="27" slack="0"/>
<pin id="397" dir="0" index="1" bw="27" slack="1"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln71_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="27" slack="0"/>
<pin id="402" dir="0" index="1" bw="27" slack="1"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln78_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln78_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln78_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_3/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="wideReadIndex_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="wideReadIndex/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln69_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="wideSample_superSample_M_imag_V_7_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="27" slack="2"/>
<pin id="437" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_7_load/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="wideSample_superSample_M_imag_V_6_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="27" slack="2"/>
<pin id="440" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_6_load/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="wideSample_superSample_M_imag_V_5_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="27" slack="2"/>
<pin id="443" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_5_load/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="wideSample_superSample_M_imag_V_4_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="27" slack="2"/>
<pin id="446" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_4_load/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="wideSample_superSample_M_imag_V_3_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="27" slack="2"/>
<pin id="449" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_3_load/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="wideSample_superSample_M_imag_V_2_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="27" slack="2"/>
<pin id="452" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_2_load/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="wideSample_superSample_M_imag_V_1_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="27" slack="2"/>
<pin id="455" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_1_load/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="wideSample_superSample_M_imag_V_0_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="27" slack="2"/>
<pin id="458" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_0_load/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="wideSample_superSample_M_real_V_7_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="27" slack="2"/>
<pin id="461" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_7_load/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="wideSample_superSample_M_real_V_6_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="27" slack="2"/>
<pin id="464" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_6_load/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="wideSample_superSample_M_real_V_5_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="27" slack="2"/>
<pin id="467" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_5_load/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="wideSample_superSample_M_real_V_4_load_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="27" slack="2"/>
<pin id="470" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_4_load/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="wideSample_superSample_M_real_V_3_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="27" slack="2"/>
<pin id="473" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_3_load/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="wideSample_superSample_M_real_V_2_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="27" slack="2"/>
<pin id="476" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_2_load/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="wideSample_superSample_M_real_V_1_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="27" slack="2"/>
<pin id="479" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_1_load/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="wideSample_superSample_M_real_V_0_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="27" slack="2"/>
<pin id="482" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_0_load/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="27" slack="0"/>
<pin id="485" dir="0" index="1" bw="27" slack="0"/>
<pin id="486" dir="0" index="2" bw="27" slack="0"/>
<pin id="487" dir="0" index="3" bw="27" slack="0"/>
<pin id="488" dir="0" index="4" bw="27" slack="0"/>
<pin id="489" dir="0" index="5" bw="27" slack="0"/>
<pin id="490" dir="0" index="6" bw="27" slack="0"/>
<pin id="491" dir="0" index="7" bw="27" slack="0"/>
<pin id="492" dir="0" index="8" bw="27" slack="0"/>
<pin id="493" dir="0" index="9" bw="3" slack="1"/>
<pin id="494" dir="1" index="10" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="27" slack="0"/>
<pin id="507" dir="0" index="1" bw="27" slack="0"/>
<pin id="508" dir="0" index="2" bw="27" slack="0"/>
<pin id="509" dir="0" index="3" bw="27" slack="0"/>
<pin id="510" dir="0" index="4" bw="27" slack="0"/>
<pin id="511" dir="0" index="5" bw="27" slack="0"/>
<pin id="512" dir="0" index="6" bw="27" slack="0"/>
<pin id="513" dir="0" index="7" bw="27" slack="0"/>
<pin id="514" dir="0" index="8" bw="27" slack="0"/>
<pin id="515" dir="0" index="9" bw="3" slack="1"/>
<pin id="516" dir="1" index="10" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln78_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln78_4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="1"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_4/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln78_5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="1"/>
<pin id="541" dir="0" index="1" bw="3" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_5/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln78_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="27" slack="0"/>
<pin id="548" dir="0" index="2" bw="27" slack="0"/>
<pin id="549" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln78_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln78_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="27" slack="0"/>
<pin id="562" dir="0" index="2" bw="27" slack="0"/>
<pin id="563" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_1/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln78_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="1"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_1/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln78_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="27" slack="0"/>
<pin id="573" dir="0" index="2" bw="27" slack="0"/>
<pin id="574" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_2/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln78_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_2/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln78_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="27" slack="0"/>
<pin id="585" dir="0" index="2" bw="27" slack="0"/>
<pin id="586" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_3/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="or_ln78_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_3/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln78_4_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="27" slack="0"/>
<pin id="599" dir="0" index="2" bw="27" slack="0"/>
<pin id="600" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_4/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln78_5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="27" slack="0"/>
<pin id="607" dir="0" index="2" bw="27" slack="0"/>
<pin id="608" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_5/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln78_6_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="27" slack="0"/>
<pin id="615" dir="0" index="2" bw="27" slack="0"/>
<pin id="616" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_6/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln78_7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="0" index="1" bw="27" slack="0"/>
<pin id="623" dir="0" index="2" bw="27" slack="0"/>
<pin id="624" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_7/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln78_8_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="27" slack="0"/>
<pin id="630" dir="0" index="2" bw="27" slack="0"/>
<pin id="631" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_8/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln78_9_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="27" slack="0"/>
<pin id="637" dir="0" index="2" bw="27" slack="0"/>
<pin id="638" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_9/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln78_10_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="27" slack="0"/>
<pin id="645" dir="0" index="2" bw="27" slack="0"/>
<pin id="646" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_10/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln78_11_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="27" slack="0"/>
<pin id="653" dir="0" index="2" bw="27" slack="0"/>
<pin id="654" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_11/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln78_12_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="27" slack="0"/>
<pin id="661" dir="0" index="2" bw="27" slack="0"/>
<pin id="662" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_12/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="or_ln78_4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="1"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_4/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln78_13_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="0" index="1" bw="27" slack="0"/>
<pin id="674" dir="0" index="2" bw="27" slack="0"/>
<pin id="675" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_13/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="or_ln78_5_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="0" index="1" bw="1" slack="1"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_5/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln78_14_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="27" slack="0"/>
<pin id="685" dir="0" index="2" bw="27" slack="0"/>
<pin id="686" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_14/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="select_ln78_15_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="27" slack="0"/>
<pin id="693" dir="0" index="2" bw="27" slack="0"/>
<pin id="694" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_15/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln78_6_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_6/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln78_16_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="27" slack="0"/>
<pin id="707" dir="0" index="2" bw="27" slack="0"/>
<pin id="708" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_16/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln78_17_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="27" slack="0"/>
<pin id="715" dir="0" index="2" bw="27" slack="0"/>
<pin id="716" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_17/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln78_18_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="0" index="1" bw="27" slack="0"/>
<pin id="723" dir="0" index="2" bw="27" slack="0"/>
<pin id="724" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_18/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln78_19_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="27" slack="0"/>
<pin id="730" dir="0" index="2" bw="27" slack="0"/>
<pin id="731" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_19/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="select_ln78_20_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="27" slack="0"/>
<pin id="738" dir="0" index="2" bw="27" slack="0"/>
<pin id="739" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_20/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="select_ln78_21_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="27" slack="0"/>
<pin id="746" dir="0" index="2" bw="27" slack="0"/>
<pin id="747" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_21/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln78_22_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="27" slack="0"/>
<pin id="754" dir="0" index="2" bw="27" slack="0"/>
<pin id="755" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_22/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="select_ln78_23_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="27" slack="0"/>
<pin id="761" dir="0" index="2" bw="27" slack="0"/>
<pin id="762" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_23/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln78_24_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="27" slack="0"/>
<pin id="768" dir="0" index="2" bw="27" slack="0"/>
<pin id="769" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_24/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_ln78_7_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_7/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="select_ln78_25_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="27" slack="0"/>
<pin id="782" dir="0" index="2" bw="27" slack="0"/>
<pin id="783" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_25/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="select_ln78_26_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="0" index="1" bw="27" slack="0"/>
<pin id="790" dir="0" index="2" bw="27" slack="0"/>
<pin id="791" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_26/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="select_ln78_27_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="0" index="1" bw="27" slack="0"/>
<pin id="797" dir="0" index="2" bw="27" slack="0"/>
<pin id="798" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_27/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln78_28_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="27" slack="0"/>
<pin id="804" dir="0" index="2" bw="27" slack="0"/>
<pin id="805" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_28/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln78_29_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="27" slack="0"/>
<pin id="812" dir="0" index="2" bw="27" slack="0"/>
<pin id="813" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_29/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="251" slack="0"/>
<pin id="819" dir="0" index="1" bw="27" slack="0"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="0" index="3" bw="27" slack="0"/>
<pin id="822" dir="0" index="4" bw="1" slack="0"/>
<pin id="823" dir="0" index="5" bw="27" slack="0"/>
<pin id="824" dir="0" index="6" bw="1" slack="0"/>
<pin id="825" dir="0" index="7" bw="27" slack="0"/>
<pin id="826" dir="0" index="8" bw="1" slack="0"/>
<pin id="827" dir="0" index="9" bw="27" slack="0"/>
<pin id="828" dir="0" index="10" bw="1" slack="0"/>
<pin id="829" dir="0" index="11" bw="27" slack="0"/>
<pin id="830" dir="0" index="12" bw="1" slack="0"/>
<pin id="831" dir="0" index="13" bw="27" slack="0"/>
<pin id="832" dir="0" index="14" bw="1" slack="0"/>
<pin id="833" dir="0" index="15" bw="27" slack="0"/>
<pin id="834" dir="1" index="16" bw="251" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln174_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="251" slack="0"/>
<pin id="853" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="return_ln83_fu_856">
<pin_list>
<pin id="857" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln83/3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="wideSample_superSample_M_imag_V_7_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="27" slack="1"/>
<pin id="860" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_7 "/>
</bind>
</comp>

<comp id="864" class="1005" name="wideSample_superSample_M_imag_V_6_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="27" slack="1"/>
<pin id="866" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_6 "/>
</bind>
</comp>

<comp id="870" class="1005" name="wideSample_superSample_M_imag_V_5_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="27" slack="1"/>
<pin id="872" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_5 "/>
</bind>
</comp>

<comp id="876" class="1005" name="wideSample_superSample_M_imag_V_4_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="27" slack="1"/>
<pin id="878" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_4 "/>
</bind>
</comp>

<comp id="882" class="1005" name="wideSample_superSample_M_imag_V_3_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="27" slack="1"/>
<pin id="884" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_3 "/>
</bind>
</comp>

<comp id="888" class="1005" name="wideSample_superSample_M_imag_V_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="27" slack="1"/>
<pin id="890" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_2 "/>
</bind>
</comp>

<comp id="894" class="1005" name="wideSample_superSample_M_imag_V_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="27" slack="1"/>
<pin id="896" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="wideSample_superSample_M_imag_V_0_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="27" slack="1"/>
<pin id="902" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_0 "/>
</bind>
</comp>

<comp id="906" class="1005" name="wideSample_superSample_M_real_V_7_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="27" slack="1"/>
<pin id="908" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_7 "/>
</bind>
</comp>

<comp id="912" class="1005" name="wideSample_superSample_M_real_V_6_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="27" slack="1"/>
<pin id="914" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_6 "/>
</bind>
</comp>

<comp id="918" class="1005" name="wideSample_superSample_M_real_V_5_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="27" slack="1"/>
<pin id="920" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_5 "/>
</bind>
</comp>

<comp id="924" class="1005" name="wideSample_superSample_M_real_V_4_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="27" slack="1"/>
<pin id="926" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_4 "/>
</bind>
</comp>

<comp id="930" class="1005" name="wideSample_superSample_M_real_V_3_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="27" slack="1"/>
<pin id="932" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_3 "/>
</bind>
</comp>

<comp id="936" class="1005" name="wideSample_superSample_M_real_V_2_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="27" slack="1"/>
<pin id="938" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_2 "/>
</bind>
</comp>

<comp id="942" class="1005" name="wideSample_superSample_M_real_V_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="27" slack="1"/>
<pin id="944" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="wideSample_superSample_M_real_V_0_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="27" slack="1"/>
<pin id="950" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_0 "/>
</bind>
</comp>

<comp id="957" class="1005" name="i_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="0"/>
<pin id="959" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="962" class="1005" name="icmp_ln78_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln78_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln78_2_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln78_2 "/>
</bind>
</comp>

<comp id="980" class="1005" name="icmp_ln78_3_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln78_3 "/>
</bind>
</comp>

<comp id="990" class="1005" name="wideReadIndex_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="3" slack="0"/>
<pin id="992" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="wideReadIndex "/>
</bind>
</comp>

<comp id="995" class="1005" name="icmp_ln69_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="183"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="164" pin=9"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="164" pin=10"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="164" pin=11"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="164" pin=12"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="164" pin=13"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="164" pin=14"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="164" pin=15"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="164" pin=16"/></net>

<net id="205"><net_src comp="98" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="211" pin=4"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="236"><net_src comp="226" pin="6"/><net_sink comp="222" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="254"><net_src comp="241" pin="6"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="241" pin="6"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="164" pin="17"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="164" pin="17"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="164" pin="17"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="164" pin="17"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="164" pin="17"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="164" pin="17"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="164" pin="17"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="164" pin="17"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="164" pin="17"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="164" pin="17"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="164" pin="17"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="164" pin="17"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="164" pin="17"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="164" pin="17"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="164" pin="17"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="164" pin="17"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="261" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="265" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="269" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="273" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="277" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="281" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="285" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="289" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="293" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="297" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="301" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="305" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="309" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="313" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="317" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="321" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="226" pin="6"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="82" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="226" pin="6"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="226" pin="6"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="86" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="226" pin="6"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="88" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="241" pin="6"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="495"><net_src comp="92" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="496"><net_src comp="480" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="497"><net_src comp="477" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="498"><net_src comp="474" pin="1"/><net_sink comp="483" pin=3"/></net>

<net id="499"><net_src comp="471" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="500"><net_src comp="468" pin="1"/><net_sink comp="483" pin=5"/></net>

<net id="501"><net_src comp="465" pin="1"/><net_sink comp="483" pin=6"/></net>

<net id="502"><net_src comp="462" pin="1"/><net_sink comp="483" pin=7"/></net>

<net id="503"><net_src comp="459" pin="1"/><net_sink comp="483" pin=8"/></net>

<net id="504"><net_src comp="222" pin="1"/><net_sink comp="483" pin=9"/></net>

<net id="517"><net_src comp="92" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="518"><net_src comp="456" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="519"><net_src comp="453" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="520"><net_src comp="450" pin="1"/><net_sink comp="505" pin=3"/></net>

<net id="521"><net_src comp="447" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="522"><net_src comp="444" pin="1"/><net_sink comp="505" pin=5"/></net>

<net id="523"><net_src comp="441" pin="1"/><net_sink comp="505" pin=6"/></net>

<net id="524"><net_src comp="438" pin="1"/><net_sink comp="505" pin=7"/></net>

<net id="525"><net_src comp="435" pin="1"/><net_sink comp="505" pin=8"/></net>

<net id="526"><net_src comp="222" pin="1"/><net_sink comp="505" pin=9"/></net>

<net id="531"><net_src comp="222" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="56" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="222" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="222" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="94" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="462" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="465" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="539" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="533" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="468" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="471" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="575"><net_src comp="474" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="477" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="527" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="553" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="545" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="559" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="553" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="566" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="577" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="570" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="459" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="590" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="582" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="596" pin="3"/><net_sink comp="604" pin=2"/></net>

<net id="617"><net_src comp="539" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="438" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="441" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="625"><net_src comp="444" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="626"><net_src comp="447" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="450" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="633"><net_src comp="453" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="553" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="612" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="620" pin="3"/><net_sink comp="634" pin=2"/></net>

<net id="647"><net_src comp="577" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="627" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="435" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="590" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="634" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="642" pin="3"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="533" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="462" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="465" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="533" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="468" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="471" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="687"><net_src comp="527" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="474" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="459" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="666" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="658" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="671" pin="3"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="666" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="678" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="690" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="682" pin="3"/><net_sink comp="704" pin=2"/></net>

<net id="717"><net_src comp="533" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="438" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="441" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="444" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="726"><net_src comp="447" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="527" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="450" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="435" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="740"><net_src comp="666" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="712" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="720" pin="3"/><net_sink comp="735" pin=2"/></net>

<net id="748"><net_src comp="698" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="735" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="727" pin="3"/><net_sink comp="743" pin=2"/></net>

<net id="756"><net_src comp="462" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="757"><net_src comp="465" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="468" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="764"><net_src comp="471" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="566" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="751" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="758" pin="3"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="566" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="577" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="765" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="459" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="792"><net_src comp="438" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="441" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="444" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="447" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="566" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="787" pin="3"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="794" pin="3"/><net_sink comp="801" pin=2"/></net>

<net id="814"><net_src comp="773" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="801" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="435" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="835"><net_src comp="96" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="836"><net_src comp="809" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="837"><net_src comp="58" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="838"><net_src comp="779" pin="3"/><net_sink comp="817" pin=3"/></net>

<net id="839"><net_src comp="58" pin="0"/><net_sink comp="817" pin=4"/></net>

<net id="840"><net_src comp="743" pin="3"/><net_sink comp="817" pin=5"/></net>

<net id="841"><net_src comp="58" pin="0"/><net_sink comp="817" pin=6"/></net>

<net id="842"><net_src comp="704" pin="3"/><net_sink comp="817" pin=7"/></net>

<net id="843"><net_src comp="58" pin="0"/><net_sink comp="817" pin=8"/></net>

<net id="844"><net_src comp="650" pin="3"/><net_sink comp="817" pin=9"/></net>

<net id="845"><net_src comp="58" pin="0"/><net_sink comp="817" pin=10"/></net>

<net id="846"><net_src comp="604" pin="3"/><net_sink comp="817" pin=11"/></net>

<net id="847"><net_src comp="58" pin="0"/><net_sink comp="817" pin=12"/></net>

<net id="848"><net_src comp="505" pin="10"/><net_sink comp="817" pin=13"/></net>

<net id="849"><net_src comp="58" pin="0"/><net_sink comp="817" pin=14"/></net>

<net id="850"><net_src comp="483" pin="10"/><net_sink comp="817" pin=15"/></net>

<net id="854"><net_src comp="817" pin="16"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="861"><net_src comp="100" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="867"><net_src comp="104" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="873"><net_src comp="108" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="879"><net_src comp="112" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="885"><net_src comp="116" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="891"><net_src comp="120" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="897"><net_src comp="124" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="903"><net_src comp="128" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="909"><net_src comp="132" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="915"><net_src comp="136" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="921"><net_src comp="140" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="927"><net_src comp="144" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="933"><net_src comp="148" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="939"><net_src comp="152" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="945"><net_src comp="156" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="951"><net_src comp="160" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="960"><net_src comp="255" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="965"><net_src comp="405" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="968"><net_src comp="962" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="969"><net_src comp="962" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="970"><net_src comp="962" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="971"><net_src comp="962" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="975"><net_src comp="411" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="979"><net_src comp="972" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="983"><net_src comp="417" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="989"><net_src comp="980" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="993"><net_src comp="423" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="998"><net_src comp="429" pin="2"/><net_sink comp="995" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ssrWideStream4kernelIn | {3 }
 - Input state : 
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_0_0_0_018 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_0_0_0_019 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_0_0_0_0110 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_0_0_0_0111 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_0_0_0_0112 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_0_0_0_0113 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_0_0_0_0114 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_0_0_0_0115 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_1_0_0_02 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_1_0_0_0223 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_1_0_0_0224 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_1_0_0_0225 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_1_0_0_0226 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_1_0_0_0227 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_1_0_0_0228 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189 : p_wideStreamIn_0_0_1_0_0_0229 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		trunc_ln69 : 1
		i : 1
		br_ln71 : 2
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		icmp_ln78_1 : 1
		icmp_ln78_2 : 1
		icmp_ln78_3 : 1
		wideReadIndex : 1
		icmp_ln69 : 1
		br_ln69 : 2
	State 3
		tmp : 1
		tmp_3 : 1
		select_ln78 : 1
		or_ln78 : 1
		select_ln78_1 : 1
		select_ln78_2 : 1
		or_ln78_2 : 1
		select_ln78_3 : 1
		or_ln78_3 : 1
		select_ln78_4 : 1
		select_ln78_5 : 1
		select_ln78_6 : 1
		select_ln78_7 : 1
		select_ln78_8 : 1
		select_ln78_9 : 2
		select_ln78_10 : 1
		select_ln78_11 : 3
		select_ln78_12 : 1
		or_ln78_4 : 1
		select_ln78_13 : 1
		select_ln78_14 : 1
		select_ln78_15 : 1
		or_ln78_6 : 1
		select_ln78_16 : 1
		select_ln78_17 : 1
		select_ln78_18 : 1
		select_ln78_19 : 1
		select_ln78_20 : 2
		select_ln78_21 : 3
		select_ln78_22 : 1
		select_ln78_23 : 1
		select_ln78_24 : 2
		or_ln78_7 : 1
		select_ln78_25 : 1
		select_ln78_26 : 1
		select_ln78_27 : 1
		select_ln78_28 : 2
		select_ln78_29 : 1
		tmp_2 : 4
		zext_ln174 : 5
		write_ln174 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |             select_ln78_fu_545             |    0    |    27   |
|          |            select_ln78_1_fu_559            |    0    |    27   |
|          |            select_ln78_2_fu_570            |    0    |    27   |
|          |            select_ln78_3_fu_582            |    0    |    27   |
|          |            select_ln78_4_fu_596            |    0    |    27   |
|          |            select_ln78_5_fu_604            |    0    |    27   |
|          |            select_ln78_6_fu_612            |    0    |    27   |
|          |            select_ln78_7_fu_620            |    0    |    27   |
|          |            select_ln78_8_fu_627            |    0    |    27   |
|          |            select_ln78_9_fu_634            |    0    |    27   |
|          |            select_ln78_10_fu_642           |    0    |    27   |
|          |            select_ln78_11_fu_650           |    0    |    27   |
|          |            select_ln78_12_fu_658           |    0    |    27   |
|          |            select_ln78_13_fu_671           |    0    |    27   |
|  select  |            select_ln78_14_fu_682           |    0    |    27   |
|          |            select_ln78_15_fu_690           |    0    |    27   |
|          |            select_ln78_16_fu_704           |    0    |    27   |
|          |            select_ln78_17_fu_712           |    0    |    27   |
|          |            select_ln78_18_fu_720           |    0    |    27   |
|          |            select_ln78_19_fu_727           |    0    |    27   |
|          |            select_ln78_20_fu_735           |    0    |    27   |
|          |            select_ln78_21_fu_743           |    0    |    27   |
|          |            select_ln78_22_fu_751           |    0    |    27   |
|          |            select_ln78_23_fu_758           |    0    |    27   |
|          |            select_ln78_24_fu_765           |    0    |    27   |
|          |            select_ln78_25_fu_779           |    0    |    27   |
|          |            select_ln78_26_fu_787           |    0    |    27   |
|          |            select_ln78_27_fu_794           |    0    |    27   |
|          |            select_ln78_28_fu_801           |    0    |    27   |
|          |            select_ln78_29_fu_809           |    0    |    27   |
|----------|--------------------------------------------|---------|---------|
|    mux   |                 tmp_fu_483                 |    0    |    43   |
|          |                tmp_3_fu_505                |    0    |    43   |
|----------|--------------------------------------------|---------|---------|
|          |             icmp_ln78_1_fu_405             |    0    |    8    |
|          |             icmp_ln78_2_fu_411             |    0    |    8    |
|          |             icmp_ln78_3_fu_417             |    0    |    8    |
|   icmp   |              icmp_ln69_fu_429              |    0    |    9    |
|          |              icmp_ln78_fu_527              |    0    |    8    |
|          |             icmp_ln78_4_fu_533             |    0    |    8    |
|          |             icmp_ln78_5_fu_539             |    0    |    8    |
|----------|--------------------------------------------|---------|---------|
|          |               or_ln78_fu_553               |    0    |    2    |
|          |              or_ln78_1_fu_566              |    0    |    2    |
|          |              or_ln78_2_fu_577              |    0    |    2    |
|    or    |              or_ln78_3_fu_590              |    0    |    2    |
|          |              or_ln78_4_fu_666              |    0    |    2    |
|          |              or_ln78_5_fu_678              |    0    |    2    |
|          |              or_ln78_6_fu_698              |    0    |    2    |
|          |              or_ln78_7_fu_773              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|    add   |                  i_fu_255                  |    0    |    12   |
|----------|--------------------------------------------|---------|---------|
|    xor   |            wideReadIndex_fu_423            |    0    |    3    |
|----------|--------------------------------------------|---------|---------|
|   read   |            empty_94_read_fu_164            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |          write_ln174_write_fu_200          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |              trunc_ln69_fu_251             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          | wideSample_superSample_M_real_V_0_1_fu_261 |    0    |    0    |
|          | wideSample_superSample_M_real_V_1_1_fu_265 |    0    |    0    |
|          | wideSample_superSample_M_real_V_2_1_fu_269 |    0    |    0    |
|          | wideSample_superSample_M_real_V_3_1_fu_273 |    0    |    0    |
|          | wideSample_superSample_M_real_V_4_1_fu_277 |    0    |    0    |
|          | wideSample_superSample_M_real_V_5_1_fu_281 |    0    |    0    |
|          | wideSample_superSample_M_real_V_6_1_fu_285 |    0    |    0    |
|extractvalue| wideSample_superSample_M_real_V_7_1_fu_289 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_0_1_fu_293 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_1_1_fu_297 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_2_1_fu_301 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_3_1_fu_305 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_4_1_fu_309 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_5_1_fu_313 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_6_1_fu_317 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_7_1_fu_321 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|bitconcatenate|                tmp_2_fu_817                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln174_fu_851             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|  return  |             return_ln83_fu_856             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   984   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|             do_init_reg_207             |    1   |
|               i17_reg_237               |    5   |
|                i_reg_957                |    5   |
|            icmp_ln69_reg_995            |    1   |
|           icmp_ln78_1_reg_962           |    1   |
|           icmp_ln78_2_reg_972           |    1   |
|           icmp_ln78_3_reg_980           |    1   |
|         wideReadIndex18_reg_222         |    3   |
|          wideReadIndex_reg_990          |    3   |
|wideSample_superSample_M_imag_V_0_reg_900|   27   |
|wideSample_superSample_M_imag_V_1_reg_894|   27   |
|wideSample_superSample_M_imag_V_2_reg_888|   27   |
|wideSample_superSample_M_imag_V_3_reg_882|   27   |
|wideSample_superSample_M_imag_V_4_reg_876|   27   |
|wideSample_superSample_M_imag_V_5_reg_870|   27   |
|wideSample_superSample_M_imag_V_6_reg_864|   27   |
|wideSample_superSample_M_imag_V_7_reg_858|   27   |
|wideSample_superSample_M_real_V_0_reg_948|   27   |
|wideSample_superSample_M_real_V_1_reg_942|   27   |
|wideSample_superSample_M_real_V_2_reg_936|   27   |
|wideSample_superSample_M_real_V_3_reg_930|   27   |
|wideSample_superSample_M_real_V_4_reg_924|   27   |
|wideSample_superSample_M_real_V_5_reg_918|   27   |
|wideSample_superSample_M_real_V_6_reg_912|   27   |
|wideSample_superSample_M_real_V_7_reg_906|   27   |
+-----------------------------------------+--------+
|                  Total                  |   453  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| wideReadIndex18_reg_222 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |    6   ||  0.387  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   984  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   453  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   453  |   993  |
+-----------+--------+--------+--------+
