# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DELAYTEST.srcs/sources_1/imports/new/IDELAY_WRAPPER.vhd" \
"../../../../DELAYTEST.srcs/sim_1/new/idelay_wrapper_tb.vhd" \

# Do not sort compile order
nosort
