{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Automated generation of an LDO for SKY130"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "> &copy; AC3E Microelectronics Team, 2024, SPDX-License-Identifier: Apache-2.0\n",
    "</br>\n",
    "\n",
    "#### Team Members \n",
    "\n",
    "|Name|Affiliation|IEEE Member|SSCS Member|\n",
    "|:--:|:----------:|:----------:|:----------:|\n",
    "| Jorge Marín (Team Coordinator, Postdoctoral Fellow) <br /> Email ID: jorge.marinn@usm.cl|AC3E (Chile)| Yes |Yes|\n",
    "| Christian Rojas (Professor Advisor) <br /> Email ID: c.a.rojas@ieee.org|AC3E, Universidad Técnica Federico Santa María (Chile)| Yes |No|\n",
    "| Daniel Arevalos (Master Student) <br /> Email ID: daniel.arevalos@sansano.usm.cl|AC3E, Universidad Técnica Federico Santa María (Chile)| Yes |No|\n",
    "| Mario Romero (Undergraduate Student) |AC3E, Universidad Técnica Federico Santa María (Chile)| Yes |No|"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Abstract\n",
    "\n",
    "This Jupyter Notebook aims to automate the design of a DC-DC\n",
    "converter power stage and a series low dropout (LDO) linear voltage regulator targeting the highly efficient generation of a parametrized regulated supply voltage from a given power source (e.g. 5V to 3V DC-DC conversion). This includes the automatic layout generation of both building blocks on the system specifications. The power supply chain has been designed using the Skywater 130nm technology and open-source design tools. Firstly, the power stage is realized using an automated flow which\n",
    "considers the output current, the output voltage, the operating frequency and the maximum area as main constraints entered by the user. Afterwards, the LDO is designed based on the provided specifications: "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Introduction"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Power management is an unavoidable concern in application-specific integrated circuits (ASIC) design projects. The importance of power considerations gets even more critical when we consider future edge devices for the Internet of Things (IoT), such as an energy-autonomous node with energy harvesting capabilities and analog, mixed signal and digital on-chip function blocks.\n",
    "The most challenging part of the power management system are the blocks downstream towards the function blocks, namely the DC-DC converters and the LDOs. In previous works, this problem has been considered by eliminating the LDO and replacing it by an active filter or by considering different DC-DC-LDO on-chip or off-chip configurations, depending on the operation requirements.\n",
    "In this Jupyter Notebook, we focus on the on-chip realization of the DC-DC-LDO series connection, centering our analysis on the generation of a custom design of an efficient and compact PMIC core using the Skywater 130nm (SKY130) open-source CMOS technology.\n",
    "\n",
    "This notebook will demonstrate in depth the look up table generator and then will demonstate the use of the utility to generate each sub-block of the PMIC and the generation of the PMIC itself.\n",
    "\n",
    "[ADD DESIGN EXPLORATION CONCEPT]\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## About the notebook"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "[EXPLICAR FLUJO]\n",
    "* [User can provide OTA or use proposed one] [BGR is an IP block].\n",
    "* Instalacion de herramientas y paquetes\n",
    "* Partes del LDO: RDIV, ERRAMP, PASSTX, BGR [IP]\n",
    "* Explicar pasos que debe seguir usuario\n",
    "* Explicar output"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 1. Tools and dependencies"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The logic used in this project is contained in the `pmicgen` command line interface utility, which can be installed with using `pip install` according to the `setup.py` package settings. Aside from this tool is necessary some open-source IC development tools to run simulations and view reports generated by the `pmicgen` utility. This extra set of tools are installed via `conda` through the `environment.yml` file.\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 1.1 Google Colab Installation\n",
    "To install the conda environment in Google Colab execute the following code block.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "if 'google.colab' in str(get_ipython()):\n",
    "    %pip install -q condacolab\n",
    "    import condacolab\n",
    "    condacolab.install()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "> The Python kernel needs to be restarted for changes to be applied. This happens automatically.\n",
    "If you are wondering why you are seeing a message saying \"Your session crashed for an unknown reason\", this is why. \n",
    "You can safely ignore this message!\n",
    "\n",
    "Now you can clone the repository and install `pmicgen` running the next code block:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "if 'google.colab' in str(get_ipython()):\n",
    "    print(\"Cloning the repository to install the dependencies requires Github access.\")\n",
    "\n",
    "    from os import system\n",
    "    from getpass import getpass\n",
    "    from urllib import parse\n",
    "\n",
    "    user = input('Username: ')\n",
    "    password = getpass('Password: ')\n",
    "    password = parse.quote(password)\n",
    "\n",
    "    cmd_string = 'git clone https://{0}:{1}@github.com/pmicgen/pmicgen.git'.format(user, password)\n",
    "    system(cmd_string)\n",
    "\n",
    "    # removing the password from the variable\n",
    "    cmd_string, password = \"\", \"\" \n",
    "    %cd /content/pmicgen\n",
    "%pip install gdsfactory\n",
    "%pip install ."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 1.2 Local Installation"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "For the local installation follow the instructions in the README to setup the provided jupyter server. This server has a custom kernel with the conda environment already installed. Then you can installed `pmicgen` running the next block."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "%cd /home/jovyan\n",
    "%pip install -q gdsfactory\n",
    "%pip install -q --user ."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 1.3 Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen --help"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 2. Design and implementation\n",
    "\n",
    "Change the following variables accordingly to generate the internal LDO parameters.\n",
    "\n",
    "[EXPLICAR EN DETALLE QUE DEBE HACER USUARIO, E.G. CAMBIAR SPECS] [SI HAY TIEMPO? AGREGAR CAMPOS PARA SPECS]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "## LDO operation point\n",
    "Vreg = 1.2                                     # LDO output voltage\n",
    "Vdd = 1.8                                      # LDO supply voltage\n",
    "Vref = 0.8                                     # LDO voltage reference\n",
    "R1 = 100000                                    # Resistance 1, could be changed to meet size specifications\n",
    "iq = 0.0000015                                 # Current through the OTA. (it depends on the pre-designed OTA)\n",
    "R2 = int(R1/((Vreg/Vref)-1))                   # R2 as a function of the voltage ratio\n",
    "il = 1e-3                                      # Load current\n",
    "cl = 5e-12      \n",
    "\n",
    "import numpy as np\n",
    "import analysis.ldo_mna as mna\n",
    "import matplotlib.pyplot as plt\n",
    "import sympy as sym\n",
    "\n",
    "psr_condition = -46\n",
    "load_regulation_condition = \"min\"\n",
    "phase_margin_condition = 94\n",
    "size_condition = \"min\"\n",
    "\n",
    "class LDO:\n",
    "    def __init__(self, psr_condition, load_regulation_condition, phase_margin_condition, size_condition):\n",
    "        if psr_condition==\"min\":\n",
    "            self.psr_condition = float('inf')\n",
    "        else:\n",
    "            self.psr_condition = psr_condition\n",
    "\n",
    "        if load_regulation_condition==\"min\":\n",
    "            self.load_regulation_condition = float('inf')\n",
    "        else:\n",
    "            self.load_regulation_condition = load_regulation_condition\n",
    "\n",
    "        if phase_margin_condition==\"max\":\n",
    "            self.phase_margin_condition = float('-inf')\n",
    "        else:\n",
    "            self.phase_margin_condition = phase_margin_condition\n",
    "\n",
    "        if size_condition==\"min\":\n",
    "            self.size_condition = float('inf')\n",
    "        else:\n",
    "            self.size_condition = size_condition\n",
    "\n",
    "ldo = LDO(psr_condition, load_regulation_condition, phase_margin_condition, size_condition)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ldo.phase_margin_condition"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 3 Specs to device size"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## 3.1 LUT generation\n",
    "\n",
    "[EXPLICAR EN TERMINOS GENERALES EL TRABAJO CON LUT] [AGREGAR REFERENCIA USADA POR DANIEL]\n",
    "\n",
    "The script from https://github.com/medwatt/gmid.git was modified to work correctly with the open source pdk\n",
    "\n",
    "<center><img src=\"./images/lut.png\" alt=\"MarineGEO circle logo\" style=\"height: 300px; width:300px;\"/><center/>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "from mosplot import LookupTableGenerator\n",
    "\n",
    "obj = LookupTableGenerator(\n",
    "    description=\"freepdk sky130 ngspice\",\n",
    "    simulator=\"ngspice\",\n",
    "    model_paths=[\n",
    "        \"/home/jovyan/.volare/sky130A/libs.tech/ngspice/sky130.lib.spice tt\",\n",
    "        ],\n",
    "    model_names={\n",
    "        \"pmos\": \"sky130_fd_pr__pfet_01v8_lvt\",\n",
    "        \"nmos\": \"sky130_fd_pr__nfet_01v8_lvt\",\n",
    "    },\n",
    "    vsb=(0, 1.8, 0.1),\n",
    "    vgs=(0, 1.8, 0.01),\n",
    "    vds=(0, 1.8, 0.01),\n",
    "    width=1e-06,\n",
    "    lengths=[0.4e-06, 0.8e-06, 1.6e-06, 3.2e-06, 6.4e-06],\n",
    ")\n",
    "#obj.build(\"sky130A_LUT_lvt.npy\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3.2 OTA operation point calculation"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "### 3.2.1 Simulation netlist generation\n",
    "\n",
    "Here you need to specify your OTA design and the simulation circuit."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "from ota_op import template_generator\n",
    "import subprocess\n",
    "from utils import *\n",
    "from ldo_small_signal_modeling import small_signal_macromodel, small_signal_device\n",
    "\n",
    "ota_name = \"OTA1st_lvt_jm\"\n",
    "ota_netlist_path = \"ldo_xschem/OTA1st_lvt_jm.spice\"\n",
    "netlist_output = \"./ldo_xschem/OTA_op_netlist.spice\"\n",
    "op_output_data = \"op_data\"\n",
    "\n",
    "template = template_generator(ota_name=ota_name,\n",
    "                              output_file_path=op_output_data,\n",
    "                              model_paths=[\".lib /home/jovyan/.volare/sky130A/libs.tech/ngspice/sky130.lib.spice tt\"],\n",
    "                              device_params_instantiation_model= \"m{device_model}\",\n",
    "                              simulation_circuit = [\"V1 V3V3 GND 1.8\", \n",
    "                                                    \"I0 GND net1 1.5u\", \n",
    "                                                    \"V2 net2 GND {CM_VOLTAGE}\", \n",
    "                                                    \"V3 INP net2 AC 1\", \n",
    "                                                    \"C1 OUT GND 1f m=1\", \n",
    "                                                    \"R1 net3 INM 10E6 m=1\", \n",
    "                                                    \"V4 OUT net3 {OUTPUT_VOLTAGE-CM_VOLTAGE}\", \n",
    "                                                    \"C2 INM GND 1 m=1\"],\n",
    "                              subckt_instantation = \"x1 INP INM OUT V3V3 GND net1 {subckt}\",\n",
    "                              ota_netlist_path=ota_netlist_path,\n",
    "                              netlist_output=netlist_output)\n",
    "\n",
    "template.build()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "### 3.2.2 Run the simulation to get the operation point parameters of every transistor"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "print(f\"run ngspice\")\n",
    "ngspice_command = f\"ngspice -b {template.netlist_output}\"\n",
    "subprocess.run(ngspice_command, shell=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "### 3.2.3 Parser the simulation data and change node names for numbers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "op_data = op_parser(template)\n",
    "op_data"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3.3 Symbolic Solve\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "### 3.3.1 Closed-Loop Macromodel Generation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "nodes, in_pos_node, next_node = node_identification(template)\n",
    "ldo_output_node = next_node\n",
    "nodes"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from symbolic_mna import symbolic_mna"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ldo_output_node"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "macromodel = small_signal_macromodel(macromodel_file_path = \"ldo_xschem/ldo_macromodel.spice\")\n",
    "small_signal_devices = macromodel.build(template, op_data, nodes)\n",
    "\n",
    "f = open(macromodel.macromodel_file_path, \"a\")\n",
    "f.write(f\"Vdd {nodes['VDD']} {nodes['VSS']} 1\\n\")\n",
    "f.write(f\"Vref {nodes['IN_M']} {nodes['VSS']} 1\\n\")\n",
    "pass_tranistor = small_signal_device(name=\"pt\", \n",
    "                                                gds=1, \n",
    "                                                gm=1,\n",
    "                                                cgs=1, \n",
    "                                                cgd=1, \n",
    "                                                vs=nodes[\"VDD\"], vd=ldo_output_node, vg=nodes[\"OUT\"])\n",
    "print(\"\\n\".join(pass_tranistor.get_model_spice()))\n",
    "f.write(\"\\n\".join(pass_tranistor.get_model_spice()))\n",
    "f.write(f\"\\nR1 {nodes['IN_P']} {ldo_output_node} 100000\\n\")\n",
    "f.write(f\"R2 0 {nodes['IN_P']} 200000\\n\")\n",
    "f.write(f\"C_load 7 0 1e-16\\n\")\n",
    "f.close()\n",
    "\n",
    "f = open(macromodel.macromodel_file_path, \"r\")\n",
    "print(f.read())\n",
    "f.close()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "### 3.3.2 Open-Loop Macromodel Generation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "break_node = \"IN_P\"\n",
    "node_disp = next_node+1\n",
    "\n",
    "nodes, in_pos_node, next_node = node_identification_openloop(template)\n",
    "ldo_output_node = next_node\n",
    "nodes"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "macromodel = small_signal_macromodel(macromodel_file_path = \"ldo_xschem/ldo_macromodel_openloop.spice\")\n",
    "small_signal_devices = macromodel.build(template, op_data, nodes)\n",
    "\n",
    "ldo_break_node = ldo_output_node+1\n",
    "\n",
    "f = open(macromodel.macromodel_file_path, \"a\")\n",
    "f.write(f\"Vdd {nodes['IN_P']} {nodes['VSS']} 1\\n\")\n",
    "pass_tranistor = small_signal_device(name=\"pt\", \n",
    "                                                gds=1, \n",
    "                                                gm=1,\n",
    "                                                cgs=1, \n",
    "                                                cgd=1, \n",
    "                                                vs=nodes[\"VDD\"], vd=ldo_output_node, vg=nodes[\"OUT\"])\n",
    "print(\"\\n\".join(pass_tranistor.get_model_spice()))\n",
    "f.write(\"\\n\".join(pass_tranistor.get_model_spice()))\n",
    "f.write(f\"\\nR1 {ldo_break_node} {ldo_output_node} 100000\\n\")\n",
    "f.write(f\"R2 0 {ldo_break_node} 200000\\n\")\n",
    "f.write(f\"C_load 7 0 1e-16\\n\")\n",
    "f.close()\n",
    "\n",
    "f = open(macromodel.macromodel_file_path, \"r\")\n",
    "print(f.read())\n",
    "f.close()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "### 3.3.3 MNA "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "closed_loop_sym_mna = symbolic_mna()\n",
    "closed_loop_sym_mna.netlist = \"ldo_xschem/ldo_macromodel.spice\"\n",
    "A = closed_loop_sym_mna.build()\n",
    "A"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "open_loop_sym_mna = symbolic_mna()\n",
    "open_loop_sym_mna.netlist = \"ldo_xschem/ldo_macromodel_openloop.spice\"\n",
    "B = open_loop_sym_mna.build()\n",
    "B"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3.4 Pass Transistor Exploration"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from gmid.mosplot import load_lookup_table\n",
    "lookup_table = load_lookup_table(\"sky130A_LUT_lvt.npy\")\n",
    "## LDO exploration parameters (this vakues can be change as the user see fit)\n",
    "lengths = [0.4e-06, 0.6e-06, 0.8e-06, 1.6e-06]      # Length exploration values.\n",
    "gmid_sweep = np.arange(5,25,0.2)               # gm/id sweep for exploration.\n",
    "pass_transistor = mna.pass_transistor_exploration(lookup_table, Vdd, Vreg, il, R1, R2, lengths, gmid_sweep, (-1.8, -0.1, 0.1))\n",
    "\n",
    "fig, axs = plt.subplots(2, 3, figsize=(12, 6))\n",
    "fig.suptitle('Pass Transistor Characteristics')\n",
    "for index, val in enumerate(lengths):\n",
    "    axs[0, 0].plot(gmid_sweep, pass_transistor.vgs[index,:])\n",
    "axs[0, 0].set_title('Vgs vs gmid')\n",
    "for index, val in enumerate(lengths):\n",
    "    axs[0, 1].plot(gmid_sweep, pass_transistor.Jd[index,:])\n",
    "axs[0, 1].set_title('Jd vs Vgs')\n",
    "for index, val in enumerate(lengths):\n",
    "    axs[0, 2].plot(gmid_sweep, pass_transistor.gm[index,:])\n",
    "axs[0, 2].set_title('gm vs vgs')\n",
    "for index, val in enumerate(lengths):\n",
    "    axs[1, 0].plot(gmid_sweep, pass_transistor.gds[index,:])\n",
    "axs[1, 0].set_title('gds vs Vgs')\n",
    "for index, val in enumerate(lengths):\n",
    "    axs[1, 1].plot(gmid_sweep, pass_transistor.W[index,:])\n",
    "axs[1, 1].set_title('W vs Vgs')\n",
    "for index, val in enumerate(lengths):\n",
    "    axs[1, 2].plot(gmid_sweep, pass_transistor.cgd[index,:])\n",
    "axs[1, 2].set_title('cgd vs Vgs')\n",
    "axs[1,1].set_yscale('log')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3.5 Design Space"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3.5.1 PSR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "from sympy import *\n",
    "import cmath as math\n",
    "\n",
    "components_values = closed_loop_sym_mna.components_values()\n",
    "s=Symbol('s')\n",
    "components_values[sympify('Gm_pt')]=sympify('Gm_pt')\n",
    "components_values[sympify('Rds_pt')]=sympify('Rds_pt')\n",
    "components_values[sympify('Cgs_pt')]=sympify('Cgs_pt')\n",
    "components_values[sympify('Cgd_pt')]=sympify('Cgd_pt')\n",
    "components_values[sympify('Vref')]=0\n",
    "\n",
    "ldo_sym_equation = closed_loop_sym_mna.mna_equation()\n",
    "ldo_num_equation = ldo_sym_equation.subs(components_values)\n",
    "ldo_num_equation = ldo_num_equation.subs({s:0})\n",
    "ldo_num_equation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ldo_num_eq_solve = solve(ldo_num_equation,closed_loop_sym_mna.X)\n",
    "ldo_output_tf = ldo_num_eq_solve[closed_loop_sym_mna.X[ldo_output_node]]\n",
    "ldo_output_tf"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "Gm_pt = sym.Symbol('Gm_pt')\n",
    "Rds_pt = sym.Symbol('Rds_pt')\n",
    "\n",
    "ldo_psr_dc_eq_lamb = sym.lambdify([Gm_pt, Rds_pt], ldo_output_tf)\n",
    "ldo_psr_dc = ldo_psr_dc_eq_lamb(np.multiply(pass_transistor.gm, pass_transistor.W*1e6), 1/np.multiply(pass_transistor.gds, pass_transistor.W*1e6))\n",
    "ldo_psr_dc_db = 20*np.log10(np.abs(ldo_psr_dc))\n",
    "\n",
    "ldo_psr_dc_db = np.ndarray.flatten(ldo_psr_dc_db)\n",
    "ldo_psr_dc_db_mask = []\n",
    "for x in ldo_psr_dc_db:\n",
    "    if(x<psr_condition):\n",
    "        ldo_psr_dc_db_mask.append(True)\n",
    "    else:\n",
    "        ldo_psr_dc_db_mask.append(False)\n",
    "\n",
    "L = sym.Symbol('L')\n",
    "W = sym.Symbol('W')\n",
    "Area = sym.lambdify([L, W], L+W)   # Total area of the pass transistor\n",
    "\n",
    "lengths_reshaped = np.ndarray.flatten(np.transpose(np.tile(lengths, (100,1))))\n",
    "f_2 = Area(lengths_reshaped, np.ndarray.flatten(pass_transistor.W))\n",
    "f_1 = ldo_psr_dc_db\n",
    "plt.scatter(f_2,f_1)\n",
    "plt.scatter(f_2[ldo_psr_dc_db_mask], f_1[ldo_psr_dc_db_mask])\n",
    "plt.legend(['Nominal', 'PSR < '+str(psr_condition)])\n",
    "plt.xscale('log')\n",
    "plt.title('PSR vs Area')\n",
    "plt.xlabel('Area')\n",
    "plt.ylabel('PSR')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3.5.2 Phase Margin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from sympy import *\n",
    "import cmath as math\n",
    "\n",
    "components_values = open_loop_sym_mna.components_values()\n",
    "components_values[sympify('Gm_pt')]=sympify('Gm_pt')\n",
    "components_values[sympify('Rds_pt')]=sympify('Rds_pt')\n",
    "components_values[sympify('Cgs_pt')]=sympify('Cgs_pt')\n",
    "components_values[sympify('Cgd_pt')]=sympify('Cgd_pt')\n",
    "#components_values[sympify('s')]=sympify('s')\n",
    "\n",
    "eq = open_loop_sym_mna.mna_equation()\n",
    "eq1 = eq.subs(components_values)\n",
    "u1 = solve(eq1,open_loop_sym_mna.X)\n",
    "G = u1[open_loop_sym_mna.X[ldo_output_node-1]]\n",
    "G"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# 1. Lambdify the matrix so the parameters of the Pass Transistor can be replaced\n",
    "s = Symbol('s')\n",
    "Gm_pt = sym.Symbol('Gm_pt')\n",
    "Rds_pt = sym.Symbol('Rds_pt')\n",
    "Cgs_pt = sym.Symbol('Cgs_pt')\n",
    "Cgd_pt = sym.Symbol('Cgd_pt')\n",
    "PSRR_DC_lamb = sym.lambdify([Gm_pt, Rds_pt, Cgs_pt, Cgd_pt], G)\n",
    "\n",
    "psr = PSRR_DC_lamb(np.multiply(pass_transistor.gm, pass_transistor.W*1e6),\n",
    "                   1/np.multiply(pass_transistor.gds, pass_transistor.W*1e6),\n",
    "                   np.multiply(np.abs(pass_transistor.cgs), pass_transistor.W*1e6),\n",
    "                   np.multiply(np.abs(pass_transistor.cgd), pass_transistor.W*1e6))\n",
    "\n",
    "def get_pm(psr, s_sweep):\n",
    "    \n",
    "    bode_data = []\n",
    "    phase_data = []\n",
    "    for idx, value in enumerate(s_sweep):\n",
    "            PSRR = psr.subs({s:2*math.pi*value*1j})\n",
    "            magnitude = 20*np.log10(float(np.abs(PSRR)))\n",
    "            #print(float(np.abs(PSRR)))\n",
    "            bode_data.append(magnitude)\n",
    "            phase_data.append(math.phase(PSRR))\n",
    "    return bode_data, phase_data\n",
    "\n",
    "pm = []\n",
    "s_sweep = np.logspace(1,10, num=100, base=10)\n",
    "for eq_l in psr:\n",
    "    for eq_w in eq_l:\n",
    "        bode_data, phase_data = get_pm(eq_w, s_sweep)\n",
    "        ugf = np.argmin(np.abs(bode_data))\n",
    "        tmp = 180+phase_data[ugf]*180/math.pi\n",
    "        pm.append(tmp)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "pm_mask = []\n",
    "for x in pm:\n",
    "    if(x>phase_margin_condition):\n",
    "        pm_mask.append(True)\n",
    "    else:\n",
    "        pm_mask.append(False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "plt.scatter(f_2, pm)\n",
    "plt.scatter(f_2[pm_mask], pm[pm_mask])\n",
    "plt.xscale('log')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3.5.3 Load Regulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from sympy import *\n",
    "import cmath as math\n",
    "#components_values[sympify('s')]=0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "components_values = closed_loop_sym_mna.components_values()\n",
    "components_values[sympify('Gm_pt')]=sympify('Gm_pt')\n",
    "components_values[sympify('Rds_pt')]=sympify('Rds_pt')\n",
    "components_values[sympify('Cgs_pt')]=sympify('Cgs_pt')\n",
    "components_values[sympify('Cgd_pt')]=sympify('Cgd_pt')\n",
    "z_matrix = Matrix(closed_loop_sym_mna.Z)\n",
    "z_matrix = z_matrix+Matrix([0,0,0,0,0,0,1.5e-6,-0.667e-3,0.8,-0.2])\n",
    "load_reg_eq = Eq(closed_loop_sym_mna.A*Matrix(closed_loop_sym_mna.X),z_matrix)\n",
    "load_reg_num_eq = load_reg_eq.subs(components_values)\n",
    "load_reg_num_eq = load_reg_num_eq.subs({s:0})\n",
    "load_reg_num_eq_solve = solve(load_reg_num_eq,closed_loop_sym_mna.X)\n",
    "load_reg_output = load_reg_num_eq_solve[closed_loop_sym_mna.X[ldo_output_node]]\n",
    "load_reg_output_lamb = sym.lambdify([Gm_pt, Rds_pt], load_reg_output)\n",
    "load_reg_1 = load_reg_output_lamb(np.multiply(pass_transistor.gm, pass_transistor.W*1e6), 1/np.multiply(pass_transistor.gds, pass_transistor.W*1e6))\n",
    "load_reg_1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "components_values = closed_loop_sym_mna.components_values()\n",
    "components_values[sympify('Gm_pt')]=sympify('Gm_pt')\n",
    "components_values[sympify('Rds_pt')]=sympify('Rds_pt')\n",
    "components_values[sympify('Cgs_pt')]=sympify('Cgs_pt')\n",
    "components_values[sympify('Cgd_pt')]=sympify('Cgd_pt')\n",
    "z_matrix = Matrix(closed_loop_sym_mna.Z)\n",
    "z_matrix = z_matrix+Matrix([0,0,0,0,0,0,1.5e-6,-0.667e-2,0.8,-0.2])\n",
    "load_reg_eq = Eq(closed_loop_sym_mna.A*Matrix(closed_loop_sym_mna.X),z_matrix)\n",
    "load_reg_num_eq = load_reg_eq.subs(components_values)\n",
    "load_reg_num_eq = load_reg_num_eq.subs({s:0})\n",
    "load_reg_num_eq_solve = solve(load_reg_num_eq,closed_loop_sym_mna.X)\n",
    "load_reg_output = load_reg_num_eq_solve[closed_loop_sym_mna.X[ldo_output_node]]\n",
    "load_reg_output_lamb = sym.lambdify([Gm_pt, Rds_pt], load_reg_output)\n",
    "load_reg_2= load_reg_output_lamb(np.multiply(pass_transistor.gm, pass_transistor.W*1e6), 1/np.multiply(pass_transistor.gds, pass_transistor.W*1e6))\n",
    "load_reg_2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "load_regulation = (load_reg_1-load_reg_2)/(0.667e-3-0.667e-2)\n",
    "load_regulation = np.ndarray.flatten(load_regulation)\n",
    "\n",
    "load_regulation_mask = []\n",
    "for x in load_regulation:\n",
    "    if(x<load_regulation_condition):\n",
    "        load_regulation_mask.append(True)\n",
    "    else:\n",
    "        load_regulation_mask.append(False)\n",
    "\n",
    "plt.scatter(f_2, load_regulation)\n",
    "plt.scatter(f_2[load_regulation_mask], load_regulation[load_regulation_mask])\n",
    "plt.xscale('log')\n",
    "\"\"\"\n",
    "for idx, value in enumerate(lengths):\n",
    "    plt.plot(load_regulation[idx])\n",
    "plt.title('Load regulation')\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3.5.3 Final Graphs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "pm_mask = []\n",
    "pm_condition = 95\n",
    "for idx, value in enumerate(pm):\n",
    "    if value > pm_condition:\n",
    "        pm_mask.append(True)\n",
    "    else:\n",
    "        pm_mask.append(False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import paretoset as pareto\n",
    "import pandas as pd\n",
    "\n",
    "opt = pd.DataFrame({\"area\": np.ndarray.flatten(f_2), \"PSRR_DC\": np.ndarray.flatten(f_1)})\n",
    "mask = pareto.paretoset(opt, sense=[\"min\", \"min\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "pm = np.array(pm)\n",
    "indices = np.arange(0, 400, 1)\n",
    "plt.scatter(opt[\"area\"], pm)\n",
    "plt.scatter(opt[pm_mask][\"area\"], pm[pm_mask])\n",
    "plt.xscale('log')\n",
    "plt.legend(['nominal', 'PM > 100'])\n",
    "plt.title(\"Stability\")\n",
    "plt.xlabel(\"Pass Transsitor Area\")\n",
    "plt.ylabel(\"Phase Margin\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import paretoset as pareto\n",
    "import pandas as pd\n",
    "\n",
    "opt = pd.DataFrame({\"area\": np.ndarray.flatten(f_2), \"PSRR_DC\": np.ndarray.flatten(f_1), \"load_reg\": np.ndarray.flatten(load_regulation)})\n",
    "opt_filtered = opt[pm_mask]\n",
    "\n",
    "mask = pareto.paretoset(opt_filtered, sense=[\"min\", \"min\", \"min\"])\n",
    "pareto_frontier = opt_filtered[mask]\n",
    "\n",
    "plt.scatter(f_2,f_1)\n",
    "plt.scatter(opt_filtered[\"area\"], opt_filtered[\"PSRR_DC\"])\n",
    "plt.scatter(pareto_frontier[\"area\"], pareto_frontier[\"PSRR_DC\"])\n",
    "plt.xscale('log')\n",
    "plt.title('PSRR_DC')\n",
    "plt.ylabel('PSRR')\n",
    "plt.xlabel('Pass transistor Area')\n",
    "plt.legend(['nominal', 'PM > 125', 'paretos frontier'])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "TODO: Explanation of the procedure"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen pmic_specs <specs>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 10. Bandgap Reference"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generation\n",
    "The following command outputs the design files at `build/sky130_bgr`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen --tech sky130A bgr"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Layout"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import gdsfactory as gf\n",
    "import sky130\n",
    "bgr: gf.Component = gf.read.import_gds(\"../build/sky130_bgr/gds/bgr.gds\")\n",
    "bgr.plot()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 11. OTA"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generation\n",
    "\n",
    "The following command outputs the desing files at `build/sky130/ota`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen ota --tech sky130 --netlist path/to/netlist"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Layout"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import gdsfactory as gf\n",
    "import sky130\n",
    "pmosw: gf.Component = gf.read_gds(\"../build/sky130_pmosw/pmosw.gds\")\n",
    "gf.plot(pmosw)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 12. Common Centroid Resistance"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generation\n",
    "The following command outputs the design files at `build/sky130_ccres`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen ccres --tech sky130 --ratio 0.6 --row 5 --col 5"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Layout"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import gdsfactory as gf\n",
    "import sky130\n",
    "pmosw: gf.Component = gf.read_gds(\"../build/sky130_pmosw/pmosw.gds\")\n",
    "gf.plot(pmosw)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Schematic Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "df = pd.read_csv('build/sky130_ccres/ngspice/pre_tb/iv.csv',\n",
    "    delim_whitespace=True,\n",
    "    header=None,\n",
    "    names=['i', 'v'])\n",
    "plt.figure(figsize=(10, 6))\n",
    "plt.plot(df['ids'], df['vds'], marker='o', linestyle='-')\n",
    "plt.title('ids vs vds')\n",
    "plt.xlabel('ids')\n",
    "plt.ylabel('vds')\n",
    "plt.grid(True)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Post Layout Simualtion"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "df = pd.read_csv('build/sky130_ccres/ngspice/post_tb/iv.csv',\n",
    "    delim_whitespace=True,\n",
    "    header=None,\n",
    "    names=['i', 'v'])\n",
    "plt.figure(figsize=(10, 6))\n",
    "plt.plot(df['ids'], df['vds'], marker='o', linestyle='-')\n",
    "plt.title('ids vs vds')\n",
    "plt.xlabel('ids')\n",
    "plt.ylabel('vds')\n",
    "plt.grid(True)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 13. Waffle Transistor"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generation\n",
    "The following command outputs the design files at `build/sky130_pmosw`\n",
    "\n",
    "Keep in mind that the multiplicty scales into discretes values, so an albitrary value will be approximated "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen --tech sky130A pmosw --mult 4512"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Layout"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import gdsfactory as gf\n",
    "pmosw: gf.Component = gf.read_gds(\"../build/sky130_pmosw/gds/pmosw.gds\")\n",
    "pmosw.plot()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Schematic Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# pmicgen should run this by default for testing purpose\n",
    "# !ngspice build/sky130_pmosw/ngspice/tb_id_vds.spice\n",
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "df = pd.read_csv('build/sky130_pmosw/ngspice/pre_tb/id_vds.csv',\n",
    "    delim_whitespace=True,\n",
    "    header=None,\n",
    "    names=['t', 'id', 'vds'])\n",
    "\n",
    "plt.figure(figsize=(10, 6))\n",
    "plt.plot(df['ids'], df['vds'], marker='o', linestyle='-')\n",
    "plt.title('ids vs vds')\n",
    "plt.xlabel('ids')\n",
    "plt.ylabel('vds')\n",
    "plt.grid(True)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Post-Layout Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "df = pd.read_csv('build/sky130_pmosw/ngspice/post_tb/id_vds.csv',\n",
    "    delim_whitespace=True,\n",
    "    header=None,\n",
    "    names=['t', 'id', 'vds'])\n",
    "\n",
    "plt.figure(figsize=(10, 6))\n",
    "plt.plot(df['ids'], df['vds'], marker='o', linestyle='-')\n",
    "plt.title('ids vs vds')\n",
    "plt.xlabel('ids')\n",
    "plt.ylabel('vds')\n",
    "plt.grid(True)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 14. Low Drop Regulator"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generation\n",
    "The following commands outputs the design files at `build/sky130_ldo`\n",
    "\n",
    "This desig can be generatede either through a list of specs or through the components generated previously"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen ldo --specs build/specs/ldo_specs.yaml"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen ldo                    \\\n",
    "    --tech  sky130             \\\n",
    "    --bgr   build/sky130_bgr   \\\n",
    "    --ccres build/sky130_ccres \\\n",
    "    --pmosw build/sky130_pmow  \\\n",
    "    --ota   build/sky130_ota"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 15. 3 - Level Flying Capacitor Converter"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generation\n",
    "The following command outputs the design files at `build/sky130_3lfccc`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen 3lfcc --tech sky130"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 15. PMIC"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generation\n",
    "The following command outputs the designs files at `build/sky130_pmic`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [],
   "source": [
    "!pmicgen pmic --tech sky130"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 15. Conclusion"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Phasellus at semper sapien. Nunc tempus metus in dui auctor pellentesque. Pellentesque placerat diam est, ut blandit neque vestibulum ac. Etiam at turpis vitae neque faucibus faucibus. Sed purus ante, posuere non velit eu, rutrum placerat lacus. Praesent vitae magna lectus. Integer orci ex, tristique euismod fringilla a, maximus a est. Donec sed blandit nunc. Phasellus laoreet ligula ut justo interdum, sed interdum velit accumsan. Nunc nulla orci, consectetur id vulputate sed, gravida scelerisque mi. Aliquam a augue vel elit interdum porttitor. Nunc non ante erat. Aliquam luctus commodo sapien, non hendrerit nisl commodo vitae. "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python IC Development",
   "language": "python",
   "name": "pyicenv"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.14"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
