# inputs are equivalent for all time
(sys1.pe_0x2.sb_wide._d_ternary_d___sb_unq1_v230_d_767.mux0.out = sys2.self.in_arg_1_0_0)

# setup/hold time for inputs -- needs to be held constant for one complete clock cycle
((prev(sys1.self.clk_in) = 0_1) -> (sys1.pe_0x2.sb_wide._d_ternary_d___sb_unq1_v230_d_767.mux0.out = prev(sys1.pe_0x2.sb_wide._d_ternary_d___sb_unq1_v230_d_767.mux0.out)))

# clr is not activated in coreir system
(sys2.lb_p4_clamped_stencil_update_stream.mem_1.cnt.clrMux.sel = 0_1) & (sys2.lb_p4_clamped_stencil_update_stream.mem_1.raddr.r.clrMux.sel = 0_1) & (sys2.lb_p4_clamped_stencil_update_stream.mem_1.state.clrMux.sel = 0_1) & (sys2.lb_p4_clamped_stencil_update_stream.mem_1.waddr.r.clrMux.sel = 0_1)
