Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 15 13:18:59 2019
| Host         : vr-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7k410t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    78 |
| Unused register locations in slices containing registers |   254 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            3 |
|      3 |            1 |
|      4 |            2 |
|      5 |           17 |
|      6 |            2 |
|      7 |            1 |
|     11 |            2 |
|     12 |            1 |
|     15 |            8 |
|    16+ |           39 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           38 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |            3309 |          869 |
| Yes          | No                    | No                     |             145 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             899 |          276 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                     |                                                                             Enable Signal                                                                             |                                                    Set/Reset Signal                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos |                                                                                                                                                                       |                                                                                                                        |                1 |              1 |
| ~pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos |                                                                                                                                                                       |                                                                                                                        |                1 |              1 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        |                                                                                                                                                                       |                                                                                                                        |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/p_0_in__0                                                           |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/sys_or_hot_rst                                                               |                1 |              2 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_reset_out_reg[0]                                                                    |                                                                                                                        |                2 |              3 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/p_0_in__0                                                           |                2 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/FSM_sequential_pio_rx_sm_64.state_reg[0][0]                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |                2 |              4 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                     | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |                1 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |                1 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |                3 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |                3 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                  | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                1 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                   | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_EP_RX_i/pio_rx_sm_64.req_addr[6]_i_1_n_0                                                           | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                               |                2 |              5 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0 | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                3 |              6 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                3 |              6 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/reg_clock_locked_i_1_n_0                                            |                3 |              7 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_addr[12]_i_1_n_0                                                                                                      | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |                4 |             11 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_addr[10]_i_1_n_0                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |                4 |             11 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg_1[0]                                   | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_EP_TX_i/gen_cpl_64.s_axis_tx_tdata[31]_i_1_n_0      |                2 |             12 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                           |                                                                                                                        |                6 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                              |                                                                                                                        |                7 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                           |                                                                                                                        |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                           |                                                                                                                        |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                           |                                                                                                                        |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                           |                                                                                                                        |                5 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                           |                                                                                                                        |                4 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                           |                                                                                                                        |                6 |             15 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                   | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                         |                3 |             16 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[24]_0[0]                                              | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                               |                6 |             18 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.tlp_type[7]_i_1_n_0                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |                3 |             18 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg_1[0]                                   | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_EP_TX_i/gen_cpl_64.s_axis_tx_tdata[63]_i_1_n_0      |                4 |             18 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               11 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               10 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               10 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               10 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                9 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               11 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                8 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                9 |             19 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                       |                                                                                                                        |                9 |             21 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                       |                                                                                                                        |               10 |             21 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0  |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0  |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0  |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0 |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0 |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg_1[0]                                   |                                                                                                                        |                7 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0  |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0  |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                        | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0 |                6 |             22 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |               11 |             25 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data                                                                                                                          | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |                6 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_MEM_inst/pre_wr_data_0                                                                                                                         | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |               13 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_en_i_1_n_0                                                                                                             | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |               12 |             32 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/E[0]                                                                                                                                              | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |                5 |             35 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[30]_0[0]                                              | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                               |               10 |             35 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tready_0[0]                                                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                               |               12 |             66 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_64.s_axis_tx_tdata[63]_i_1_n_0                                                                                                 | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                   |               13 |             66 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                                      | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                               |               12 |             68 |
|  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk    |                                                                                                                                                                       |                                                                                                                        |               16 |             72 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_userclk2_in                                    |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out                                                               |               36 |            131 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2            |               33 |            144 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                        |               39 |            174 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/SR[0]                                                               |              127 |            590 |
|  pcie_7x_0_support_i/pipe_clock_i/pipe_dclk_in                                        |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |              225 |            728 |
|  pcie_7x_0_support_i/pipe_clock_i/pclk_sel_reg_0                                      |                                                                                                                                                                       | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |              396 |           1513 |
+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


