0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v,1689704449,verilog,,,,tb,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v,1689704585,verilog,,,,tb_4,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v,1689704708,verilog,,C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v,,FourBitMul,,,,,,,,
