\hypertarget{stm32f0xx__ll__adc_8h_source}{}\doxysection{stm32f0xx\+\_\+ll\+\_\+adc.\+h}
\label{stm32f0xx__ll__adc_8h_source}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_ll\_adc.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_ll\_adc.h}}
\mbox{\hyperlink{stm32f0xx__ll__adc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F0xx\_LL\_ADC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F0xx\_LL\_ADC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx_8h}{stm32f0xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00042}00042\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00043}00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00048}00048\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00049}00049\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00050}00050\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00051}00051\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00052}00052\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ \ (ADC\_CFGR1\_EXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00054}00054\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00055}00055\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00056}00056\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00057}00057\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR1\_EXTSEL)\ <<\ (4U\ *\ 0U))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00058}00058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR1\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1U))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00059}00059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR1\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2U))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00060}00060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR1\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3U))\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00061}00061\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00062}00062\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00063}00063\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00064}00064\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00065}00065\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR1\_EXTEN)\ <<\ (4U\ *\ 0U))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00066}00066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1U))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00067}00067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2U))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00068}00068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3U))\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00069}00069\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00070}00070\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00071}00071\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (\ 6U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CFGR1\_EXTSEL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00072}00072\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (10U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CFGR1\_EXTEN)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00073}00073\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00076}00076\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ channel:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00077}00077\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_CHANNEL\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00078}00078\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ number\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00079}00079\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ bitfield\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00080}00080\ \textcolor{comment}{/*\ -\/\ channel\ differentiation\ between\ external\ channels\ (connected\ to\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00081}00081\ \textcolor{comment}{/*\ \ \ GPIO\ pins)\ and\ internal\ channels\ (connected\ to\ internal\ paths)\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00082}00082\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_AWDCH)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00083}00083\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00084}00084\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ (26U)}\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00085}00085\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ |\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00086}00086\ \textcolor{comment}{/*\ Equivalent\ mask\ of\ ADC\_CHANNEL\_NUMBER\_MASK\ aligned\ on\ register\ LSB\ (bit\ 0)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00087}00087\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ (0x0000001FU)\ }\textcolor{comment}{/*\ Equivalent\ to\ shift:\ (ADC\_CHANNEL\_NUMBER\_MASK\ >>\ POSITION\_VAL(ADC\_CHANNEL\_NUMBER\_MASK))\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00089}00089\ \textcolor{comment}{/*\ Channel\ differentiation\ between\ external\ and\ internal\ channels\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00090}00090\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ \ \ \ \ \ \ \ \ (0x80000000U)\ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00091}00091\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK\ \ \ \ (ADC\_CHANNEL\_ID\_INTERNAL\_CH)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00092}00092\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00093}00093\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ number\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00094}00094\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00095}00095\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00096}00096\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00097}00097\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00098}00098\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_1\ |\ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00099}00099\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00100}00100\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00101}00101\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_2\ |\ ADC\_CFGR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00102}00102\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_2\ |\ ADC\_CFGR1\_AWDCH\_1\ |\ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00103}00103\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00104}00104\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00105}00105\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00106}00106\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDCH\_1\ |\ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00107}00107\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_3\ |\ ADC\_CFGR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00108}00108\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_3\ |\ ADC\_CFGR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00109}00109\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_3\ |\ ADC\_CFGR1\_AWDCH\_2\ |\ ADC\_CFGR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00110}00110\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDCH\_3\ |\ ADC\_CFGR1\_AWDCH\_2\ |\ ADC\_CFGR1\_AWDCH\_1\ |\ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00111}00111\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00112}00112\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00113}00113\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00115}00115\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ bitfield\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00116}00116\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00117}00117\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00118}00118\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00119}00119\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL2)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL3)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00121}00121\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL4)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00122}00122\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL5)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL6)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00124}00124\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL7)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00125}00125\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL8)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00126}00126\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL9)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00127}00127\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL10)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00128}00128\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL11)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00129}00129\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL12)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL13)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00131}00131\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL14)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00132}00132\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL15)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00133}00133\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL16)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00134}00134\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL17)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00135}00135\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHSELR\_CHSEL18)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00137}00137\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ analog\ watchdog:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00138}00138\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_AWD\_CHANNELx\_xxx\ the\ relevant\ bits\ for:\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00139}00139\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ analog\ watchdogs,\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00140}00140\ \textcolor{comment}{/*\ (feature\ of\ several\ watchdogs\ not\ available\ on\ all\ STM32\ families)).\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00141}00141\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 1:\ monitored\ channel\ defined\ by\ number,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00142}00142\ \textcolor{comment}{/*\ \ \ selection\ of\ ADC\ group\ (ADC\ group\ regular).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00144}00144\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ channel\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00145}00145\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00147}00147\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00149}00149\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_AWDCH\ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00150}00150\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00152}00152\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ threshold\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00153}00153\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00154}00154\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00157}00157\ \textcolor{comment}{/*\ ADC\ registers\ bits\ positions\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00158}00158\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_BITOFFSET\_POS\ \ \ \ \ \ \ \ (\ 3U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CFGR1\_RES)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00159}00159\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDSGL\_BITOFFSET\_POS\ \ \ \ \ (22U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CFGR1\_AWDSGL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00160}00160\ \textcolor{preprocessor}{\#define\ ADC\_TR\_HT\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ (16U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_TR\_HT)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\_BITOFFSET\_POS\ \ \ \ (\ 0U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL0)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00162}00162\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\_BITOFFSET\_POS\ \ \ \ (\ 1U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00163}00163\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\_BITOFFSET\_POS\ \ \ \ (\ 2U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00164}00164\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\_BITOFFSET\_POS\ \ \ \ (\ 3U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00165}00165\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\_BITOFFSET\_POS\ \ \ \ (\ 4U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00166}00166\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\_BITOFFSET\_POS\ \ \ \ (\ 5U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00167}00167\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\_BITOFFSET\_POS\ \ \ \ (\ 6U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL6)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00168}00168\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\_BITOFFSET\_POS\ \ \ \ (\ 7U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL7)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\_BITOFFSET\_POS\ \ \ \ (\ 8U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL8)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00170}00170\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\_BITOFFSET\_POS\ \ \ \ (\ 9U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL9)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00171}00171\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\_BITOFFSET\_POS\ \ \ (10U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL10)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00172}00172\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\_BITOFFSET\_POS\ \ \ (11U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL11)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00173}00173\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\_BITOFFSET\_POS\ \ \ (12U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL12)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00174}00174\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\_BITOFFSET\_POS\ \ \ (13U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL13)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00175}00175\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\_BITOFFSET\_POS\ \ \ (14U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL14)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00176}00176\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\_BITOFFSET\_POS\ \ \ (15U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL15)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\_BITOFFSET\_POS\ \ \ (16U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL16)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00178}00178\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\_BITOFFSET\_POS\ \ \ (17U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL17)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00179}00179\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL18\_BITOFFSET\_POS\ \ \ (18U)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHSELR\_CHSEL18)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00180}00180\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00182}00182\ \textcolor{comment}{/*\ ADC\ registers\ bits\ groups\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00183}00183\ \textcolor{preprocessor}{\#define\ ADC\_CR\_BITS\_PROPERTY\_RS\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCAL\ |\ ADC\_CR\_ADSTP\ |\ ADC\_CR\_ADSTART\ |\ ADC\_CR\_ADDIS\ |\ ADC\_CR\_ADEN)\ }\textcolor{comment}{/*\ ADC\ register\ CR\ bits\ with\ HW\ property\ "{}rs"{}:\ Software\ can\ read\ as\ well\ as\ set\ this\ bit.\ Writing\ '0'\ has\ no\ effect\ on\ the\ bit\ value.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00186}00186\ \textcolor{comment}{/*\ ADC\ internal\ channels\ related\ definitions\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00187}00187\ \textcolor{comment}{/*\ Internal\ voltage\ reference\ VrefInt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00188}00188\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFFF7BAU))\ }\textcolor{comment}{/*\ Internal\ voltage\ reference,\ address\ of\ parameter\ VREFINT\_CAL:\ VrefInt\ ADC\ raw\ data\ acquired\ at\ temperature\ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00189}00189\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_VREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 3300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (tolerance:\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00190}00190\ \textcolor{comment}{/*\ Temperature\ sensor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFFF7B8U))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL1:\ On\ STM32F0,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ \ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFFF7C2U))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL2:\ On\ STM32F0,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ 110\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\ int32\_t)\ \ \ 30)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL1\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\ int32\_t)\ \ 110)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL2\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL\_VREFANALOG\ \ \ \ \ \ \ \ \ \ (\ 3300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ voltage\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (+-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00197}00197\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00203}00203\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00204}00204\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00227}00227\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00228}00228\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00229}00229\ \ \ uint32\_t\ Clock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00239}00239\ \ \ uint32\_t\ Resolution;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00244}00244\ \ \ uint32\_t\ DataAlignment;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00249}00249\ \ \ uint32\_t\ LowPowerMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00254}00254\ \}\ LL\_ADC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00275}00275\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00276}00276\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00277}00277\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00285}00285\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00292}00292\ \ \ uint32\_t\ ContinuousMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00298}00298\ \ \ uint32\_t\ DMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00303}00303\ \ \ uint32\_t\ Overrun;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00309}00309\ \}\ LL\_ADC\_REG\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00314}00314\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00315}00315\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00316}00316\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00325}00325\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00327}00327\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00328}00328\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00329}00329\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00330}00330\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00339}00339\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00340}00340\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00341}00341\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00342}00342\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00343}00343\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00344}00344\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWDIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00352}00352\ \textcolor{comment}{/*\ List\ of\ ADC\ registers\ intended\ to\ be\ used\ (most\ commonly)\ with\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00353}00353\ \textcolor{comment}{/*\ DMA\ transfer.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00354}00354\ \textcolor{comment}{/*\ Refer\ to\ function\ @ref\ LL\_ADC\_DMA\_GetRegAddr().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00355}00355\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\ \ \ \ \ \ \ \ \ \ (0x00000000U)\ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ DR)\ to\ be\ used\ with\ ADC\ configured\ in\ independent\ mode.\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadConversionData32()\ and\ other\ functions\ @ref\ LL\_ADC\_REG\_ReadConversionDatax()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00363}00363\ \textcolor{comment}{/*\ Note:\ Other\ measurement\ paths\ to\ internal\ channels\ may\ be\ available\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00364}00364\ \textcolor{comment}{/*\ \ \ \ \ \ \ (connections\ to\ other\ peripherals).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00365}00365\ \textcolor{comment}{/*\ \ \ \ \ \ \ If\ they\ are\ not\ listed\ below,\ they\ do\ not\ require\ any\ specific\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00366}00366\ \textcolor{comment}{/*\ \ \ \ \ \ \ path\ enable.\ In\ this\ case,\ Access\ to\ measurement\ path\ is\ done\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00367}00367\ \textcolor{comment}{/*\ \ \ \ \ \ \ only\ by\ selecting\ the\ corresponding\ ADC\ internal\ channel.\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00368}00368\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00369}00369\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VREFINT\ \ \ \ \ \ \ (ADC\_CCR\_VREFEN)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00370}00370\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_TEMPSENSOR\ \ \ \ (ADC\_CCR\_TSEN)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00371}00371\ \textcolor{preprocessor}{\#if\ defined(ADC\_CCR\_VBATEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00372}00372\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VBAT\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_VBATEN)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00373}00373\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00381}00381\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4\ \ \ \ \ \ \ \ (ADC\_CFGR2\_CKMODE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00382}00382\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2\ \ \ \ \ \ \ \ (ADC\_CFGR2\_CKMODE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00391}00391\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_12B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00392}00392\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_10B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_RES\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00393}00393\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00394}00394\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_6B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_RES\_1\ |\ ADC\_CFGR1\_RES\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00402}00402\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_RIGHT\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00403}00403\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_LEFT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_ALIGN)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00411}00411\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_MODE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00412}00412\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_AUTOWAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_WAIT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00413}00413\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_AUTOPOWEROFF\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_AUTOFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00414}00414\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_AUTOWAIT\_AUTOPOWEROFF\ \ \ \ (ADC\_CFGR1\_WAIT\ |\ ADC\_CFGR1\_AUTOFF)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00422}00422\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00430}00430\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_0\_NUMBER\ \ |\ ADC\_CHANNEL\_0\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00431}00431\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_1\_NUMBER\ \ |\ ADC\_CHANNEL\_1\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00432}00432\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_2\_NUMBER\ \ |\ ADC\_CHANNEL\_2\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00433}00433\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_3\_NUMBER\ \ |\ ADC\_CHANNEL\_3\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00434}00434\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_4\_NUMBER\ \ |\ ADC\_CHANNEL\_4\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00435}00435\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_5\_NUMBER\ \ |\ ADC\_CHANNEL\_5\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00436}00436\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_6\_NUMBER\ \ |\ ADC\_CHANNEL\_6\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00437}00437\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_7\_NUMBER\ \ |\ ADC\_CHANNEL\_7\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00438}00438\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_8\_NUMBER\ \ |\ ADC\_CHANNEL\_8\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00439}00439\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_9\_NUMBER\ \ |\ ADC\_CHANNEL\_9\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00440}00440\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_10\_NUMBER\ |\ ADC\_CHANNEL\_10\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00441}00441\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_11\_NUMBER\ |\ ADC\_CHANNEL\_11\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00442}00442\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_12\_NUMBER\ |\ ADC\_CHANNEL\_12\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00443}00443\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_13\_NUMBER\ |\ ADC\_CHANNEL\_13\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00444}00444\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_14\_NUMBER\ |\ ADC\_CHANNEL\_14\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00445}00445\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_15\_NUMBER\ |\ ADC\_CHANNEL\_15\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00446}00446\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_16\_NUMBER\ |\ ADC\_CHANNEL\_16\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00447}00447\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_17\_NUMBER\ |\ ADC\_CHANNEL\_17\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00448}00448\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00449}00449\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00450}00450\ \textcolor{preprocessor}{\#if\ defined(ADC\_CCR\_VBATEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00451}00451\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_18\_NUMBER\ |\ ADC\_CHANNEL\_18\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00452}00452\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00453}00453\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00461}00461\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00462}00462\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00463}00463\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH4\ \ \ \ \ \ \ (ADC\_CFGR1\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00464}00464\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_CFGR1\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00465}00465\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_CFGR1\_EXTSEL\_1\ |\ ADC\_CFGR1\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00466}00466\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ \ (ADC\_CFGR1\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00474}00474\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_EXTEN\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00475}00475\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CFGR1\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00476}00476\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CFGR1\_EXTEN\_1\ |\ ADC\_CFGR1\_EXTEN\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00484}00484\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00485}00485\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_CONTINUOUS\ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_CONT)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00493}00493\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_NONE\ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00494}00494\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DMAEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00495}00495\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED\ \ (ADC\_CFGR1\_DMACFG\ |\ ADC\_CFGR1\_DMAEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00503}00503\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_PRESERVED\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00504}00504\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_OVERWRITTEN\ \ \ \ (ADC\_CFGR1\_OVRMOD)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00512}00512\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_DIR\_FORWARD\ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00513}00513\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_DIR\_BACKWARD\ \ \ (ADC\_CFGR1\_SCANDIR)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00521}00521\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00522}00522\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CFGR1\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00530}00530\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_1CYCLE\_5\ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00531}00531\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_7CYCLES\_5\ \ \ \ \ \ (ADC\_SMPR\_SMP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00532}00532\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_13CYCLES\_5\ \ \ \ \ (ADC\_SMPR\_SMP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00533}00533\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_28CYCLES\_5\ \ \ \ \ (ADC\_SMPR\_SMP\_1\ |\ ADC\_SMPR\_SMP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00534}00534\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_41CYCLES\_5\ \ \ \ \ (ADC\_SMPR\_SMP\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00535}00535\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_55CYCLES\_5\ \ \ \ \ (ADC\_SMPR\_SMP\_2\ |\ ADC\_SMPR\_SMP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00536}00536\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_71CYCLES\_5\ \ \ \ \ (ADC\_SMPR\_SMP\_2\ |\ ADC\_SMPR\_SMP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00537}00537\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_239CYCLES\_5\ \ \ \ (ADC\_SMPR\_SMP\_2\ |\ ADC\_SMPR\_SMP\_1\ |\ ADC\_SMPR\_SMP\_0)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00545}00545\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ |\ ADC\_AWD\_CR1\_REGOFFSET)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00553}00553\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00554}00554\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00555}00555\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00558}00558\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00559}00559\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00560}00560\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00561}00561\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00562}00562\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00563}00563\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00564}00564\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00565}00565\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00566}00566\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00567}00567\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00568}00568\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00569}00569\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00570}00570\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00571}00571\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00572}00572\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00573}00573\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00575}00575\ \textcolor{preprocessor}{\#if\ defined(ADC\_CCR\_VBATEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00576}00576\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00577}00577\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00578}00578\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_HIGH\ \ \ \ \ \ \ \ \ \ (ADC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00587}00587\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR\_LT)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLDS\_HIGH\_LOW\ \ \ \ \ (ADC\_TR\_HT\ |\ ADC\_TR\_LT)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00602}00602\ \textcolor{comment}{/*\ Note:\ Only\ ADC\ IP\ HW\ delays\ are\ defined\ in\ ADC\ LL\ driver\ driver,\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00603}00603\ \textcolor{comment}{/*\ \ \ \ \ \ \ not\ timeout\ values.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00604}00604\ \textcolor{comment}{/*\ \ \ \ \ \ \ Timeout\ values\ for\ ADC\ operations\ are\ dependent\ to\ device\ clock\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00605}00605\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ (system\ clock\ versus\ ADC\ clock),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00606}00606\ \textcolor{comment}{/*\ \ \ \ \ \ \ and\ therefore\ must\ be\ defined\ in\ user\ application.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00607}00607\ \textcolor{comment}{/*\ \ \ \ \ \ \ Indications\ for\ estimation\ of\ ADC\ timeout\ delays,\ for\ this\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00608}00608\ \textcolor{comment}{/*\ \ \ \ \ \ \ STM32\ series:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00609}00609\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ calibration\ time:\ maximum\ delay\ is\ 83/fADC.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00610}00610\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tCAL"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00611}00611\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ enable\ time:\ maximum\ delay\ is\ 1\ conversion\ cycle.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00612}00612\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tSTAB"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00613}00613\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ disable\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ cycles\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00614}00614\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ stop\ conversion\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00615}00615\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ cycles\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00616}00616\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ conversion\ time:\ duration\ depending\ on\ ADC\ clock\ and\ ADC\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00617}00617\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ configuration.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00618}00618\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ reference\ manual,\ section\ "{}Timing"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00619}00619\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00620}00620\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00621}00621\ \textcolor{comment}{/*\ Delay\ for\ internal\ voltage\ reference\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00622}00622\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00623}00623\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00624}00624\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00625}00625\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_VREFINT\_STAB\_US\ \ \ \ \ \ \ (\ \ 10U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00627}00627\ \textcolor{comment}{/*\ Delay\ for\ temperature\ sensor\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00628}00628\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00629}00629\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00630}00630\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00631}00631\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_STAB\_US\ \ \ \ (\ \ 10U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00633}00633\ \textcolor{comment}{/*\ Delay\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00634}00634\ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ a\ minimum\ number\ of\ ADC\ clock\ cycles\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00635}00635\ \textcolor{comment}{/*\ \ \ \ \ \ \ are\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00636}00636\ \textcolor{comment}{/*\ \ \ \ \ \ \ Wait\ time\ can\ be\ computed\ in\ user\ application\ by\ waiting\ for\ the\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00637}00637\ \textcolor{comment}{/*\ \ \ \ \ \ \ equivalent\ number\ of\ CPU\ cycles,\ by\ taking\ into\ account\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00638}00638\ \textcolor{comment}{/*\ \ \ \ \ \ \ ratio\ of\ CPU\ clock\ versus\ ADC\ clock\ prescalers.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00639}00639\ \textcolor{comment}{/*\ Unit:\ ADC\ clock\ cycles.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00640}00640\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_CALIB\_ENABLE\_ADC\_CYCLES\ (\ 2U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00651}00651\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00667}00667\ \textcolor{preprocessor}{\#define\ LL\_ADC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00668}00668\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00675}00675\ \textcolor{preprocessor}{\#define\ LL\_ADC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00720}00720\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00721}00721\ \textcolor{preprocessor}{\ \ ((((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ ==\ 0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00722}00722\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00723}00723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00724}00724\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00725}00725\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00726}00726\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00727}00727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL0)\ ==\ ADC\_CHSELR\_CHSEL0)\ ?\ (0U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00728}00728\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00729}00729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL1)\ ==\ ADC\_CHSELR\_CHSEL1)\ ?\ (1U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00730}00730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00731}00731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL2)\ ==\ ADC\_CHSELR\_CHSEL2)\ ?\ (2U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00732}00732\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00733}00733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL3)\ ==\ ADC\_CHSELR\_CHSEL3)\ ?\ (3U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00734}00734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00735}00735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL4)\ ==\ ADC\_CHSELR\_CHSEL4)\ ?\ (4U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00736}00736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00737}00737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL5)\ ==\ ADC\_CHSELR\_CHSEL5)\ ?\ (5U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00738}00738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00739}00739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL6)\ ==\ ADC\_CHSELR\_CHSEL6)\ ?\ (6U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00740}00740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00741}00741\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL7)\ ==\ ADC\_CHSELR\_CHSEL7)\ ?\ (7U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00742}00742\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00743}00743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL8)\ ==\ ADC\_CHSELR\_CHSEL8)\ ?\ (8U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00744}00744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00745}00745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL9)\ ==\ ADC\_CHSELR\_CHSEL9)\ ?\ (9U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00746}00746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00747}00747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL10)\ ==\ ADC\_CHSELR\_CHSEL10)\ ?\ (10U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00748}00748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00749}00749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL11)\ ==\ ADC\_CHSELR\_CHSEL11)\ ?\ (11U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00750}00750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00751}00751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL12)\ ==\ ADC\_CHSELR\_CHSEL12)\ ?\ (12U)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00752}00752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00753}00753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL13)\ ==\ ADC\_CHSELR\_CHSEL13)\ ?\ (13U)\ :\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00754}00754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00755}00755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL14)\ ==\ ADC\_CHSELR\_CHSEL14)\ ?\ (14U)\ :\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00756}00756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00757}00757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL15)\ ==\ ADC\_CHSELR\_CHSEL15)\ ?\ (15U)\ :\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00758}00758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00759}00759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL16)\ ==\ ADC\_CHSELR\_CHSEL16)\ ?\ (16U)\ :\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00760}00760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00761}00761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL17)\ ==\ ADC\_CHSELR\_CHSEL17)\ ?\ (17U)\ :\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00762}00762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00763}00763\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHSELR\_CHSEL18)\ ==\ ADC\_CHSELR\_CHSEL18)\ ?\ (18U)\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00764}00764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00765}00765\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00766}00766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00767}00767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00768}00768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00769}00769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00770}00770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00771}00771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00772}00772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00773}00773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00774}00774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00775}00775\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00776}00776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00777}00777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00778}00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00779}00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00780}00780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00781}00781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00782}00782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00783}00783\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00784}00784\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00785}00785\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00823}00823\ \textcolor{preprocessor}{\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00824}00824\ \textcolor{preprocessor}{\ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00825}00825\ \textcolor{preprocessor}{\ \ \ (ADC\_CHSELR\_CHSEL0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00826}00826\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00827}00827\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00873}00873\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00874}00874\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00875}00875\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_INTERNAL\_TO\_EXTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00936}00936\ \textcolor{preprocessor}{\ \ ((\_\_CHANNEL\_\_)\ \&\ \string~ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00937}00937\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00961}00961\ \textcolor{preprocessor}{\#if\ defined(ADC\_CCR\_VBATEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00962}00962\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00963}00963\ \textcolor{preprocessor}{\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00964}00964\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00965}00965\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00966}00966\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00967}00967\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00968}00968\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00969}00969\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00970}00970\ \textcolor{preprocessor}{\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00971}00971\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00972}00972\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00973}00973\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00974}00974\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l00975}00975\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01043}01043\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_CHANNEL\_GROUP(\_\_CHANNEL\_\_,\ \_\_GROUP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01044}01044\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR1\_AWDEN\ |\ ADC\_CFGR1\_AWDSGL)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01045}01045\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01066}01066\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_SET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01067}01067\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_\_)\ <<\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR1\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01068}01068\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01088}01088\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_GET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01089}01089\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR1\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01090}01090\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01103}01103\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_THRESHOLDS\_HIGH\_LOW(\_\_AWD\_THRESHOLD\_TYPE\_\_,\ \_\_AWD\_THRESHOLDS\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01104}01104\ \textcolor{preprocessor}{\ \ (((\_\_AWD\_THRESHOLD\_TYPE\_\_)\ ==\ LL\_ADC\_AWD\_THRESHOLD\_LOW)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01105}01105\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01106}01106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (\_\_AWD\_THRESHOLDS\_\_)\ \&\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01107}01107\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01108}01108\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01109}01109\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01110}01110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_AWD\_THRESHOLDS\_\_)\ >>\ ADC\_TR\_HT\_BITOFFSET\_POS)\ \&\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01111}01111\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01112}01112\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01113}01113\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01124}01124\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01125}01125\ \textcolor{preprocessor}{\ \ (ADC1\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01126}01126\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01144}01144\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01145}01145\ \textcolor{preprocessor}{\ \ LL\_ADC\_IsEnabled(ADC1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01146}01146\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01160}01160\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01161}01161\ \textcolor{preprocessor}{\ \ (0xFFFU\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR1\_RES\_BITOFFSET\_POS\ -\/\ 1U)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01162}01162\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01181}01181\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01182}01182\ \textcolor{preprocessor}{\ \ (((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01183}01183\ \textcolor{preprocessor}{\ \ \ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR1\_RES\_BITOFFSET\_POS\ -\/\ 1U)))\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01184}01184\ \textcolor{preprocessor}{\ \ \ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR1\_RES\_BITOFFSET\_POS\ -\/\ 1U))\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01185}01185\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01186}01186\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01203}01203\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01204}01204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01205}01205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01206}01206\ \textcolor{preprocessor}{\ \ ((\_\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01207}01207\ \textcolor{preprocessor}{\ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01208}01208\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01209}01209\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01235}01235\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_VREFANALOG\_VOLTAGE(\_\_VREFINT\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01236}01236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01237}01237\ \textcolor{preprocessor}{\ \ (((uint32\_t)(*VREFINT\_CAL\_ADDR)\ *\ VREFINT\_CAL\_VREF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01238}01238\ \textcolor{preprocessor}{\ \ \ \ /\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_VREFINT\_ADC\_DATA\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01239}01239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01240}01240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01241}01241\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01242}01242\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01288}01288\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01289}01289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01290}01290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01291}01291\ \textcolor{preprocessor}{\ \ ((((\ ((int32\_t)((\_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_TEMPSENSOR\_ADC\_DATA\_\_),\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01292}01292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01293}01293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01294}01294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01295}01295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ TEMPSENSOR\_CAL\_VREFANALOG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01296}01296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ -\/\ (int32\_t)\ *TEMPSENSOR\_CAL1\_ADDR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01297}01297\ \textcolor{preprocessor}{\ \ \ \ \ )\ *\ (int32\_t)(TEMPSENSOR\_CAL2\_TEMP\ -\/\ TEMPSENSOR\_CAL1\_TEMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01298}01298\ \textcolor{preprocessor}{\ \ \ \ )\ /\ (int32\_t)((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01299}01299\ \textcolor{preprocessor}{\ \ \ )\ +\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01300}01300\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01301}01301\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01346}01346\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01347}01347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_TYP\_CALX\_V\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01348}01348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_CALX\_TEMP\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01349}01349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01350}01350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01351}01351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01352}01352\ \textcolor{preprocessor}{\ \ (((\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01353}01353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (int32\_t)(((\_\_TEMPSENSOR\_TYP\_CALX\_V\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01354}01354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01355}01355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ -\/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01356}01356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (int32\_t)((((\_\_TEMPSENSOR\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01357}01357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01358}01358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01359}01359\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01360}01360\ \textcolor{preprocessor}{\ \ \ \ )\ /\ (\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01361}01361\ \textcolor{preprocessor}{\ \ \ )\ +\ (\_\_TEMPSENSOR\_CALX\_TEMP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01362}01362\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01363}01363\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01373}01373\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01381}01381\ \textcolor{comment}{/*\ Note:\ LL\ ADC\ functions\ to\ set\ DMA\ transfer\ are\ located\ into\ sections\ of\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01382}01382\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ of\ ADC\ instance,\ groups\ and\ multimode\ (if\ available):\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01383}01383\ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_SetDMATransfer(),\ ...\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01384}01384\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01410}01410\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01411}01411\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01412}01412\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01413}01413\ \ \ (void)Register;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01414}01414\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01415}01415\ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01416}01416\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01417}01417\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01418}01418\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01464}01464\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01465}01465\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01466}01466\ \textcolor{preprocessor}{\#if\ defined(ADC\_CCR\_VBATEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01467}01467\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\_CCR\_TSEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\_CCR\_VBATEN}},\ PathInternal);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01468}01468\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01469}01469\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\_CCR\_TSEN}},\ PathInternal);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01470}01470\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01471}01471\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01472}01472\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01492}01492\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01493}01493\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01494}01494\ \textcolor{preprocessor}{\#if\ defined(ADC\_CCR\_VBATEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01495}01495\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\_CCR\_TSEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\_CCR\_VBATEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01496}01496\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01497}01497\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\_CCR\_TSEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01498}01498\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01499}01499\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01500}01500\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01524}01524\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetClock(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ClockSource)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01525}01525\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01526}01526\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5821334c58af9ea7fa1205c1459f5a3a}{ADC\_CFGR2\_CKMODE}},\ ClockSource);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01527}01527\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01528}01528\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01540}01540\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetClock(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01541}01541\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01542}01542\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5821334c58af9ea7fa1205c1459f5a3a}{ADC\_CFGR2\_CKMODE}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01543}01543\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01544}01544\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01562}01562\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Resolution)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01563}01563\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01564}01564\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5676c559f66561a86e6236ba803f98}{ADC\_CFGR1\_RES}},\ Resolution);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01565}01565\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01566}01566\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01579}01579\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01580}01580\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01581}01581\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5676c559f66561a86e6236ba803f98}{ADC\_CFGR1\_RES}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01582}01582\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01583}01583\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01599}01599\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DataAlignment)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01600}01600\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01601}01601\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d91913f0fe8acb7a07de52505a1fa7}{ADC\_CFGR1\_ALIGN}},\ DataAlignment);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01602}01602\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01603}01603\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01614}01614\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01615}01615\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01616}01616\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d91913f0fe8acb7a07de52505a1fa7}{ADC\_CFGR1\_ALIGN}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01617}01617\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01618}01618\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01669}01669\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ LowPowerMode)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01670}01670\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01671}01671\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe986e2a65282b01053839f8c0877a3}{ADC\_CFGR1\_WAIT}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff56271bc473179a89b075fda664512}{ADC\_CFGR1\_AUTOFF}}),\ LowPowerMode);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01672}01672\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01673}01673\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01719}01719\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01720}01720\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01721}01721\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe986e2a65282b01053839f8c0877a3}{ADC\_CFGR1\_WAIT}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff56271bc473179a89b075fda664512}{ADC\_CFGR1\_AUTOFF}})));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01722}01722\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01723}01723\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01764}01764\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetSamplingTimeCommonChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SamplingTime)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01765}01765\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01766}01766\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}{SMPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceac2124a2a41388f9f5e5c2c310a27e}{ADC\_SMPR\_SMP}},\ SamplingTime);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01767}01767\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01768}01768\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01790}01790\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetSamplingTimeCommonChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01791}01791\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01792}01792\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}{SMPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceac2124a2a41388f9f5e5c2c310a27e}{ADC\_SMPR\_SMP}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01793}01793\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01794}01794\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01833}01833\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01834}01834\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01835}01835\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\_CFGR1\_EXTEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01460f832e7bd04e150f86425aa922dd}{ADC\_CFGR1\_EXTSEL}},\ TriggerSource);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01836}01836\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01837}01837\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01863}01863\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01864}01864\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01865}01865\ \ \ uint32\_t\ TriggerSource\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01460f832e7bd04e150f86425aa922dd}{ADC\_CFGR1\_EXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\_CFGR1\_EXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01866}01866\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01867}01867\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01868}01868\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CFGR1\_EXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01869}01869\ \ \ uint32\_t\ ShiftExten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\_CFGR1\_EXTEN}})\ >>\ (ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2U));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01870}01870\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01871}01871\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CFGR1\_EXTEN\ and\ ADC\_CFGR1\_EXTSEL\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01872}01872\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01873}01873\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01874}01874\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_REG\_TRIG\_SOURCE\_MASK\ >>\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01460f832e7bd04e150f86425aa922dd}{ADC\_CFGR1\_EXTSEL}})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01875}01875\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_REG\_TRIG\_EDGE\_MASK\ >>\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\_CFGR1\_EXTEN}})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01876}01876\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01877}01877\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01878}01878\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01890}01890\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01891}01891\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01892}01892\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\_CFGR1\_EXTEN}})\ ==\ (LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\_CFGR1\_EXTEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01893}01893\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01894}01894\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01910}01910\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01911}01911\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01912}01912\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\_CFGR1\_EXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01913}01913\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01914}01914\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01925}01925\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01926}01926\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01927}01927\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\_CFGR1\_EXTEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01928}01928\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01929}01929\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01930}01930\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01946}01946\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerScanDirection(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ScanDirection)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01947}01947\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01948}01948\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga138c4d67e5735326ffc922409f3fc8f4}{ADC\_CFGR1\_SCANDIR}},\ ScanDirection);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01949}01949\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01950}01950\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01961}01961\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerScanDirection(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01962}01962\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01963}01963\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga138c4d67e5735326ffc922409f3fc8f4}{ADC\_CFGR1\_SCANDIR}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01964}01964\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01965}01965\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01983}01983\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01984}01984\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01985}01985\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26a4779335193192049e1d58e3b2718}{ADC\_CFGR1\_DISCEN}},\ SeqDiscont);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01986}01986\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01987}01987\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01998}01998\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l01999}01999\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02000}02000\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26a4779335193192049e1d58e3b2718}{ADC\_CFGR1\_DISCEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02001}02001\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02002}02002\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02074}02074\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02075}02075\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02076}02076\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02077}02077\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02078}02078\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{CHSELR}},\ (Channel\ \&\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02079}02079\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02080}02080\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02152}02152\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerChAdd(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02153}02153\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02154}02154\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02155}02155\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02156}02156\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{CHSELR}},\ (Channel\ \&\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02157}02157\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02158}02158\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02230}02230\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerChRem(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02231}02231\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02232}02232\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02233}02233\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02234}02234\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{CHSELR}},\ (Channel\ \&\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02235}02235\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02236}02236\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02305}02305\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02306}02306\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02307}02307\ \ \ uint32\_t\ ChannelsBitfield\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{CHSELR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca21fba6d475be2101310ee709e3434}{ADC\_CHSELR\_CHSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02308}02308\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02309}02309\ \ \ \textcolor{keywordflow}{return}\ (\ \ \ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab167e83ae3042f3041d4da630d58ccc6}{ADC\_CHSELR\_CHSEL0}})\ >>\ ADC\_CHSELR\_CHSEL0\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_0)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02310}02310\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617214deca9d2d1fe358e7012de53b7}{ADC\_CHSELR\_CHSEL1}})\ >>\ ADC\_CHSELR\_CHSEL1\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_1)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02311}02311\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga828269a978a7bee65fc836de87b422d7}{ADC\_CHSELR\_CHSEL2}})\ >>\ ADC\_CHSELR\_CHSEL2\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_2)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02312}02312\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697a712147bfa61fd786ae5ce3ca2bfa}{ADC\_CHSELR\_CHSEL3}})\ >>\ ADC\_CHSELR\_CHSEL3\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_3)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02313}02313\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71a9b3ba55c541de0fd39ce647ba619}{ADC\_CHSELR\_CHSEL4}})\ >>\ ADC\_CHSELR\_CHSEL4\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_4)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02314}02314\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bb861455b1d4bcfc419e7a5d76655ec}{ADC\_CHSELR\_CHSEL5}})\ >>\ ADC\_CHSELR\_CHSEL5\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_5)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02315}02315\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae}{ADC\_CHSELR\_CHSEL6}})\ >>\ ADC\_CHSELR\_CHSEL6\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_6)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02316}02316\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9b146cfe8e9ca180676f8e9af40b8b}{ADC\_CHSELR\_CHSEL7}})\ >>\ ADC\_CHSELR\_CHSEL7\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_7)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02317}02317\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e1d27f5eba18a59660d7b32611f068}{ADC\_CHSELR\_CHSEL8}})\ >>\ ADC\_CHSELR\_CHSEL8\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_8)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02318}02318\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacfdf93021c4aa68f312f6f58c437091}{ADC\_CHSELR\_CHSEL9}})\ >>\ ADC\_CHSELR\_CHSEL9\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_9)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02319}02319\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6252eddc09ac86f0ba2fc34e9973b52}{ADC\_CHSELR\_CHSEL10}})\ >>\ ADC\_CHSELR\_CHSEL10\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_10)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02320}02320\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c74cdf4888bb431e36aa8f636c66e75}{ADC\_CHSELR\_CHSEL11}})\ >>\ ADC\_CHSELR\_CHSEL11\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_11)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02321}02321\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835b5a1068e5b4746a61a637831a6add}{ADC\_CHSELR\_CHSEL12}})\ >>\ ADC\_CHSELR\_CHSEL12\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_12)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02322}02322\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9615a92dc5d719eda04efc0fbcc2274}{ADC\_CHSELR\_CHSEL13}})\ >>\ ADC\_CHSELR\_CHSEL13\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_13)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02323}02323\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5b84d83a703faf41021f5aed1b08d1f}{ADC\_CHSELR\_CHSEL14}})\ >>\ ADC\_CHSELR\_CHSEL14\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_14)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02324}02324\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84928f30f310c5995fda17d09356caa}{ADC\_CHSELR\_CHSEL15}})\ >>\ ADC\_CHSELR\_CHSEL15\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_15)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02325}02325\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfc51c25f28841ceffb83ba992d07c5}{ADC\_CHSELR\_CHSEL16}})\ >>\ ADC\_CHSELR\_CHSEL16\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_16)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02326}02326\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0461a534becec3c117d67abeb386b4}{ADC\_CHSELR\_CHSEL17}})\ >>\ ADC\_CHSELR\_CHSEL17\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_17)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02327}02327\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\_CCR\_VBATEN}})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02328}02328\ \ \ \ \ \ \ \ \ \ \ \ |\ (((ChannelsBitfield\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8056645767f844ce037f2a45fdb54ca6}{ADC\_CHSELR\_CHSEL18}})\ >>\ ADC\_CHSELR\_CHSEL18\_BITOFFSET\_POS)\ *\ LL\_ADC\_CHANNEL\_18)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02329}02329\ \#endif}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02330}02330\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02331}02331\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02351}02351\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Continuous)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02352}02352\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02353}02353\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a68ef1ef5f97552db10e8a4303eb0a2}{ADC\_CFGR1\_CONT}},\ Continuous);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02354}02354\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02355}02355\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02368}02368\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02369}02369\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02370}02370\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a68ef1ef5f97552db10e8a4303eb0a2}{ADC\_CFGR1\_CONT}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02371}02371\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02372}02372\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02406}02406\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DMATransfer)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02407}02407\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02408}02408\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1466dacc8afdc2a11ed1d10720834c0f}{ADC\_CFGR1\_DMAEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab698a32d964b2c094ba4d42931c21068}{ADC\_CFGR1\_DMACFG}},\ DMATransfer);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02409}02409\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02410}02410\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02439}02439\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02440}02440\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02441}02441\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1466dacc8afdc2a11ed1d10720834c0f}{ADC\_CFGR1\_DMAEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab698a32d964b2c094ba4d42931c21068}{ADC\_CFGR1\_DMACFG}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02442}02442\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02443}02443\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02464}02464\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Overrun)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02465}02465\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02466}02466\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd980c2b24383afb370bfe69860064f}{ADC\_CFGR1\_OVRMOD}},\ Overrun);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02467}02467\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02468}02468\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02478}02478\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02479}02479\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02480}02480\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd980c2b24383afb370bfe69860064f}{ADC\_CFGR1\_OVRMOD}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02481}02481\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02482}02482\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02545}02545\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDChannelGroup)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02546}02546\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02547}02547\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02548}02548\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2eb115721c8054f7a2ba23c21bc68e1}{ADC\_CFGR1\_AWDCH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfab18aa9b57f8ed8979f62d5d3900d2}{ADC\_CFGR1\_AWDSGL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee9f0fa04e0201a43856080e37c4508}{ADC\_CFGR1\_AWDEN}}),}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02549}02549\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDChannelGroup\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02550}02550\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02551}02551\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02605}02605\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02606}02606\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02607}02607\ \ \ uint32\_t\ AWDChannelGroup\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2eb115721c8054f7a2ba23c21bc68e1}{ADC\_CFGR1\_AWDCH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfab18aa9b57f8ed8979f62d5d3900d2}{ADC\_CFGR1\_AWDSGL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee9f0fa04e0201a43856080e37c4508}{ADC\_CFGR1\_AWDEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02608}02608\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02609}02609\ \ \ \textcolor{comment}{/*\ Note:\ Set\ variable\ according\ to\ channel\ definition\ including\ channel\ ID\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02610}02610\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ with\ bitfield.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02611}02611\ \ \ uint32\_t\ AWDChannelSingle\ =\ ((AWDChannelGroup\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfab18aa9b57f8ed8979f62d5d3900d2}{ADC\_CFGR1\_AWDSGL}})\ >>\ ADC\_CFGR1\_AWDSGL\_BITOFFSET\_POS);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02612}02612\ \ \ uint32\_t\ AWDChannelBitField\ =\ (ADC\_CHANNEL\_0\_BITFIELD\ <<\ ((AWDChannelGroup\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02613}02613\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02614}02614\ \ \ \textcolor{keywordflow}{return}\ (AWDChannelGroup\ |\ (AWDChannelBitField\ *\ AWDChannelSingle));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02615}02615\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02616}02616\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02643}02643\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDThresholdHighValue,\ uint32\_t\ AWDThresholdLowValue)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02644}02644\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02645}02645\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02646}02646\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17fba2a9cb9dac07a81afc606a3c742a}{ADC\_TR\_HT}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256ca600edc7d15a8f5123730822667b}{ADC\_TR\_LT}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02647}02647\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdHighValue\ <<\ ADC\_TR\_HT\_BITOFFSET\_POS)\ |\ AWDThresholdLowValue);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02648}02648\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02649}02649\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02678}02678\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDThresholdsHighLow,\ uint32\_t\ AWDThresholdValue)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02679}02679\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02680}02680\ \ \ \textcolor{comment}{/*\ Parameter\ "{}AWDThresholdsHighLow"{}\ is\ used\ with\ mask\ "{}0x00000010"{}\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02681}02681\ \ \ \textcolor{comment}{/*\ to\ be\ equivalent\ to\ "{}POSITION\_VAL(AWDThresholdsHighLow)"{}:\ if\ threshold\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02682}02682\ \ \ \textcolor{comment}{/*\ high\ is\ selected,\ then\ data\ is\ shifted\ to\ LSB.\ Else(threshold\ low),\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02683}02683\ \ \ \textcolor{comment}{/*\ data\ is\ not\ shifted.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02684}02684\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02685}02685\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdsHighLow,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02686}02686\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdValue\ <<\ ((AWDThresholdsHighLow\ >>\ ADC\_TR\_HT\_BITOFFSET\_POS)\ \&\ 0x00000010U));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02687}02687\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02688}02688\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02713}02713\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDThresholdsHighLow)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02714}02714\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02715}02715\ \ \ \textcolor{comment}{/*\ Parameter\ "{}AWDThresholdsHighLow"{}\ is\ used\ with\ mask\ "{}0x00000010"{}\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02716}02716\ \ \ \textcolor{comment}{/*\ to\ be\ equivalent\ to\ "{}POSITION\_VAL(AWDThresholdsHighLow)"{}:\ if\ threshold\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02717}02717\ \ \ \textcolor{comment}{/*\ high\ is\ selected,\ then\ data\ is\ shifted\ to\ LSB.\ Else(threshold\ low\ or\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02718}02718\ \ \ \textcolor{comment}{/*\ both\ thresholds),\ data\ is\ not\ shifted.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02719}02719\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02720}02720\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdsHighLow\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256ca600edc7d15a8f5123730822667b}{ADC\_TR\_LT}}))}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02721}02721\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ((\string~AWDThresholdsHighLow)\ \&\ 0x00000010U)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02722}02722\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02723}02723\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02724}02724\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02749}02749\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_Enable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02750}02750\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02751}02751\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02752}02752\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02753}02753\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02754}02754\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02755}02755\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02756}02756\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02757}02757\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02758}02758\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02769}02769\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_Disable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02770}02770\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02771}02771\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02772}02772\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02773}02773\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02774}02774\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02775}02775\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02776}02776\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02777}02777\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02778}02778\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02788}02788\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02789}02789\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02790}02790\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02791}02791\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02792}02792\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02799}02799\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsDisableOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02800}02800\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02801}02801\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02802}02802\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02803}02803\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02829}02829\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_StartCalibration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02830}02830\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02831}02831\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02832}02832\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02833}02833\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02834}02834\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02835}02835\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02836}02836\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02837}02837\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02838}02838\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02845}02845\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsCalibrationOnGoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02846}02846\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02847}02847\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02848}02848\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02849}02849\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02876}02876\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02877}02877\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02878}02878\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02879}02879\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02880}02880\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02881}02881\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02882}02882\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02883}02883\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02884}02884\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02885}02885\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02896}02896\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02897}02897\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02898}02898\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02899}02899\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02900}02900\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02901}02901\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02902}02902\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02903}02903\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02904}02904\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02905}02905\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02912}02912\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02913}02913\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02914}02914\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02915}02915\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02916}02916\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02923}02923\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsStopConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02924}02924\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02925}02925\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02926}02926\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02927}02927\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02937}02937\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02938}02938\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02939}02939\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02940}02940\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02941}02941\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02952}02952\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02953}02953\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02954}02954\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02955}02955\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02956}02956\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02967}02967\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02968}02968\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02969}02969\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02970}02970\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02971}02971\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02982}02982\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02983}02983\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02984}02984\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02985}02985\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02986}02986\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02997}02997\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData6(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02998}02998\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l02999}02999\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03000}03000\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03001}03001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03019}03019\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03020}03020\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03021}03021\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY)\ ==\ (LL\_ADC\_FLAG\_ADRDY));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03022}03022\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03023}03023\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03030}03030\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03031}03031\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03032}03032\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03033}03033\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03034}03034\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03041}03041\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03042}03042\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03043}03043\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOS)\ ==\ (LL\_ADC\_FLAG\_EOS));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03044}03044\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03045}03045\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03052}03052\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03053}03053\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03054}03054\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_OVR)\ ==\ (LL\_ADC\_FLAG\_OVR));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03055}03055\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03056}03056\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03063}03063\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03064}03064\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03065}03065\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP)\ ==\ (LL\_ADC\_FLAG\_EOSMP));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03066}03066\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03067}03067\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03074}03074\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03075}03075\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03076}03076\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD1)\ ==\ (LL\_ADC\_FLAG\_AWD1));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03077}03077\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03078}03078\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03088}03088\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03089}03089\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03090}03090\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03091}03091\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03092}03092\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03099}03099\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03100}03100\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03101}03101\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOC);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03102}03102\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03103}03103\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03110}03110\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03111}03111\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03112}03112\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOS);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03113}03113\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03114}03114\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03121}03121\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03122}03122\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03123}03123\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03124}03124\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03125}03125\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03132}03132\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03133}03133\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03134}03134\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03135}03135\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03136}03136\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03143}03143\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03144}03144\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03145}03145\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03146}03146\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03147}03147\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03162}03162\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03163}03163\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03164}03164\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03165}03165\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03166}03166\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03173}03173\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03174}03174\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03175}03175\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03176}03176\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03177}03177\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03184}03184\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03185}03185\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03186}03186\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03187}03187\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03188}03188\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03195}03195\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03196}03196\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03197}03197\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03198}03198\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03199}03199\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03206}03206\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03207}03207\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03208}03208\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03209}03209\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03210}03210\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03217}03217\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03218}03218\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03219}03219\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03220}03220\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03221}03221\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03228}03228\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03229}03229\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03230}03230\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03231}03231\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03232}03232\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03239}03239\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03240}03240\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03241}03241\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03242}03242\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03243}03243\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03250}03250\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03251}03251\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03252}03252\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03253}03253\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03254}03254\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03261}03261\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03262}03262\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03263}03263\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03264}03264\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03265}03265\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03272}03272\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03273}03273\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03274}03274\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03275}03275\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03276}03276\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03283}03283\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03284}03284\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03285}03285\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03286}03286\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03287}03287\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03295}03295\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03296}03296\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03297}03297\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY)\ ==\ (LL\_ADC\_IT\_ADRDY));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03298}03298\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03299}03299\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03307}03307\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03308}03308\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03309}03309\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC)\ ==\ (LL\_ADC\_IT\_EOC));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03310}03310\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03311}03311\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03319}03319\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03320}03320\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03321}03321\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS)\ ==\ (LL\_ADC\_IT\_EOS));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03322}03322\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03323}03323\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03331}03331\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03332}03332\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03333}03333\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR)\ ==\ (LL\_ADC\_IT\_OVR));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03334}03334\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03335}03335\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03343}03343\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03344}03344\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03345}03345\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP)\ ==\ (LL\_ADC\_IT\_EOSMP));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03346}03346\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03347}03347\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03355}03355\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03356}03356\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03357}03357\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1)\ ==\ (LL\_ADC\_IT\_AWD1));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03358}03358\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03359}03359\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03364}03364\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03369}03369\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ common\ parameters\ and\ multimode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03370}03370\ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ there\ is\ no\ ADC\ common\ initialization\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03371}03371\ \textcolor{comment}{/*\ \ \ \ \ \ \ function.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03372}03372\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonDeInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03373}03373\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03374}03374\ \textcolor{comment}{/*\ De-\/initialization\ of\ ADC\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03375}03375\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03376}03376\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03377}03377\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03378}03378\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03379}03379\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03380}03380\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03381}03381\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ regular\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03382}03382\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03383}03383\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03384}03384\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03388}03388\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03389}03389\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03398}03398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03399}03399\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03404}03404\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03405}03405\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03406}03406\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03407}03407\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03408}03408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F0xx\_LL\_ADC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__ll__adc_8h_source_l03409}03409\ }

\end{DoxyCode}
