,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/nukeykt/Nuked-SMS-FPGA.git,2023-10-17 12:20:47+00:00,Sega Master System emulator written in Verilog,2,nukeykt/Nuked-SMS-FPGA,706160181,Verilog,Nuked-SMS-FPGA,386,43,2024-04-08 08:36:23+00:00,[],https://api.github.com/licenses/gpl-2.0
1,https://github.com/MiSTer-devel/MiSTerLaggy_MiSTer.git,2023-10-16 13:48:00+00:00,A display latency measurement tool,3,MiSTer-devel/MiSTerLaggy_MiSTer,705683414,Verilog,MiSTerLaggy_MiSTer,14646,40,2024-03-27 04:44:47+00:00,[],https://api.github.com/licenses/gpl-2.0
2,https://github.com/vortexgpgpu/skybox.git,2023-10-20 05:38:26+00:00,Vortex Graphics,7,vortexgpgpu/skybox,707533697,Verilog,skybox,341550,39,2024-04-11 16:59:50+00:00,[],https://api.github.com/licenses/apache-2.0
3,https://github.com/russeree/nyan-keys-ice40hx4k-bitstream.git,2023-10-12 23:51:04+00:00,A 60% Low Latency FPGA Mech Keyboard,0,russeree/nyan-keys-ice40hx4k-bitstream,704279978,Verilog,nyan-keys-ice40hx4k-bitstream,147,18,2024-02-29 16:18:59+00:00,"['fpga', 'geekhack', 'keyboard']",None
4,https://github.com/V0XNIHILI/parametrizable-floating-point-verilog.git,2023-10-19 13:10:22+00:00,Verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent,3,V0XNIHILI/parametrizable-floating-point-verilog,707220376,Verilog,parametrizable-floating-point-verilog,84,14,2024-04-10 03:41:33+00:00,[],None
5,https://github.com/Juninho99/FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera.git,2023-10-05 16:54:05+00:00,Master-thesis-final,3,Juninho99/FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera,700975578,Verilog,FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera,7822,13,2024-02-14 19:41:14+00:00,[],None
6,https://github.com/SNU-ARC/2023_fall_comarch_PA3.git,2023-10-16 05:29:32+00:00,,2,SNU-ARC/2023_fall_comarch_PA3,705486665,Verilog,2023_fall_comarch_PA3,32,8,2023-11-22 05:08:49+00:00,[],None
7,https://github.com/SmokeyDays/CarrotIsYou.git,2023-10-07 12:40:22+00:00,,0,SmokeyDays/CarrotIsYou,701743923,Verilog,CarrotIsYou,34547,7,2024-03-02 15:04:47+00:00,[],None
8,https://github.com/merledu/rv-thunder.git,2023-10-17 14:37:49+00:00,RISC-V 32-bit CPU written in amaranth (python-lib),5,merledu/rv-thunder,706225917,Verilog,rv-thunder,48868,7,2024-03-30 14:43:47+00:00,"['python', 'risc-v', 'amaranth']",None
9,https://github.com/lauchinyuan/Asymmetric_async_FIFO.git,2023-10-11 14:16:01+00:00,"asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.",0,lauchinyuan/Asymmetric_async_FIFO,703586728,Verilog,Asymmetric_async_FIFO,752,5,2024-03-06 08:20:02+00:00,[],None
10,https://github.com/gopidontagani/RTL-CODING-Verilog.git,2023-10-06 05:43:35+00:00,,0,gopidontagani/RTL-CODING-Verilog,701187226,Verilog,RTL-CODING-Verilog,992,5,2024-02-26 12:20:59+00:00,[],None
11,https://github.com/alibaba/thrive-chipgen.git,2023-10-10 08:51:33+00:00,,0,alibaba/thrive-chipgen,702915523,Verilog,thrive-chipgen,3271,5,2023-12-23 12:53:33+00:00,[],https://api.github.com/licenses/apache-2.0
12,https://github.com/gongyt1112/2023EE219_LAB.git,2023-10-19 17:37:20+00:00,,2,gongyt1112/2023EE219_LAB,707340071,Verilog,2023EE219_LAB,191037,4,2024-01-08 01:35:00+00:00,[],None
13,https://github.com/kero-mina/RTL2GDS.git,2023-10-14 19:54:43+00:00,,0,kero-mina/RTL2GDS,705018217,Verilog,RTL2GDS,8989,3,2023-10-16 15:31:02+00:00,[],None
14,https://github.com/taffarel55/verilog-development.git,2023-10-16 21:08:33+00:00,A Productive VSCode Setup for SystemVerilog Development,1,taffarel55/verilog-development,705868047,Verilog,verilog-development,30,3,2024-03-04 04:26:10+00:00,[],None
15,https://github.com/alibaba/rv-with-xocc.git,2023-10-10 08:57:21+00:00,,0,alibaba/rv-with-xocc,702918087,Verilog,rv-with-xocc,2890,3,2023-10-11 03:10:48+00:00,[],https://api.github.com/licenses/apache-2.0
16,https://github.com/bitsshifter/sap-1.git,2023-10-14 08:35:30+00:00,SAP-1 implementation in Verilog,0,bitsshifter/sap-1,704835732,Verilog,sap-1,8,3,2024-01-29 23:26:34+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/lgy0404/FPGA-based_CNN_Accelerator.git,2023-10-19 13:45:39+00:00,FPGA-based_CNN_Accelerator,0,lgy0404/FPGA-based_CNN_Accelerator,707236857,Verilog,FPGA-based_CNN_Accelerator,45,3,2024-03-14 13:18:08+00:00,[],None
18,https://github.com/SlopePlotnick/ComputerOrganization_Experiments_and_Design.git,2023-10-12 06:02:44+00:00,NUAA 南航21级 计算机组成原理实验及课程设计,0,SlopePlotnick/ComputerOrganization_Experiments_and_Design,703890864,Verilog,ComputerOrganization_Experiments_and_Design,7401,3,2024-02-18 02:48:18+00:00,[],None
19,https://github.com/JN513/Pequeno-Risco-5.git,2023-10-08 03:00:32+00:00,Processador RISC-V de ciclo único com implementação RV32I construído em alguns dias de folga.,0,JN513/Pequeno-Risco-5,701942618,Verilog,Pequeno-Risco-5,348,3,2024-03-22 23:08:51+00:00,"['arquitetura', 'risc-v', 'riscv', 'riscv32', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/mit
20,https://github.com/OmarAl-Saleh/MIPS.git,2023-10-09 16:45:25+00:00,JOSDC Competition - MIPS Pipeline Processor with Stack Memory,0,OmarAl-Saleh/MIPS,702615453,Verilog,MIPS,515443,3,2024-04-08 08:50:42+00:00,[],None
21,https://github.com/NEUQNPEE/CS_Computer-Science-and-Technology.git,2023-10-03 12:24:07+00:00,东北大学秦皇岛分校-计算机科学与技术专业-资料库,0,NEUQNPEE/CS_Computer-Science-and-Technology,699826708,Verilog,CS_Computer-Science-and-Technology,1781894,3,2024-01-12 09:53:39+00:00,[],None
22,https://github.com/koustav1404/RISC_V_single_cycle.git,2023-10-17 18:48:28+00:00,,1,koustav1404/RISC_V_single_cycle,706338247,Verilog,RISC_V_single_cycle,24,3,2024-02-25 11:50:07+00:00,[],None
23,https://github.com/daringpatil3134/SPI_Serial_Peripheral_Interface_Verilog_Modules.git,2023-10-18 20:11:07+00:00,Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device,2,daringpatil3134/SPI_Serial_Peripheral_Interface_Verilog_Modules,706887312,Verilog,SPI_Serial_Peripheral_Interface_Verilog_Modules,24,3,2024-01-31 08:18:15+00:00,"['clock-generator', 'hdl', 'rtl', 'spi', 'spi-interface', 'spi-master', 'spi-protocol', 'spi-slave', 'testbench', 'verilog', 'verilog-code', 'verilog-hdl', 'verilog-project', 'verilog-rtl-model', 'wishbone', 'wishbone-master']",https://api.github.com/licenses/gpl-3.0
24,https://github.com/urish/tt05-silife-max.git,2023-10-14 20:20:34+00:00,Game of Life in Silicon (8x32),0,urish/tt05-silife-max,705024041,Verilog,tt05-silife-max,168,2,2023-10-27 17:38:38+00:00,[],https://api.github.com/licenses/apache-2.0
25,https://github.com/dmky0/Huffman_FPGA_verilog.git,2023-10-08 07:07:03+00:00,The implement Huffman coding base on FPGA 使用FPGA完成哈夫曼算法,0,dmky0/Huffman_FPGA_verilog,701990550,Verilog,Huffman_FPGA_verilog,47009,2,2024-02-14 07:07:52+00:00,[],None
26,https://github.com/NiharGowdaS/MP_EE_24-V.git,2023-10-03 16:31:44+00:00,,0,NiharGowdaS/MP_EE_24-V,699942706,Verilog,MP_EE_24-V,14109,2,2024-04-08 17:52:54+00:00,[],None
27,https://github.com/AasmundN/mac-unit.git,2023-10-12 13:45:04+00:00,Project repository in subject Design of integrated circuits at NTNU.,0,AasmundN/mac-unit,704078163,Verilog,mac-unit,3258,2,2023-11-15 15:46:52+00:00,[],None
28,https://github.com/muhammadtalhasami/RV32I_Single_Cycle.git,2023-10-19 11:54:35+00:00,"This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer instructions.",0,muhammadtalhasami/RV32I_Single_Cycle,707188459,Verilog,RV32I_Single_Cycle,163,2,2024-04-03 15:14:37+00:00,"['rv32i', 'rv32i-processor', 'pipeline-processor', 'single-cycle-processor', 'fetch-stage-pipeline', 'muhammadtalhasami-github-', 'risc-v-assembly', 'risc-v-pipeline', 'risc-v-processor', 'hardware-designs', 'system-verilog', 'verilator', 'verilog', 'verilog-codes', 'vhdl', 'system-verilog-codes', 'verilog-code-examples', 'gtkwave', 'risc-v-processor-images', 'single-cycle-processor-gtkwave-image']",None
29,https://github.com/ChichenZhang/CPU_B.git,2023-10-12 10:15:59+00:00,,0,ChichenZhang/CPU_B,703993126,Verilog,CPU_B,9,2,2023-10-12 14:58:42+00:00,[],None
30,https://github.com/boiwantlearncode/SC1005.git,2023-10-15 15:17:35+00:00,Verillog type shi,0,boiwantlearncode/SC1005,705279498,Verilog,SC1005,18,2,2023-11-08 03:43:14+00:00,[],None
31,https://github.com/holyuming/Verilog-FIR.git,2023-10-19 07:54:09+00:00,"交大電子所, 系統晶片設計, 賴瑾教授 lab3: Implement finite impulse response (n = 11) with verilog RTL simulation.",0,holyuming/Verilog-FIR,707091560,Verilog,Verilog-FIR,959,2,2024-03-29 11:14:46+00:00,"['rtl', 'verilog']",None
32,https://github.com/pcbproj/AXI-Stream-Adder.git,2023-10-07 13:54:20+00:00,articles,0,pcbproj/AXI-Stream-Adder,701767838,Verilog,AXI-Stream-Adder,48,2,2023-12-18 20:34:59+00:00,[],None
33,https://github.com/QifanWang28/SME309_Microprocessor.git,2023-10-03 07:02:15+00:00,一个保存SME309课程代码的仓库,0,QifanWang28/SME309_Microprocessor,699702416,Verilog,SME309_Microprocessor,2869,2,2024-02-13 02:33:10+00:00,[],None
34,https://github.com/Ponponri/SOC_Design_lab03.git,2023-10-19 08:34:12+00:00,,0,Ponponri/SOC_Design_lab03,707107412,Verilog,SOC_Design_lab03,5752,2,2023-10-21 14:28:54+00:00,[],None
35,https://github.com/yuhengy/TheoreticalOOO.git,2023-10-14 22:59:06+00:00,Simplest Out-of-Order processors to demonstrate the re-ordering scheme for security analysis. These processors only exist in theory because they are far from practical synthesizable processors.,0,yuhengy/TheoreticalOOO,705055875,Verilog,TheoreticalOOO,36,1,2023-12-11 17:24:32+00:00,[],None
36,https://github.com/alexrodriguez22/hardware_security.git,2023-10-10 15:43:18+00:00,"Using the HaHa Board, experiment different techniques to find hardware vulnerabilities and reverse engineering techniques ",0,alexrodriguez22/hardware_security,703102377,Verilog,hardware_security,9591,1,2023-12-05 17:12:36+00:00,[],None
37,https://github.com/ADS-ENTC/simd-processor.git,2023-10-05 07:43:44+00:00,Matrix multiplication accelerator on ZYNQ SoC.,2,ADS-ENTC/simd-processor,700738813,Verilog,simd-processor,1503,1,2024-02-26 09:38:14+00:00,[],None
38,https://github.com/mxlol233-ventus/ventus-driver.git,2023-10-12 06:21:15+00:00,,0,mxlol233-ventus/ventus-driver,703897478,Verilog,ventus-driver,589,1,2023-10-17 03:49:53+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/Yanlin900414/M11202207_SoC_LAB3.git,2023-10-19 11:20:30+00:00,,0,Yanlin900414/M11202207_SoC_LAB3,707174976,Verilog,M11202207_SoC_LAB3,1141,1,2023-10-19 12:00:09+00:00,[],None
40,https://github.com/tusharshenoy/RTL-Day-15-JK-Master-Slave-Flip-Flop.git,2023-10-04 16:02:12+00:00,,0,tusharshenoy/RTL-Day-15-JK-Master-Slave-Flip-Flop,700447561,Verilog,RTL-Day-15-JK-Master-Slave-Flip-Flop,3,1,2023-10-24 09:27:52+00:00,[],None
41,https://github.com/open-source-at-illinois/OpenCore.git,2023-10-05 20:55:24+00:00,An Open Source RISC-V RTL Design,0,open-source-at-illinois/OpenCore,701065067,Verilog,OpenCore,10,1,2023-11-03 20:18:31+00:00,[],None
42,https://github.com/fannyrika/Multicycle-Processor-Design-32-bit-.git,2023-10-17 10:54:14+00:00,,0,fannyrika/Multicycle-Processor-Design-32-bit-,706123912,Verilog,Multicycle-Processor-Design-32-bit-,5658,1,2023-10-17 11:56:14+00:00,[],None
43,https://github.com/Racosel/ucas-ca-lab.git,2023-10-10 10:16:42+00:00,,0,Racosel/ucas-ca-lab,702953076,Verilog,ucas-ca-lab,3314,1,2024-02-27 08:18:28+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/dpatil4ncsu/ece564.git,2023-10-15 01:36:46+00:00,Neural Net project,0,dpatil4ncsu/ece564,705089808,Verilog,ece564,5,1,2024-03-24 06:26:05+00:00,[],None
45,https://github.com/CharlesJunic/CAlab_UCAS_2023.git,2023-10-10 11:48:11+00:00,exp10+,0,CharlesJunic/CAlab_UCAS_2023,702990744,Verilog,CAlab_UCAS_2023,156,1,2023-11-26 13:47:16+00:00,[],https://api.github.com/licenses/apache-2.0
46,https://github.com/zlzyangreal/my_study_note.git,2023-10-13 07:09:01+00:00,,0,zlzyangreal/my_study_note,704396888,Verilog,my_study_note,50219,1,2023-12-08 10:44:28+00:00,[],None
47,https://github.com/tusharshenoy/RTL-Day-21-Moore-Machine.git,2023-10-08 15:58:33+00:00,,0,tusharshenoy/RTL-Day-21-Moore-Machine,702139026,Verilog,RTL-Day-21-Moore-Machine,2,1,2023-10-24 09:27:38+00:00,[],None
48,https://github.com/Z-Digital-IC-team-2026/RISC-V.git,2023-10-09 21:19:32+00:00,"The RISC-V 32 I project is a collaborative effort to implement the open-source RISC-V instruction set using Verilog, Key contributors, including Omar Mongy, Khaled Mohamed, and Mohamed Nabawi, have worked together to design RISC-V processor cores and hardware components in Verilog. ",0,Z-Digital-IC-team-2026/RISC-V,702711996,Verilog,RISC-V,245,1,2023-10-20 14:39:24+00:00,[],None
49,https://github.com/Vikkdsun/AD7606.git,2023-10-09 12:49:10+00:00,A project of AD7606 by verilog,0,Vikkdsun/AD7606,702503125,Verilog,AD7606,4,1,2023-10-09 13:14:00+00:00,[],None
50,https://github.com/RiverOtherSide/Chisel-Learn.git,2023-10-14 07:45:29+00:00,,0,RiverOtherSide/Chisel-Learn,704823889,Verilog,Chisel-Learn,122984,1,2023-12-10 13:47:44+00:00,[],None
51,https://github.com/Juninho99/FPGA_TangNano20k_Ascii_Characters_On_Screen.git,2023-10-17 17:57:20+00:00,Just playing with the screen - ascii characters,0,Juninho99/FPGA_TangNano20k_Ascii_Characters_On_Screen,706318128,Verilog,FPGA_TangNano20k_Ascii_Characters_On_Screen,455,1,2023-12-25 04:20:12+00:00,[],None
52,https://github.com/bhavinpt/dnn-mlp-inference-engine.git,2023-10-05 04:31:10+00:00,RTL of a scalable custom FP MAC unit array to achieve higher throughput of a two layer MLP Inference,0,bhavinpt/dnn-mlp-inference-engine,700676950,Verilog,dnn-mlp-inference-engine,1556,1,2024-02-07 14:43:10+00:00,[],None
53,https://github.com/tusharshenoy/RTL-Day-29-Carry-Look-Ahead-Adder.git,2023-10-18 17:40:31+00:00,,0,tusharshenoy/RTL-Day-29-Carry-Look-Ahead-Adder,706829057,Verilog,RTL-Day-29-Carry-Look-Ahead-Adder,3,1,2024-02-10 18:11:32+00:00,[],None
54,https://github.com/IHP-GmbH/IHP-Open-DesignLib.git,2023-10-12 22:06:07+00:00,Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/,3,IHP-GmbH/IHP-Open-DesignLib,704258421,Verilog,IHP-Open-DesignLib,10491,1,2024-01-31 15:07:54+00:00,[],https://api.github.com/licenses/apache-2.0
55,https://github.com/AmmarElmargawy/Single-Cycle-MIPS-processor.git,2023-10-05 11:53:11+00:00,"the RTL Verilog files for all sub-modules of the MIPS processor (Instruction memory, data memory, ALU, etc.) then implementing the top module of MIPS processor.",0,AmmarElmargawy/Single-Cycle-MIPS-processor,700837341,Verilog,Single-Cycle-MIPS-processor,1411,1,2023-10-08 12:11:26+00:00,[],None
56,https://github.com/lyyy0910/hardware-design.git,2023-10-06 06:26:59+00:00,重庆大学2020级硬件综合设计代码,0,lyyy0910/hardware-design,701200606,Verilog,hardware-design,25,1,2024-01-07 07:50:06+00:00,[],None
57,https://github.com/RaportRekai/Soil_Monitoring_Robot.git,2023-10-09 14:00:22+00:00,"As part of IIT Bombay e-Yantra Competition our team of four build a maze traversing robot, which identified resources required in different fields and supplied them accordingly. The algorithm used for traversal could be mapped onto real life agricultural practices",0,RaportRekai/Soil_Monitoring_Robot,702536814,Verilog,Soil_Monitoring_Robot,110738,1,2023-10-09 15:07:39+00:00,[],None
58,https://github.com/ajsfdlk/RV32I-CPU.git,2023-10-20 06:47:14+00:00,A CPU project based on verilog language,0,ajsfdlk/RV32I-CPU,707554308,Verilog,RV32I-CPU,541,1,2023-12-10 21:09:04+00:00,[],None
59,https://github.com/taffarel55/StackArch.git,2023-10-18 02:31:06+00:00,StackArch is an open-source implementation of a stack-based architecture. ,1,taffarel55/StackArch,706467185,Verilog,StackArch,108,1,2023-11-18 15:07:10+00:00,[],None
60,https://github.com/HenryHe0123/RISC-V-CPU.git,2023-10-08 09:58:51+00:00,ACMClass-2023-Architecture,0,HenryHe0123/RISC-V-CPU,702033795,Verilog,RISC-V-CPU,1249,1,2024-01-13 14:33:21+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/Iris-WQP/Prob_Circ_mul_node.git,2023-10-19 11:53:05+00:00,,0,Iris-WQP/Prob_Circ_mul_node,707187868,Verilog,Prob_Circ_mul_node,375,1,2023-12-14 12:35:19+00:00,[],None
62,https://github.com/NKR24/ArchitectureOfComputersAndSystems.git,2023-10-14 22:20:54+00:00,,0,NKR24/ArchitectureOfComputersAndSystems,705049724,Verilog,ArchitectureOfComputersAndSystems,6,1,2024-02-11 21:32:29+00:00,[],https://api.github.com/licenses/unlicense
63,https://github.com/RishikumarNA/Maven_silicon.git,2023-10-11 14:49:14+00:00,"AHB to APB bridge facilitates communication between high-performance and low-power buses. Manages address decoding, data transfer, protocol translation, and bus synchronization between the two buses.",0,RishikumarNA/Maven_silicon,703602889,Verilog,Maven_silicon,60,1,2024-02-22 11:17:56+00:00,[],None
64,https://github.com/prernamittal/NXPMiniProject.git,2023-10-07 10:18:13+00:00,Design and Verification of Single Master Single Slave SPI - Group Project,0,prernamittal/NXPMiniProject,701704703,Verilog,NXPMiniProject,6454,1,2023-10-20 17:29:49+00:00,[],None
65,https://github.com/jiuhao47/2023-fall-digital_circuit.git,2023-10-19 04:18:23+00:00,Verilog files for group sharing,0,jiuhao47/2023-fall-digital_circuit,707021228,Verilog,2023-fall-digital_circuit,485,1,2024-03-19 02:18:06+00:00,[],None
66,https://github.com/HaoderO/Common-Modules-in-Digital-IC.git,2023-10-20 09:23:29+00:00,数字芯片设计中一些常用的模块电路。,0,HaoderO/Common-Modules-in-Digital-IC,707613481,Verilog,Common-Modules-in-Digital-IC,318,1,2024-01-30 03:39:35+00:00,[],None
67,https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level.git,2023-10-14 12:59:30+00:00,,0,tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level,704901558,Verilog,RTL-Day-25-D_Flip_Flop_Gate_Level,4,1,2023-10-24 09:27:27+00:00,[],None
68,https://github.com/tusharshenoy/RTL-Day-24-USR.git,2023-10-10 19:21:23+00:00,,0,tusharshenoy/RTL-Day-24-USR,703196046,Verilog,RTL-Day-24-USR,4,1,2023-10-24 09:27:36+00:00,[],None
69,https://github.com/mohamedtareq24/IEEE_ASUSB_2023_Digital_Design_Workshop.git,2023-10-04 17:18:37+00:00,,0,mohamedtareq24/IEEE_ASUSB_2023_Digital_Design_Workshop,700482735,Verilog,IEEE_ASUSB_2023_Digital_Design_Workshop,51,1,2023-10-12 19:43:46+00:00,[],None
70,https://github.com/tusharshenoy/RTL-Day-28-8-BIT-Even-Down-Counter.git,2023-10-17 17:22:07+00:00,,0,tusharshenoy/RTL-Day-28-8-BIT-Even-Down-Counter,706303708,Verilog,RTL-Day-28-8-BIT-Even-Down-Counter,3,1,2023-10-24 09:27:18+00:00,[],None
71,https://github.com/tusharshenoy/RTL-Day-20-Mealey-Machine.git,2023-10-08 15:57:41+00:00,,0,tusharshenoy/RTL-Day-20-Mealey-Machine,702138784,Verilog,RTL-Day-20-Mealey-Machine,6,1,2023-10-24 09:29:08+00:00,[],None
72,https://github.com/OmarMongy/Single_Cycle_MIPS_processor.git,2023-10-05 06:17:19+00:00,"A complete design and implementation of a single-cycle MIPS processor, adhering to the MIPS instruction set architecture (ISA). Omar Mongy",0,OmarMongy/Single_Cycle_MIPS_processor,700707081,Verilog,Single_Cycle_MIPS_processor,198,1,2023-10-16 13:59:51+00:00,[],None
73,https://github.com/tusharshenoy/RTL-Day-16-Shift-Registers-I.git,2023-10-05 14:20:42+00:00,,0,tusharshenoy/RTL-Day-16-Shift-Registers-I,700905375,Verilog,RTL-Day-16-Shift-Registers-I,5,1,2023-10-24 09:27:55+00:00,[],None
74,https://github.com/Artityagi123456789/Memory_Design_Project.git,2023-10-07 15:26:55+00:00,,0,Artityagi123456789/Memory_Design_Project,701796331,Verilog,Memory_Design_Project,14,1,2023-10-07 15:34:25+00:00,[],None
75,https://github.com/Alison0704/Verilog-Learning-Playground.git,2023-10-08 04:13:46+00:00,Same as my learning playground repo but more specific to verilog,0,Alison0704/Verilog-Learning-Playground,701955759,Verilog,Verilog-Learning-Playground,4,1,2023-10-08 04:14:47+00:00,[],None
76,https://github.com/kaggar11/systolic_4x4arr.git,2023-10-13 17:35:33+00:00,A 4x4 Weight Stationary Systolic Array Implementation,0,kaggar11/systolic_4x4arr,704635030,Verilog,systolic_4x4arr,2497,1,2023-12-23 06:02:25+00:00,[],None
77,https://github.com/elahekhodaverdi/Computer-Aided-Design-Projects.git,2023-10-10 13:05:33+00:00,,1,elahekhodaverdi/Computer-Aided-Design-Projects,703026008,Verilog,Computer-Aided-Design-Projects,16147,1,2024-04-01 13:10:35+00:00,[],None
78,https://github.com/mohos455/UART-WITH-VERILOG.git,2023-10-16 15:22:59+00:00,,0,mohos455/UART-WITH-VERILOG,705729231,Verilog,UART-WITH-VERILOG,7,1,2023-10-18 12:19:06+00:00,[],None
79,https://github.com/chenty2002/ChiselProjects.git,2023-10-12 11:07:56+00:00,,0,chenty2002/ChiselProjects,704013352,Verilog,ChiselProjects,836,1,2023-10-24 11:46:58+00:00,[],None
80,https://github.com/VitorLucioOliveira/AC-I.git,2023-10-05 10:28:41+00:00,Arquitetura de Computadores I (PUCMinas-2023),0,VitorLucioOliveira/AC-I,700805217,Verilog,AC-I,47402,1,2023-11-20 01:20:28+00:00,[],None
81,https://github.com/jmoya34/ECE3300_design_files.git,2023-10-07 20:59:10+00:00,A documentation and organization of design files for components in verilog. ,0,jmoya34/ECE3300_design_files,701882573,Verilog,ECE3300_design_files,1320,1,2023-10-11 07:20:30+00:00,[],None
82,https://github.com/utkarsh101220/7-segment-display.git,2023-10-13 14:26:37+00:00,,0,utkarsh101220/7-segment-display,704564283,Verilog,7-segment-display,5,1,2023-10-13 14:34:03+00:00,[],None
83,https://github.com/HajraKamran/RISCV_RV32I.git,2023-10-12 14:56:50+00:00,,0,HajraKamran/RISCV_RV32I,704110503,Verilog,RISCV_RV32I,161,1,2023-10-13 19:48:20+00:00,[],None
84,https://github.com/xjn-La-La-land/CALab_2023.git,2023-10-10 11:35:26+00:00,,0,xjn-La-La-land/CALab_2023,702985413,Verilog,CALab_2023,3152,1,2024-04-12 03:13:47+00:00,[],None
85,https://github.com/JN513/estudos_verilog.git,2023-10-08 17:18:33+00:00,Exemplos feito em verilog para estudos,0,JN513/estudos_verilog,702163249,Verilog,estudos_verilog,11082,1,2024-03-17 18:38:49+00:00,"['fpga', 'fpga-programming', 'hardware', 'verilog', 'verilog-code', 'verilog-hdl']",https://api.github.com/licenses/mit
86,https://github.com/OmarBadr108/Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-10-03 04:21:59+00:00, It is responsible of receiving commands through UART receiver to do different system functions as register file reading/writing or doing some processing using ALU block and send result through UART transmitter communication protocol. ,0,OmarBadr108/Low-Power-Configurable-Multi-Clock-Digital-System,699654994,Verilog,Low-Power-Configurable-Multi-Clock-Digital-System,25,1,2023-10-03 04:28:35+00:00,[],None
87,https://github.com/tusharshenoy/RTL-Day-23-ALU.git,2023-10-09 23:02:14+00:00,,0,tusharshenoy/RTL-Day-23-ALU,702736429,Verilog,RTL-Day-23-ALU,2,1,2023-10-24 09:27:32+00:00,[],None
88,https://github.com/tusharshenoy/RTL-Day-19-Comparator-Gate.git,2023-10-08 13:46:33+00:00,,0,tusharshenoy/RTL-Day-19-Comparator-Gate,702098371,Verilog,RTL-Day-19-Comparator-Gate,5,1,2023-10-24 09:27:44+00:00,[],None
89,https://github.com/tusharshenoy/RTL-Day-27-16x4-ROM.git,2023-10-16 16:24:01+00:00,,0,tusharshenoy/RTL-Day-27-16x4-ROM,705756360,Verilog,RTL-Day-27-16x4-ROM,2,1,2023-10-24 09:27:24+00:00,[],None
90,https://github.com/theOriginalFelto/VLSI_domaci_22_23.git,2023-10-20 17:35:17+00:00,Implementacija i testiranje PS/2 modula u jezicima Verilog i SystemVerilog,0,theOriginalFelto/VLSI_domaci_22_23,707802644,Verilog,VLSI_domaci_22_23,18,1,2023-10-20 19:42:09+00:00,[],None
91,https://github.com/cascade-artifacts-designs/cascade-difuzzrtl.git,2023-10-10 13:02:20+00:00,,0,cascade-artifacts-designs/cascade-difuzzrtl,703024539,Verilog,cascade-difuzzrtl,13908,1,2023-11-14 17:15:29+00:00,[],None
92,https://github.com/Beiming3000/FPGA.git,2023-10-05 11:27:00+00:00,FPGA,0,Beiming3000/FPGA,700827134,Verilog,FPGA,4,1,2023-10-05 12:30:36+00:00,[],None
93,https://github.com/yassershokr/Single-Cycle-MIPS-Processor.git,2023-10-04 14:09:51+00:00,,0,yassershokr/Single-Cycle-MIPS-Processor,700393391,Verilog,Single-Cycle-MIPS-Processor,577,1,2023-10-04 19:29:21+00:00,[],None
94,https://github.com/mo-linyuan/pulse_generator.git,2023-10-11 02:37:54+00:00,,0,mo-linyuan/pulse_generator,703314044,Verilog,pulse_generator,12,1,2023-10-27 01:18:20+00:00,[],None
95,https://github.com/al719/Low_Power_Configurable_Multi_Clock_Digital_System.git,2023-10-10 01:38:40+00:00,RTL to GDS Implementation of Low_Power_Configurable_Multi_Clock_Digital_System,0,al719/Low_Power_Configurable_Multi_Clock_Digital_System,702771656,Verilog,Low_Power_Configurable_Multi_Clock_Digital_System,3517,1,2024-01-30 08:10:23+00:00,[],None
96,https://github.com/PolarisDane/RISC-V-CPU.git,2023-10-08 02:51:14+00:00,,0,PolarisDane/RISC-V-CPU,701940997,Verilog,RISC-V-CPU,8255,1,2024-01-20 14:51:24+00:00,[],None
97,https://github.com/pardisbasiri/Transceiver-Module-for-an-IoT-Weather-Station.git,2023-10-12 10:39:22+00:00,"A transceiver module for an IoT weather station, updating weather parameters based on received signals within a specified time window, while controlled by clock and reset signals",0,pardisbasiri/Transceiver-Module-for-an-IoT-Weather-Station,704002715,Verilog,Transceiver-Module-for-an-IoT-Weather-Station,3,1,2023-10-12 12:25:48+00:00,[],None
98,https://github.com/tusharshenoy/RTL-Day-22-Up-Down-Counter-Structural.git,2023-10-09 22:30:42+00:00,,0,tusharshenoy/RTL-Day-22-Up-Down-Counter-Structural,702729410,Verilog,RTL-Day-22-Up-Down-Counter-Structural,3,1,2023-10-24 09:27:41+00:00,[],None
99,https://github.com/tusharshenoy/RTL-Day-17-Shift-Registers-II.git,2023-10-06 17:42:54+00:00,,0,tusharshenoy/RTL-Day-17-Shift-Registers-II,701468210,Verilog,RTL-Day-17-Shift-Registers-II,9,1,2023-10-24 09:27:50+00:00,[],None
100,https://github.com/afreshnock/Maze.git,2023-10-20 16:38:46+00:00,Final Project for ECE 643,0,afreshnock/Maze,707782136,Verilog,Maze,299632,1,2023-10-25 17:27:22+00:00,[],None
101,https://github.com/athgok/Multiplier-and-Accumulator.git,2023-10-19 16:22:31+00:00,Verilog code for MAC(Multiplier and Accumulator) using input data files,1,athgok/Multiplier-and-Accumulator,707308948,Verilog,Multiplier-and-Accumulator,360,1,2023-12-27 21:02:41+00:00,[],None
102,https://github.com/xxZhLF/verilearning.git,2023-10-05 01:24:39+00:00,我的Verilog学习记录,0,xxZhLF/verilearning,700632547,Verilog,verilearning,584,1,2023-12-03 15:19:29+00:00,[],None
103,https://github.com/bhargav-vlsi/RISCV-Display-controller.git,2023-10-03 07:03:31+00:00,,1,bhargav-vlsi/RISCV-Display-controller,699702873,Verilog,RISCV-Display-controller,28438,1,2024-02-07 09:05:36+00:00,[],None
104,https://github.com/Irfnfnkemed/CPU.git,2023-10-08 06:46:21+00:00,,0,Irfnfnkemed/CPU,701985756,Verilog,CPU,10833,1,2024-01-17 03:44:50+00:00,[],None
105,https://github.com/NoRealBlank/FPGA-Handwritten-Digit-Recognition.git,2023-10-18 15:45:28+00:00,FPGA Handwritten Digit Recognition with CNN,0,NoRealBlank/FPGA-Handwritten-Digit-Recognition,706779255,Verilog,FPGA-Handwritten-Digit-Recognition,7232,1,2023-10-18 18:15:43+00:00,[],https://api.github.com/licenses/mit
106,https://github.com/nmecham27/WIC.git,2023-10-18 04:02:14+00:00,Wireless IMU Communication Chip,0,nmecham27/WIC,706491576,Verilog,WIC,38384,1,2023-11-12 02:27:53+00:00,[],None
107,https://github.com/Uttungauttunga/laundromat.git,2023-10-20 04:39:20+00:00,THE PROJECT GIVEN IN SEM-5 UNDER DIGITAL SYSTEM DESIGN COURSE,0,Uttungauttunga/laundromat,707518959,Verilog,laundromat,1715,1,2023-11-10 03:17:37+00:00,[],None
108,https://github.com/Radioheading/RISC-V-CPU.git,2023-10-10 15:46:17+00:00,a toy implementation of a RISC-V-CPU written in Verilog,0,Radioheading/RISC-V-CPU,703103790,Verilog,RISC-V-CPU,9884,1,2024-01-19 07:20:59+00:00,[],None
109,https://github.com/tendo14/asynchronousDigitalNeuralCircuits.git,2023-10-16 05:04:02+00:00,attempt for making neurons and synapse for making a SNN in verilog using asynchronous digital logic,0,tendo14/asynchronousDigitalNeuralCircuits,705479928,Verilog,asynchronousDigitalNeuralCircuits,9,1,2023-12-25 13:43:07+00:00,[],None
110,https://github.com/madhuraswani/Cordic.git,2023-10-18 09:11:34+00:00,,0,madhuraswani/Cordic,706600837,Verilog,Cordic,3985,1,2023-10-21 15:32:52+00:00,[],None
111,https://github.com/psuggate/axi-ddr3-lite.git,2023-10-12 02:37:19+00:00,"AXI DDR3 SDRAM Memory Controller for Xilinx GoWin Altera Intel Lattice FPGAs, written in Verilog.",0,psuggate/axi-ddr3-lite,703834185,Verilog,axi-ddr3-lite,321,1,2024-03-24 12:31:51+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/rrrhodeQian/NoC_CMP.git,2023-10-17 22:14:05+00:00,EE577B Project,0,rrrhodeQian/NoC_CMP,706405609,Verilog,NoC_CMP,1490,1,2023-11-26 00:10:08+00:00,[],None
113,https://github.com/Artityagi123456789/Synchronous_FIFO_Project.git,2023-10-09 07:49:24+00:00,,0,Artityagi123456789/Synchronous_FIFO_Project,702375477,Verilog,Synchronous_FIFO_Project,516,1,2023-10-09 07:50:36+00:00,[],None
114,https://github.com/tusharshenoy/RTL-Day-26-Dual-Port-Synchronous-RAM.git,2023-10-15 17:31:13+00:00,,0,tusharshenoy/RTL-Day-26-Dual-Port-Synchronous-RAM,705320572,Verilog,RTL-Day-26-Dual-Port-Synchronous-RAM,3,1,2023-10-24 09:27:21+00:00,[],None
115,https://github.com/tusharshenoy/RTL-Day-18-Comparator-Behavioral-I.git,2023-10-07 16:25:20+00:00,,0,tusharshenoy/RTL-Day-18-Comparator-Behavioral-I,701813442,Verilog,RTL-Day-18-Comparator-Behavioral-I,6,1,2023-10-24 09:27:47+00:00,[],None
116,https://github.com/AlexGershman/silicon-riscv-processor.git,2023-10-08 03:17:44+00:00,This repository will be dedicated to creating a RISC-V processor for an FPGA by writing Verilog.,0,AlexGershman/silicon-riscv-processor,701945751,Verilog,silicon-riscv-processor,2,1,2023-10-08 03:57:51+00:00,[],None
117,https://github.com/Sai-talluri-55/100-days-of-rtl.git,2023-10-16 16:51:21+00:00,,0,Sai-talluri-55/100-days-of-rtl,705769453,Verilog,100-days-of-rtl,3525,1,2023-12-26 10:15:53+00:00,[],None
118,https://github.com/IIITB-ARUL/RISC_V-LASER_SECURITY_ALARM_SYSTEM.git,2023-10-05 03:46:30+00:00,,0,IIITB-ARUL/RISC_V-LASER_SECURITY_ALARM_SYSTEM,700666212,Verilog,RISC_V-LASER_SECURITY_ALARM_SYSTEM,320,1,2023-12-17 10:04:51+00:00,[],None
119,https://github.com/soha-kd/MIPS-Pipelined-Processor.git,2023-10-20 22:34:15+00:00,,0,soha-kd/MIPS-Pipelined-Processor,707887514,Verilog,MIPS-Pipelined-Processor,320,1,2024-03-10 21:49:36+00:00,[],None
120,https://github.com/yapjiajun23/Radix4.git,2023-10-09 05:58:41+00:00,,0,yapjiajun23/Radix4,702335556,Verilog,Radix4,168062,1,2023-11-01 08:06:18+00:00,[],https://api.github.com/licenses/apache-2.0
121,https://github.com/soha-kd/MIPS-Single-Cycle-Processor.git,2023-10-20 22:28:28+00:00,,0,soha-kd/MIPS-Single-Cycle-Processor,707886351,Verilog,MIPS-Single-Cycle-Processor,4,1,2024-03-10 21:49:36+00:00,[],None
122,https://github.com/josf0/learn-verilog.git,2023-10-08 13:15:17+00:00,Repo for all the verilog basics code and tb,0,josf0/learn-verilog,702088816,Verilog,learn-verilog,237,0,2023-10-08 14:48:32+00:00,[],None
123,https://github.com/Abhilash313/vending_machine.git,2023-10-05 13:13:25+00:00,,0,Abhilash313/vending_machine,700872626,Verilog,vending_machine,0,0,2023-10-05 13:18:34+00:00,[],None
124,https://github.com/ahmedrohaila/Caravel_user_project.git,2023-10-05 14:50:32+00:00,this is an example caravel project ,0,ahmedrohaila/Caravel_user_project,700919705,Verilog,Caravel_user_project,11922,0,2023-10-16 12:45:25+00:00,[],https://api.github.com/licenses/apache-2.0
125,https://github.com/tharindurathnayaka/Snheha_Assignment_3.git,2023-10-09 12:43:40+00:00,,0,tharindurathnayaka/Snheha_Assignment_3,702500613,Verilog,Snheha_Assignment_3,8485,0,2023-10-09 12:45:01+00:00,[],None
126,https://github.com/sckrtge/digital_logic.git,2023-10-09 00:26:17+00:00,数字逻辑实验课作业,0,sckrtge/digital_logic,702259708,Verilog,digital_logic,27980,0,2023-10-09 07:31:02+00:00,[],None
127,https://github.com/ALEENA-KT/trfafic-light-controller.git,2023-10-16 13:26:11+00:00,,0,ALEENA-KT/trfafic-light-controller,705672995,Verilog,trfafic-light-controller,5,0,2023-10-16 13:28:14+00:00,[],None
128,https://github.com/SaicharanRitwik39/IEEE-FloatingPointUnit.git,2023-10-13 05:32:03+00:00,,0,SaicharanRitwik39/IEEE-FloatingPointUnit,704364398,Verilog,IEEE-FloatingPointUnit,11,0,2023-10-28 10:55:29+00:00,[],None
129,https://github.com/amrmagdi777/32-bit-single-cycle-RISC-V.git,2023-10-11 19:22:04+00:00,,0,amrmagdi777/32-bit-single-cycle-RISC-V,703720423,Verilog,32-bit-single-cycle-RISC-V,80,0,2023-10-11 19:40:04+00:00,[],None
130,https://github.com/LQjing51/Computer-Organization-and-Design-Lab.git,2023-10-19 09:07:24+00:00,,0,LQjing51/Computer-Organization-and-Design-Lab,707120766,Verilog,Computer-Organization-and-Design-Lab,7234,0,2023-10-19 09:26:14+00:00,[],None
131,https://github.com/Benisonpin/I2C.git,2023-10-13 21:47:19+00:00,,0,Benisonpin/I2C,704706135,Verilog,I2C,77519,0,2023-10-13 21:48:09+00:00,[],https://api.github.com/licenses/apache-2.0
132,https://github.com/vjkr/SiliconCompilerEFY.git,2023-10-20 09:23:34+00:00,,0,vjkr/SiliconCompilerEFY,707613518,Verilog,SiliconCompilerEFY,2,0,2023-10-20 09:29:37+00:00,[],None
133,https://github.com/tahaakour/JoSDC_files.git,2023-10-19 19:15:43+00:00,,0,tahaakour/JoSDC_files,707378571,Verilog,JoSDC_files,1,0,2023-10-19 19:17:01+00:00,[],None
134,https://github.com/OmarBadr108/UART_TX.git,2023-10-03 04:29:54+00:00,UART_TX top and sub modules with synthesis and formality scripts,0,OmarBadr108/UART_TX,699656920,Verilog,UART_TX,9,0,2023-10-03 04:45:29+00:00,[],None
135,https://github.com/Sup3Legacy/rv-trng-tt05.git,2023-10-03 13:10:38+00:00,,0,Sup3Legacy/rv-trng-tt05,699847124,Verilog,rv-trng-tt05,14,0,2023-10-03 13:16:27+00:00,[],https://api.github.com/licenses/apache-2.0
136,https://github.com/ChipDev/Experiment19.git,2023-10-10 06:28:58+00:00,1J Mealy,0,ChipDev/Experiment19,702852937,Verilog,Experiment19,11,0,2023-10-10 06:32:21+00:00,[],None
137,https://github.com/zh-young/UoE-4.git,2023-10-10 15:51:01+00:00,FPGA realizes microprocessor-based car control,0,zh-young/UoE-4,703106213,Verilog,UoE-4,62,0,2023-10-10 16:16:36+00:00,[],None
138,https://github.com/Josue-Marin/SNTRUP757.git,2023-10-10 23:54:58+00:00,"NTRU Prime implementation with parameters: p=757, q=3251, t=116 ",0,Josue-Marin/SNTRUP757,703272617,Verilog,SNTRUP757,83,0,2023-10-11 00:10:45+00:00,[],None
139,https://github.com/MostafaEssamAbdelhameed/I2C.git,2023-10-05 16:19:52+00:00,,0,MostafaEssamAbdelhameed/I2C,700959813,Verilog,I2C,3782,0,2023-10-05 18:26:00+00:00,[],None
140,https://github.com/SDRakshith7/Image_Processing_VerilogHDL_Mini_Project.git,2023-10-08 18:30:26+00:00,Showcases the different types of operations which can be performed with the help of Image processing techniques using a FPGA Board.,0,SDRakshith7/Image_Processing_VerilogHDL_Mini_Project,702184498,Verilog,Image_Processing_VerilogHDL_Mini_Project,6,0,2023-10-08 19:06:59+00:00,[],None
141,https://github.com/anlit75/tt05-4bits-ALU.git,2023-10-06 09:28:07+00:00,This 4-bit ALU (Arithmetic Logic Unit) is a digital computation unit capable of executing 16 different operations.,0,anlit75/tt05-4bits-ALU,701266325,Verilog,tt05-4bits-ALU,71,0,2023-10-06 09:31:17+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/omkarkavi/hdlbits-solution.git,2023-10-05 19:33:14+00:00,,0,omkarkavi/hdlbits-solution,701038449,Verilog,hdlbits-solution,1,0,2023-10-05 19:43:32+00:00,[],None
143,https://github.com/HarineeRathod/32bit-ALU.git,2023-10-06 18:29:52+00:00,,0,HarineeRathod/32bit-ALU,701484948,Verilog,32bit-ALU,2,0,2023-10-07 03:25:09+00:00,[],None
144,https://github.com/GuilhermePianetti/Encoder-Iverilog.git,2023-10-11 18:22:22+00:00,Este repositório é sobre um módulo de codificação de um binário de 4 bits e seu testebench juntamente com seus arquivos de visualização em modo de ondas,0,GuilhermePianetti/Encoder-Iverilog,703698144,Verilog,Encoder-Iverilog,6,0,2023-10-11 18:23:07+00:00,[],https://api.github.com/licenses/apache-2.0
145,https://github.com/T-Maharshi-Sanand-Yadav/h_spice.git,2023-10-04 16:47:35+00:00,,0,T-Maharshi-Sanand-Yadav/h_spice,700468455,Verilog,h_spice,6,0,2023-10-04 16:50:08+00:00,[],None
146,https://github.com/leonrinkel/rainbow.git,2023-10-03 19:55:02+00:00,,0,leonrinkel/rainbow,700025515,Verilog,rainbow,6,0,2023-10-03 19:55:58+00:00,[],None
147,https://github.com/msuadOf/asic-utils.git,2023-10-03 18:50:36+00:00,verilog-utils,0,msuadOf/asic-utils,700001214,Verilog,asic-utils,15,0,2023-10-14 12:46:06+00:00,[],None
148,https://github.com/hussin-mohamed/VGA.git,2023-10-03 14:50:22+00:00,world's worst video card,0,hussin-mohamed/VGA,699895112,Verilog,VGA,19,0,2023-10-03 14:56:02+00:00,[],None
149,https://github.com/lancego2023/test_caravel_project.git,2023-10-03 19:32:17+00:00,,0,lancego2023/test_caravel_project,700017239,Verilog,test_caravel_project,11922,0,2023-10-03 19:33:31+00:00,[],https://api.github.com/licenses/apache-2.0
150,https://github.com/emma16163/SOC_LAB3.git,2023-10-17 16:28:19+00:00,SOC_LAB3,0,emma16163/SOC_LAB3,706280820,Verilog,SOC_LAB3,1467,0,2023-11-09 06:04:40+00:00,[],None
151,https://github.com/woni1213/KAERI-ESS.git,2023-10-18 02:42:06+00:00,Emittance Scanner System,0,woni1213/KAERI-ESS,706470270,Verilog,KAERI-ESS,1132,0,2023-10-18 02:42:13+00:00,[],None
152,https://github.com/0BAB1/8BitsCpu.git,2023-10-18 12:24:08+00:00,"For personal use, Made with digital",0,0BAB1/8BitsCpu,706679520,Verilog,8BitsCpu,2,0,2023-10-18 12:26:25+00:00,[],None
153,https://github.com/Vekim33/Digital-Integrated-Circuits.git,2023-10-16 11:22:27+00:00,Exercises in Verilog,0,Vekim33/Digital-Integrated-Circuits,705619952,Verilog,Digital-Integrated-Circuits,2563,0,2023-10-16 12:50:42+00:00,[],None
154,https://github.com/DineshVenkatG/float_comp.git,2023-10-18 15:40:32+00:00,,0,DineshVenkatG/float_comp,706776959,Verilog,float_comp,15,0,2023-10-19 19:02:48+00:00,[],None
155,https://github.com/MihailoCode/tt05_Verilog_Test.git,2023-10-18 14:30:51+00:00,Test of Verilog Design,0,MihailoCode/tt05_Verilog_Test,706743147,Verilog,tt05_Verilog_Test,15,0,2023-10-18 14:30:57+00:00,[],https://api.github.com/licenses/apache-2.0
156,https://github.com/lq132069/FPGA-implementation-for-CNN.git,2023-10-19 11:24:13+00:00,"FPGA, CNN, mnist",0,lq132069/FPGA-implementation-for-CNN,707176586,Verilog,FPGA-implementation-for-CNN,28,0,2023-10-19 11:29:15+00:00,[],None
157,https://github.com/ZheChen-Bill/SoC_Design_Lab3.git,2023-10-19 16:35:36+00:00,,0,ZheChen-Bill/SoC_Design_Lab3,707314633,Verilog,SoC_Design_Lab3,877,0,2023-10-19 17:06:58+00:00,[],None
158,https://github.com/junyan-tang/Processor.git,2023-10-13 00:13:51+00:00,mini project of building processor from scratch,0,junyan-tang/Processor,704284326,Verilog,Processor,10510,0,2023-11-21 02:50:51+00:00,[],None
159,https://github.com/EECS-151/fpga_projects_fa23.git,2023-10-16 04:28:53+00:00,,0,EECS-151/fpga_projects_fa23,705471316,Verilog,fpga_projects_fa23,90,0,2023-10-19 03:16:53+00:00,[],None
160,https://github.com/nabrandman/465project.git,2023-10-19 15:46:39+00:00,,0,nabrandman/465project,707293779,Verilog,465project,59,0,2023-10-19 17:42:21+00:00,[],None
161,https://github.com/AbdelRahmanAtef1911/DigitalICDesign.git,2023-10-17 14:16:44+00:00,Projects I learned about Digital IC Design,0,AbdelRahmanAtef1911/DigitalICDesign,706214591,Verilog,DigitalICDesign,5460,0,2023-10-17 14:39:09+00:00,[],None
162,https://github.com/aamodbk/RISCV_magnetic_intruder_detector.git,2023-10-05 13:53:21+00:00,A simple intruder alert system allows monitoring of multiple points of entry with alarms triggered due to magnetic reed switches.,0,aamodbk/RISCV_magnetic_intruder_detector,700891766,Verilog,RISCV_magnetic_intruder_detector,3858,0,2023-12-11 13:11:14+00:00,[],None
163,https://github.com/vicharak-in/8_bit_multiplier.git,2023-10-20 11:03:41+00:00,,0,vicharak-in/8_bit_multiplier,707650030,Verilog,8_bit_multiplier,15113,0,2023-11-22 13:10:37+00:00,[],None
164,https://github.com/ishancrat/Fast-Fourier-Transform.git,2023-10-09 14:37:35+00:00,8-point DIT Fast Fourier Transform implementation on DE-10 Lite Board using Verilog,0,ishancrat/Fast-Fourier-Transform,702556050,Verilog,Fast-Fourier-Transform,151,0,2024-02-08 15:40:45+00:00,[],None
165,https://github.com/Omaghrabi26/System.git,2023-10-05 20:40:59+00:00,RTL to GDS Implementation of Low Power Configurable Multi Clock Digital System ,0,Omaghrabi26/System,701060876,Verilog,System,139,0,2023-12-22 00:47:33+00:00,[],None
166,https://github.com/ccccy666/RISCV-CPU.git,2023-10-07 14:49:14+00:00,,0,ccccy666/RISCV-CPU,701784652,Verilog,RISCV-CPU,8905,0,2024-01-10 16:13:47+00:00,[],None
167,https://github.com/312510017Erison88/Digital_Integrated_circuit_course.git,2023-10-03 15:02:02+00:00,黃柏蒼DIC homework use in HSpice,0,312510017Erison88/Digital_Integrated_circuit_course,699900989,Verilog,Digital_Integrated_circuit_course,6306,0,2024-03-28 13:38:00+00:00,[],None
168,https://github.com/bogimaneeshkumar/mips-implementation.git,2023-10-20 14:17:24+00:00,,0,bogimaneeshkumar/mips-implementation,707725664,Verilog,mips-implementation,381,0,2023-10-20 14:26:22+00:00,[],None
169,https://github.com/lsy0163/CSE3016.git,2023-10-12 05:33:42+00:00,,0,lsy0163/CSE3016,703882198,Verilog,CSE3016,156,0,2023-10-12 05:36:41+00:00,[],None
170,https://github.com/henrylin46/caravel_empty.git,2023-10-12 02:18:58+00:00,,0,henrylin46/caravel_empty,703828888,Verilog,caravel_empty,11922,0,2023-10-12 02:20:11+00:00,[],https://api.github.com/licenses/apache-2.0
171,https://github.com/gazishahi/efab-test.git,2023-10-12 19:20:56+00:00,Test Repo for Efabless Caravel Project,0,gazishahi/efab-test,704212294,Verilog,efab-test,11922,0,2023-10-12 19:22:10+00:00,[],https://api.github.com/licenses/apache-2.0
172,https://github.com/parisaeliasi/KoalaHW.git,2023-10-06 13:26:45+00:00,,0,parisaeliasi/KoalaHW,701358951,Verilog,KoalaHW,15,0,2023-10-06 14:05:14+00:00,[],None
173,https://github.com/Ramshankar315/basic-verilog-code.git,2023-10-06 12:33:01+00:00,,0,Ramshankar315/basic-verilog-code,701336587,Verilog,basic-verilog-code,3,0,2023-10-06 13:12:32+00:00,[],None
174,https://github.com/JZ-Ping/Cash_Register.git,2023-10-09 05:51:09+00:00,,0,JZ-Ping/Cash_Register,702333366,Verilog,Cash_Register,4,0,2023-10-09 05:51:31+00:00,[],None
175,https://github.com/AmitBarman99/16x2_LCD-using_FPGA.git,2023-10-09 17:23:21+00:00,"""HELLO AMIT BARMAN"" on 16x2 LCD display using Spartan 6 FPGA board",0,AmitBarman99/16x2_LCD-using_FPGA,702631095,Verilog,16x2_LCD-using_FPGA,9,0,2023-10-16 14:39:44+00:00,[],None
176,https://github.com/sanjugouda/MIPS-Single-cycle.git,2023-10-05 13:33:49+00:00,,0,sanjugouda/MIPS-Single-cycle,700882109,Verilog,MIPS-Single-cycle,10,0,2023-10-05 13:39:21+00:00,[],None
177,https://github.com/YaoTengqi/Systolic_Array.git,2023-10-18 12:57:02+00:00,,0,YaoTengqi/Systolic_Array,706696116,Verilog,Systolic_Array,22,0,2023-10-18 12:59:25+00:00,[],None
178,https://github.com/Heisenberg-kd/A5-1-Cipher-Algorithm.git,2023-10-19 16:29:48+00:00,,0,Heisenberg-kd/A5-1-Cipher-Algorithm,707312090,Verilog,A5-1-Cipher-Algorithm,7180,0,2023-10-22 10:53:50+00:00,[],None
179,https://github.com/ConnorNoddin/ECE473.git,2023-10-19 14:20:25+00:00,ECE473 Labs/Project,0,ConnorNoddin/ECE473,707253394,Verilog,ECE473,316760,0,2023-10-19 14:23:06+00:00,[],None
180,https://github.com/caillou100/SOC_lab3.git,2023-10-19 15:17:24+00:00,,0,caillou100/SOC_lab3,707280517,Verilog,SOC_lab3,339,0,2023-10-19 15:19:13+00:00,[],None
181,https://github.com/ryanhou28/eecs598-010-Team2.git,2023-10-16 21:23:53+00:00,,0,ryanhou28/eecs598-010-Team2,705872545,Verilog,eecs598-010-Team2,7541,0,2023-12-04 20:05:53+00:00,[],None
182,https://github.com/xxxuanruby/decoder.git,2023-10-08 11:54:22+00:00,,0,xxxuanruby/decoder,702066811,Verilog,decoder,11922,0,2023-10-08 11:55:34+00:00,[],https://api.github.com/licenses/apache-2.0
183,https://github.com/mohamedEbrahimElsayed/Shift.git,2023-10-05 14:17:50+00:00,,0,mohamedEbrahimElsayed/Shift,700903957,Verilog,Shift,1,0,2023-10-05 14:18:36+00:00,[],None
184,https://github.com/sugarspicenshit/matrix_multiplier_v1.git,2023-10-16 14:07:50+00:00,A hardware implementation of a 16-bit matrix multiplier that multiplies a 4x4 matrix with a 4x1 matrix in 4 clock cycles.,0,sugarspicenshit/matrix_multiplier_v1,705693079,Verilog,matrix_multiplier_v1,5,0,2023-10-16 14:17:47+00:00,[],None
185,https://github.com/Sudhakiranece/helloworld.git,2023-10-16 07:51:21+00:00,hello,0,Sudhakiranece/helloworld,705535264,Verilog,helloworld,26,0,2023-10-16 12:15:41+00:00,[],None
186,https://github.com/KatCe/hdlConvertor_issue_185.git,2023-10-17 15:59:32+00:00,,0,KatCe/hdlConvertor_issue_185,706266957,Verilog,hdlConvertor_issue_185,126,0,2023-10-17 16:01:50+00:00,[],None
187,https://github.com/HauTranMinh/helloworld_bashshell.git,2023-10-17 11:18:05+00:00,,0,HauTranMinh/helloworld_bashshell,706133844,Verilog,helloworld_bashshell,2,0,2023-10-17 11:46:12+00:00,[],None
188,https://github.com/ookkai/4-bit-full-adder.git,2023-10-03 05:33:19+00:00,,0,ookkai/4-bit-full-adder,699673763,Verilog,4-bit-full-adder,4,0,2023-10-03 05:59:17+00:00,[],None
189,https://github.com/ricardocutzh/caravel_user_project.git,2023-10-04 23:26:37+00:00,caravel_user_project test,0,ricardocutzh/caravel_user_project,700605953,Verilog,caravel_user_project,221593,0,2023-10-04 23:34:17+00:00,[],https://api.github.com/licenses/apache-2.0
190,https://github.com/rtfb/vtisa-cpu.git,2023-10-15 11:37:02+00:00,,0,rtfb/vtisa-cpu,705214815,Verilog,vtisa-cpu,19,0,2023-10-15 11:37:07+00:00,[],https://api.github.com/licenses/apache-2.0
191,https://github.com/kbashus/Bashus_ECE128_Lab6.git,2023-10-14 20:10:11+00:00,,0,kbashus/Bashus_ECE128_Lab6,705021792,Verilog,Bashus_ECE128_Lab6,8,0,2023-10-15 21:32:06+00:00,[],None
192,https://github.com/sugarspicenshit/matrix_multiplier_v2.git,2023-10-14 17:14:49+00:00,A fast hardware implementation of a 16-bit matrix multiplier that multiplies 4x4 and 4x1 matrices.,0,sugarspicenshit/matrix_multiplier_v2,704976580,Verilog,matrix_multiplier_v2,1,0,2023-10-14 17:17:56+00:00,[],None
193,https://github.com/cp024s/Verilog-programs.git,2023-10-15 11:05:59+00:00,,0,cp024s/Verilog-programs,705206823,Verilog,Verilog-programs,37,0,2023-10-15 11:19:51+00:00,[],None
194,https://github.com/Sometk233/somi.git,2023-10-03 07:39:17+00:00,,0,Sometk233/somi,699716212,Verilog,somi,18,0,2023-10-03 07:39:56+00:00,[],None
195,https://github.com/charline0404/Digital-IC-Design.git,2023-10-04 07:09:58+00:00,,0,charline0404/Digital-IC-Design,700216689,Verilog,Digital-IC-Design,369,0,2023-10-10 04:53:23+00:00,[],None
196,https://github.com/franco-viotti/ArqComp-TP2.git,2023-10-09 23:28:44+00:00,,0,franco-viotti/ArqComp-TP2,702742013,Verilog,ArqComp-TP2,500,0,2023-10-10 00:18:59+00:00,[],None
197,https://github.com/pocper/112_SOC_Lab.git,2023-10-09 12:36:17+00:00,,0,pocper/112_SOC_Lab,702497341,Verilog,112_SOC_Lab,17768,0,2023-10-09 15:04:13+00:00,[],None
198,https://github.com/alaex777/CircuitDesignLanguages.git,2023-10-15 11:15:03+00:00,Verilog and Logisim CMC Masters tasks,0,alaex777/CircuitDesignLanguages,705209140,Verilog,CircuitDesignLanguages,105,0,2023-11-12 08:45:53+00:00,[],None
199,https://github.com/Sunshine-Lemon/Digital_Design.git,2023-10-19 01:11:02+00:00,,0,Sunshine-Lemon/Digital_Design,706973488,Verilog,Digital_Design,236,0,2023-11-04 12:33:06+00:00,[],None
200,https://github.com/Bissas/TFE4152-Project-Multiply-Accumulate.git,2023-10-13 13:50:03+00:00,,0,Bissas/TFE4152-Project-Multiply-Accumulate,704548790,Verilog,TFE4152-Project-Multiply-Accumulate,25774,0,2024-02-13 11:53:51+00:00,[],None
201,https://github.com/Jia040223/UCAS-CALab.git,2023-10-10 11:21:28+00:00,design a cpu in CALab,0,Jia040223/UCAS-CALab,702979714,Verilog,UCAS-CALab,60718,0,2024-01-16 07:47:34+00:00,[],None
202,https://github.com/KishorKumar0/Verilog-Projects.git,2023-10-04 17:31:45+00:00,,0,KishorKumar0/Verilog-Projects,700488601,Verilog,Verilog-Projects,363,0,2023-10-04 17:43:48+00:00,[],None
203,https://github.com/FW1212/EE-NTHU-SOCDesign-Lab.git,2023-10-09 02:16:57+00:00,NTHU EE390000 實作專題：系統晶片設計,0,FW1212/EE-NTHU-SOCDesign-Lab,702281967,Verilog,EE-NTHU-SOCDesign-Lab,1892,0,2024-01-08 07:06:52+00:00,[],None
204,https://github.com/geotle77/UCAS-CALab-2023.git,2023-10-10 11:17:54+00:00,,0,geotle77/UCAS-CALab-2023,702978292,Verilog,UCAS-CALab-2023,25544,0,2024-02-27 10:06:41+00:00,[],None
205,https://github.com/baharvand79/Computer_Architecture_Lab_Course.git,2023-10-16 10:38:52+00:00,,0,baharvand79/Computer_Architecture_Lab_Course,705603116,Verilog,Computer_Architecture_Lab_Course,3011,0,2024-03-06 17:11:38+00:00,[],None
206,https://github.com/Pavan-Kendaganna-Swamy/3StagePipeline.git,2023-10-03 23:47:33+00:00,This Repo is to demonstrate RTL to GDSII design implementation,0,Pavan-Kendaganna-Swamy/3StagePipeline,700094170,Verilog,3StagePipeline,1559,0,2023-10-18 23:09:49+00:00,"['physicaldesign', 'rtl-gds']",None
207,https://github.com/LuigiSalvatore/Microondas-SD.git,2023-10-06 11:44:12+00:00,Trabalho de Sistemas Digitais - Microondas e timer,0,LuigiSalvatore/Microondas-SD,701317714,Verilog,Microondas-SD,842,0,2023-10-11 11:33:47+00:00,[],None
208,https://github.com/sanjugouda/MIPS-PIPELINED.git,2023-10-05 13:41:52+00:00,,0,sanjugouda/MIPS-PIPELINED,700886033,Verilog,MIPS-PIPELINED,16,0,2023-10-05 13:45:41+00:00,[],None
209,https://github.com/yuwenwenwen/2006-IC-Design-Contest.git,2023-10-03 07:31:22+00:00,Right-angled triangle Rendering Engine,0,yuwenwenwen/2006-IC-Design-Contest,699713499,Verilog,2006-IC-Design-Contest,215,0,2023-10-03 07:33:06+00:00,[],None
210,https://github.com/sahasam/daedaelus-engine.git,2023-10-06 16:20:40+00:00,FPGA-FPGA demo of the Daedaelus protocol.,0,sahasam/daedaelus-engine,701437318,Verilog,daedaelus-engine,1355,0,2023-10-08 21:13:05+00:00,[],None
211,https://github.com/sprsr/Abramis.git,2023-10-07 04:52:47+00:00,,0,sprsr/Abramis,701622411,Verilog,Abramis,177,0,2023-10-07 04:57:28+00:00,[],None
212,https://github.com/snevindsouza/0_to_9999_BCD_Counter_Verilog.git,2023-10-08 00:46:54+00:00,A BCD counter that counts from 0 to 9999 is created and is verified on the multiplexed 7-segment display on the Spartan 6 FPGA.,0,snevindsouza/0_to_9999_BCD_Counter_Verilog,701919319,Verilog,0_to_9999_BCD_Counter_Verilog,557,0,2023-10-21 11:22:32+00:00,"['fpga', 'verilog', 'vhdl']",https://api.github.com/licenses/mit
213,https://github.com/indigolxy/RISC-V-CPU-2023.git,2023-10-07 00:48:37+00:00,,0,indigolxy/RISC-V-CPU-2023,701576554,Verilog,RISC-V-CPU-2023,8067,0,2023-10-07 00:55:19+00:00,[],None
214,https://github.com/manav4code/Bluespec-SystemVerilog.git,2023-10-15 21:29:51+00:00,Hardware Descriptions written in Bluespec System Verilog,0,manav4code/Bluespec-SystemVerilog,705384775,Verilog,Bluespec-SystemVerilog,29,0,2023-11-01 17:22:02+00:00,[],None
215,https://github.com/ab39826/Chirp-Waveform-Generator.git,2023-10-16 19:41:38+00:00,Verilog Implementation of a chirp waveform for audio applications,0,ab39826/Chirp-Waveform-Generator,705839624,Verilog,Chirp-Waveform-Generator,2,0,2023-10-16 19:43:19+00:00,[],None
216,https://github.com/dimitrisAlexo/Transmitter_Receiver_Hardware_Design.git,2023-10-16 20:37:02+00:00,Implementation of a Transmitter-Receiver System in Verilog using UART protocol and display on a 7-segment Four LED Display,0,dimitrisAlexo/Transmitter_Receiver_Hardware_Design,705858363,Verilog,Transmitter_Receiver_Hardware_Design,1280,0,2023-10-16 20:40:34+00:00,[],https://api.github.com/licenses/mit
217,https://github.com/caroljne/Simple-Processor.git,2023-10-17 07:06:00+00:00,,0,caroljne/Simple-Processor,706029658,Verilog,Simple-Processor,3,0,2023-10-17 07:07:35+00:00,[],None
218,https://github.com/john-1109/soc_lab3.git,2023-10-18 21:02:10+00:00,,0,john-1109/soc_lab3,706903523,Verilog,soc_lab3,955,0,2023-10-18 21:02:51+00:00,[],None
219,https://github.com/huankai0731/soc_lab3.git,2023-10-18 07:10:02+00:00,,0,huankai0731/soc_lab3,706550931,Verilog,soc_lab3,3246,0,2023-10-18 07:16:00+00:00,[],https://api.github.com/licenses/mit
220,https://github.com/Shashanksharma280201/pes_async_dff.git,2023-10-18 18:25:08+00:00,,0,Shashanksharma280201/pes_async_dff,706847870,Verilog,pes_async_dff,8249,0,2023-10-18 19:07:46+00:00,[],None
221,https://github.com/Vinodkumar8318/PES_4-Bit-RCA.git,2023-10-18 10:57:26+00:00,,0,Vinodkumar8318/PES_4-Bit-RCA,706644006,Verilog,PES_4-Bit-RCA,33,0,2023-10-18 11:44:51+00:00,[],None
222,https://github.com/r11921075/SoC-Lab3.git,2023-10-18 11:52:08+00:00,SoC Lab3 Verilog FIR Filter,0,r11921075/SoC-Lab3,706665949,Verilog,SoC-Lab3,1725,0,2023-10-18 12:06:25+00:00,[],None
223,https://github.com/ChutsE/Proyectos_FPGA.git,2023-10-20 00:01:30+00:00,"Scripts of hardware design on Verilog, design of different projects among them are the design of calculator, digital watch, compiled from Quartus.",0,ChutsE/Proyectos_FPGA,707453882,Verilog,Proyectos_FPGA,6899,0,2023-10-20 00:07:57+00:00,[],None
224,https://github.com/Phxix911/PGEE11117.git,2023-10-11 14:58:40+00:00,The course aims to produce students who are capable of developing hardware-software digital systems from high level functional specifications and prototyping them on to FPGA hardware using a standard hardware description language and software programming language,0,Phxix911/PGEE11117,703607329,Verilog,PGEE11117,1085,0,2023-10-11 15:42:32+00:00,[],None
225,https://github.com/puzihao2018/NM6008_M5.git,2023-10-10 03:44:37+00:00,,0,puzihao2018/NM6008_M5,702803957,Verilog,NM6008_M5,2,0,2023-10-10 03:51:46+00:00,[],None
226,https://github.com/cascade-artifacts-designs/cascade-picorv32-p5.git,2023-10-10 13:02:01+00:00,,0,cascade-artifacts-designs/cascade-picorv32-p5,703024408,Verilog,cascade-picorv32-p5,235,0,2023-10-10 13:02:14+00:00,[],https://api.github.com/licenses/isc
227,https://github.com/ShashidharReddy01/parallel_in_serial_out_converter.git,2023-10-10 11:36:52+00:00,,0,ShashidharReddy01/parallel_in_serial_out_converter,702986008,Verilog,parallel_in_serial_out_converter,42,0,2023-10-10 12:23:28+00:00,[],None
228,https://github.com/velv01/syn.git,2023-10-12 01:39:00+00:00,Synopsys EDA Tools related scripts and files,0,velv01/syn,703818632,Verilog,syn,28,0,2023-10-18 07:49:22+00:00,[],https://api.github.com/licenses/gpl-3.0
229,https://github.com/ellen-wood/caravel_user_project.git,2023-10-14 08:39:57+00:00,,0,ellen-wood/caravel_user_project,704836830,Verilog,caravel_user_project,31058,0,2023-10-14 08:41:08+00:00,[],https://api.github.com/licenses/apache-2.0
230,https://github.com/nishit0072e/Enc_Dec_Xor.git,2023-10-11 17:19:41+00:00,"8:3 Encoder is used as input and  3:8 decoder is used as output, to verify that the input and output data are same a Xor gate is implemented, it will return 1 if any mismatch in the input and output data and will 0 if all the bits of input and output match.",0,nishit0072e/Enc_Dec_Xor,703672463,Verilog,Enc_Dec_Xor,11,0,2023-10-11 17:20:34+00:00,[],None
231,https://github.com/chandramohan2003/Owner-avatar-RISC-V-RV32I-Single-Cycle-Processor-Implementation.git,2023-10-13 18:47:20+00:00,,0,chandramohan2003/Owner-avatar-RISC-V-RV32I-Single-Cycle-Processor-Implementation,704658137,Verilog,Owner-avatar-RISC-V-RV32I-Single-Cycle-Processor-Implementation,8,0,2023-10-13 18:48:35+00:00,[],None
232,https://github.com/nehaambarte/verilog_challenge.git,2023-10-04 11:18:37+00:00,,0,nehaambarte/verilog_challenge,700317514,Verilog,verilog_challenge,20,0,2023-10-04 11:24:55+00:00,[],None
233,https://github.com/CharlesJ9752/UCAS_CALAB.git,2023-10-10 09:18:01+00:00,,0,CharlesJ9752/UCAS_CALAB,702927447,Verilog,UCAS_CALAB,711,0,2023-10-10 09:28:00+00:00,[],None
234,https://github.com/Artityagi123456789/Asynchronous_FIFO_Project.git,2023-10-10 16:44:15+00:00,,0,Artityagi123456789/Asynchronous_FIFO_Project,703129495,Verilog,Asynchronous_FIFO_Project,204,0,2023-10-10 16:46:41+00:00,[],None
235,https://github.com/JZ-Ping/Calculator.git,2023-10-09 05:54:24+00:00,,0,JZ-Ping/Calculator,702334298,Verilog,Calculator,2,0,2023-10-09 05:54:40+00:00,[],None
236,https://github.com/Akj1812/alarmclock.git,2023-10-11 05:08:59+00:00,,0,Akj1812/alarmclock,703356836,Verilog,alarmclock,16,0,2023-10-11 05:14:21+00:00,[],None
237,https://github.com/Darshanskatagihallimath/IRP.git,2023-10-20 11:48:21+00:00,IRP_UART,0,Darshanskatagihallimath/IRP,707665556,Verilog,IRP,144,0,2023-10-26 12:56:19+00:00,[],None
238,https://github.com/sanjanaharish18/Pes_8_bit_bcd.git,2023-10-20 15:19:32+00:00,,0,sanjanaharish18/Pes_8_bit_bcd,707751834,Verilog,Pes_8_bit_bcd,5318,0,2023-11-06 01:44:20+00:00,[],None
239,https://github.com/felipx/arq-comp-tp2.git,2023-10-20 00:53:06+00:00,TP 2 arquitectura de computadoras,0,felipx/arq-comp-tp2,707464977,Verilog,arq-comp-tp2,92,0,2023-10-20 00:55:06+00:00,[],https://api.github.com/licenses/mit
240,https://github.com/itsramazain/SIMICONDUCTOR_DESIGN.git,2023-10-06 13:56:00+00:00,,0,itsramazain/SIMICONDUCTOR_DESIGN,701371845,Verilog,SIMICONDUCTOR_DESIGN,43,0,2023-10-28 15:57:30+00:00,[],None
241,https://github.com/Lasya-G/RISCV---AutomaticStreetLight.git,2023-10-05 03:01:19+00:00,,0,Lasya-G/RISCV---AutomaticStreetLight,700655448,Verilog,RISCV---AutomaticStreetLight,304,0,2023-10-27 11:42:15+00:00,[],None
242,https://github.com/dillibabuporlapothula/RISCV-Motion_Detection_Alarm_System.git,2023-10-04 14:12:32+00:00,,0,dillibabuporlapothula/RISCV-Motion_Detection_Alarm_System,700394874,Verilog,RISCV-Motion_Detection_Alarm_System,372,0,2023-11-02 08:49:25+00:00,[],None
243,https://github.com/NiteshVLSI/Anti-theft_Compartment.git,2023-10-05 19:05:15+00:00,,0,NiteshVLSI/Anti-theft_Compartment,701028314,Verilog,Anti-theft_Compartment,485,0,2023-11-02 12:49:35+00:00,[],None
244,https://github.com/jbagali/research.git,2023-10-04 18:31:42+00:00,,0,jbagali/research,700516181,Verilog,research,85067,0,2023-12-06 18:43:05+00:00,[],None
245,https://github.com/iCHy13e/CMPEN331.git,2023-10-04 01:14:25+00:00,Labs from CMPEN 331,0,iCHy13e/CMPEN331,700115505,Verilog,CMPEN331,48,0,2023-11-28 18:04:52+00:00,[],None
246,https://github.com/zhonghuo/Hardware-Design-and-Lab.git,2023-10-05 08:25:44+00:00,,1,zhonghuo/Hardware-Design-and-Lab,700755005,Verilog,Hardware-Design-and-Lab,3112,0,2023-10-05 08:27:38+00:00,[],None
247,https://github.com/VargVain/RISC-V-CPU.git,2023-10-08 07:23:11+00:00,a toy RISC-V CPU written in Verilog,0,VargVain/RISC-V-CPU,701994565,Verilog,RISC-V-CPU,8689,0,2023-10-25 16:08:45+00:00,[],None
248,https://github.com/yingchaotw/HDLBits_training.git,2023-10-04 05:57:27+00:00,training verilog,0,yingchaotw/HDLBits_training,700190984,Verilog,HDLBits_training,2,0,2023-10-05 15:03:53+00:00,[],None
249,https://github.com/doreado/isa2324-labs.git,2023-10-10 16:09:03+00:00,Laboratory exercises from Integrated Systems Architecture course.,0,doreado/isa2324-labs,703114254,Verilog,isa2324-labs,70233,0,2023-10-30 16:54:00+00:00,[],None
250,https://github.com/hackerrabbit/Verilog-tutorial.git,2023-10-18 13:13:32+00:00,,0,hackerrabbit/Verilog-tutorial,706704464,Verilog,Verilog-tutorial,30,0,2023-10-18 15:01:23+00:00,[],None
251,https://github.com/BobbbbbZ/Memory-Scheduling-and-Decryption.git,2023-10-15 01:28:03+00:00,,0,BobbbbbZ/Memory-Scheduling-and-Decryption,705088374,Verilog,Memory-Scheduling-and-Decryption,4648,0,2023-10-15 01:33:17+00:00,[],None
252,https://github.com/sspku-mzj/Verilog_Module.git,2023-10-04 05:11:00+00:00,,0,sspku-mzj/Verilog_Module,700176859,Verilog,Verilog_Module,38,0,2023-10-04 08:10:34+00:00,[],https://api.github.com/licenses/apache-2.0
253,https://github.com/AashiSrivastava/Project_7_AdderSubtractor.git,2023-10-12 09:28:38+00:00,This project demonstrates the Verilog code for designing Adder-Subtractor by using XOR gate in 4-bit Parallel Adder and Control line.,0,AashiSrivastava/Project_7_AdderSubtractor,703973272,Verilog,Project_7_AdderSubtractor,413,0,2023-10-12 09:29:03+00:00,[],None
254,https://github.com/SteveYaoLin/AHB_module.git,2023-10-12 07:20:45+00:00,,0,SteveYaoLin/AHB_module,703920062,Verilog,AHB_module,11,0,2023-10-12 07:20:53+00:00,[],None
255,https://github.com/ChichenZhang/CPU_BYO.git,2023-10-12 09:39:04+00:00,,0,ChichenZhang/CPU_BYO,703977497,Verilog,CPU_BYO,8,0,2023-10-12 09:40:05+00:00,[],None
256,https://github.com/A-Kyp/CN2.git,2023-10-20 12:57:05+00:00,Laboratoare CN2 UPB  2022-2023,0,A-Kyp/CN2,707692174,Verilog,CN2,145,0,2023-10-20 15:52:12+00:00,[],None
257,https://github.com/roboticvedant/CenterAlignedPWM-Verilog.git,2023-10-20 20:55:10+00:00,"Verilog code for a Center-Aligned PWM (CAPWM) module, crucial in power electronics for minimizing switching noise and harmonic distortion, reducing electromagnetic interference (EMI) and improving efficiency. Includes Verilog main module, testbench, and simulation results. Ideal for low-noise, high-efficiency PWM applications.",0,roboticvedant/CenterAlignedPWM-Verilog,707865377,Verilog,CenterAlignedPWM-Verilog,4626,0,2023-10-20 21:09:48+00:00,[],None
258,https://github.com/phguimaraes15/Gerador_PWM.git,2023-10-19 00:55:08+00:00,Projeto realizado para a disciplina de Circuitos Digitais,0,phguimaraes15/Gerador_PWM,706969751,Verilog,Gerador_PWM,2,0,2023-10-19 01:01:09+00:00,[],None
259,https://github.com/pgimenes/distributed-mase.git,2023-10-11 14:59:12+00:00,,0,pgimenes/distributed-mase,703607590,Verilog,distributed-mase,103,0,2023-10-11 15:06:13+00:00,[],None
260,https://github.com/nitko12/tt05-propagation-test.git,2023-10-17 10:53:13+00:00,,0,nitko12/tt05-propagation-test,706123487,Verilog,tt05-propagation-test,12,0,2023-10-17 10:53:18+00:00,[],https://api.github.com/licenses/apache-2.0
261,https://github.com/TadrosMaged/Digital-Design-RISC-V-Single-Cycle-Processor.git,2023-10-16 20:54:24+00:00,Implementation of Single Cycle RV-32I Processor with verilog,0,TadrosMaged/Digital-Design-RISC-V-Single-Cycle-Processor,705863846,Verilog,Digital-Design-RISC-V-Single-Cycle-Processor,1053,0,2023-10-16 21:00:01+00:00,[],None
262,https://github.com/keenl/caravel_keen.git,2023-10-17 09:10:41+00:00,,0,keenl/caravel_keen,706080125,Verilog,caravel_keen,11924,0,2023-10-17 09:12:01+00:00,[],https://api.github.com/licenses/apache-2.0
263,https://github.com/ArianaStanescu/Booth-Final.git,2023-10-17 13:18:30+00:00,,0,ArianaStanescu/Booth-Final,706186361,Verilog,Booth-Final,396,0,2023-10-17 15:27:57+00:00,[],None
264,https://github.com/Khishore-KM/Verilog-RTL-designs.git,2023-10-11 16:55:34+00:00,,0,Khishore-KM/Verilog-RTL-designs,703662006,Verilog,Verilog-RTL-designs,1,0,2023-10-12 17:24:34+00:00,[],None
265,https://github.com/PantherrIc/Verilog.git,2023-10-14 19:04:16+00:00,Verilog 2023,0,PantherrIc/Verilog,705006484,Verilog,Verilog,16,0,2023-10-14 19:07:03+00:00,[],None
266,https://github.com/chomchom69420/eyrc-tasks.git,2023-10-16 06:04:38+00:00,,0,chomchom69420/eyrc-tasks,705496508,Verilog,eyrc-tasks,20244,0,2023-10-16 06:09:06+00:00,[],None
267,https://github.com/SaiNageshyr/FIFO-First-in-First-out-.git,2023-10-12 15:44:12+00:00,,0,SaiNageshyr/FIFO-First-in-First-out-,704130689,Verilog,FIFO-First-in-First-out-,3,0,2023-10-12 15:46:23+00:00,[],None
268,https://github.com/Tan1shqC/CPU-Design-Using-Verilog.git,2023-10-04 03:25:38+00:00,A verilog implementation of CPU with vivardo,0,Tan1shqC/CPU-Design-Using-Verilog,700148525,Verilog,CPU-Design-Using-Verilog,151,0,2023-10-04 03:25:59+00:00,[],None
269,https://github.com/felloryz/verilog_mod3_counter.git,2023-10-05 18:19:33+00:00,,0,felloryz/verilog_mod3_counter,701011233,Verilog,verilog_mod3_counter,835,0,2023-10-05 18:39:26+00:00,[],None
270,https://github.com/mohasnik/MIPS-Multicycle.git,2023-10-08 19:49:49+00:00,The Multi-cycle verilog description of MIPS processor,0,mohasnik/MIPS-Multicycle,702205936,Verilog,MIPS-Multicycle,294,0,2023-10-08 19:55:31+00:00,[],https://api.github.com/licenses/mit
271,https://github.com/Khaled-taher/RISCV_with_Cache.git,2023-10-07 20:54:50+00:00,,0,Khaled-taher/RISCV_with_Cache,701881727,Verilog,RISCV_with_Cache,2502,0,2023-10-07 21:23:30+00:00,[],None
272,https://github.com/kha1-ed/RISC-V.git,2023-10-08 03:48:43+00:00,Z Digital IC Team 2026,0,kha1-ed/RISC-V,701951455,Verilog,RISC-V,53,0,2023-10-08 03:54:49+00:00,[],None
273,https://github.com/aaron1105/sig_2_jun.git,2023-10-08 05:39:07+00:00,Automate the traffic signal junctions to reduce congestion during rush hours and to work normally during non-rush hours.,0,aaron1105/sig_2_jun,701971013,Verilog,sig_2_jun,8,0,2023-10-08 05:42:09+00:00,[],None
274,https://github.com/Rohan-b02/100_Days_of_RTL.git,2023-10-07 18:10:53+00:00,"Greetings, fellow VLSI enthusiasts! I'm Rohan Boge, and my current primary focus is on RTL Design using Verilog HDL. I'm deeply engaged in the fascinating realm of VLSI. I rely on Xilinx ISE for simulating RTL codes as I strive towards achieving my 100-day goal of mastering RTL design.",0,Rohan-b02/100_Days_of_RTL,701843213,Verilog,100_Days_of_RTL,232,0,2023-10-07 18:11:47+00:00,[],None
275,https://github.com/v-deep/UART-protocol.git,2023-10-06 19:01:20+00:00,,0,v-deep/UART-protocol,701495460,Verilog,UART-protocol,8,0,2023-10-10 22:00:50+00:00,[],None
276,https://github.com/mohamedelfeki2482000/Risc-V.git,2023-10-09 21:42:51+00:00,,0,mohamedelfeki2482000/Risc-V,702718012,Verilog,Risc-V,63,0,2023-10-09 21:43:43+00:00,[],None
277,https://github.com/goodkidali/BCD-DecoderFPGA.git,2023-10-03 18:16:06+00:00,"Using the DE10-Lite FPGA board, created a BCD decoder using a 7-segment display with Verilog.",0,goodkidali/BCD-DecoderFPGA,699987341,Verilog,BCD-DecoderFPGA,2761,0,2023-10-03 18:58:36+00:00,[],None
278,https://github.com/huangyuhong1/vscode.git,2023-10-03 18:30:43+00:00,,0,huangyuhong1/vscode,699993449,Verilog,vscode,11,0,2023-10-03 18:36:57+00:00,[],None
279,https://github.com/mambahuang/IC_contest_2011.git,2023-10-03 23:53:29+00:00,,0,mambahuang/IC_contest_2011,700095384,Verilog,IC_contest_2011,521,0,2023-10-05 02:53:46+00:00,[],None
280,https://github.com/nagamukesh/Car-Parking-management-system-project.git,2023-10-19 13:17:11+00:00,,2,nagamukesh/Car-Parking-management-system-project,707223549,Verilog,Car-Parking-management-system-project,71450,0,2023-10-30 18:49:32+00:00,[],None
281,https://github.com/Shripriya-DK/Verilog_codes.git,2023-10-12 07:29:30+00:00,,0,Shripriya-DK/Verilog_codes,703923609,Verilog,Verilog_codes,8,0,2023-11-22 13:07:22+00:00,[],None
282,https://github.com/llorenzana/EC551-Temple-Run.git,2023-10-12 20:05:51+00:00,Temple Run Project for EC551,0,llorenzana/EC551-Temple-Run,704226543,Verilog,EC551-Temple-Run,17051,0,2023-11-10 01:09:25+00:00,[],None
283,https://github.com/QArchy/Arbitrary-Waveform-Generator.git,2023-10-11 14:47:53+00:00,,0,QArchy/Arbitrary-Waveform-Generator,703602235,Verilog,Arbitrary-Waveform-Generator,45852,0,2023-10-29 07:33:16+00:00,[],None
284,https://github.com/WiktorLidwin/FP-Doom.git,2023-10-16 19:14:50+00:00,EC551,0,WiktorLidwin/FP-Doom,705829604,Verilog,FP-Doom,1391,0,2023-12-19 18:42:51+00:00,[],None
285,https://github.com/smarthehe412/CPU.git,2023-10-10 13:28:43+00:00,,0,smarthehe412/CPU,703037082,Verilog,CPU,617,0,2024-01-06 18:18:43+00:00,[],None
286,https://github.com/Fircube/RISCV-CPU-2023.git,2023-10-08 13:41:07+00:00,,0,Fircube/RISCV-CPU-2023,702096713,Verilog,RISCV-CPU-2023,7932,0,2023-10-22 09:33:28+00:00,[],None
287,https://github.com/arunnats/cliqueFinderVerilog.git,2023-10-18 14:18:42+00:00,Verilog code to implement algorithms to find the number of cliques in a given graph taken as a 2d array as input and k as the number of vertices,0,arunnats/cliqueFinderVerilog,706736987,Verilog,cliqueFinderVerilog,91738,0,2023-10-20 14:44:03+00:00,[],None
288,https://github.com/eclipsevl/tt_um_audio_cd_decoder.git,2023-10-06 16:43:24+00:00,,0,eclipsevl/tt_um_audio_cd_decoder,701446244,Verilog,tt_um_audio_cd_decoder,9905,0,2023-10-22 12:14:18+00:00,[],https://api.github.com/licenses/apache-2.0
289,https://github.com/francielekreff/picorv32-sha256-firmware.git,2023-10-17 18:23:51+00:00,PicoRV32 SHA-256 Firmware,0,francielekreff/picorv32-sha256-firmware,706328689,Verilog,picorv32-sha256-firmware,48,0,2023-11-13 04:42:57+00:00,[],None
290,https://github.com/bane1604/VLSI-repo.git,2023-10-11 15:19:04+00:00,Repo for my VLSI course.,0,bane1604/VLSI-repo,703617731,Verilog,VLSI-repo,4,0,2023-11-15 00:44:35+00:00,[],None
291,https://github.com/devadigapratham/ddco-proj.git,2023-10-17 16:15:54+00:00,,0,devadigapratham/ddco-proj,706274677,Verilog,ddco-proj,3,0,2023-11-16 08:39:18+00:00,[],None
292,https://github.com/mohamedEbrahimElsayed/FIFO-Memory.git,2023-10-05 14:07:21+00:00,,0,mohamedEbrahimElsayed/FIFO-Memory,700898759,Verilog,FIFO-Memory,0,0,2023-10-05 14:08:43+00:00,[],None
293,https://github.com/omkarkavi/fir-filter-fpga.git,2023-10-05 18:52:34+00:00,,0,omkarkavi/fir-filter-fpga,701023798,Verilog,fir-filter-fpga,135410,0,2023-10-05 18:58:24+00:00,[],None
294,https://github.com/SharfEnjoyer/first-experience-cpld.git,2023-10-06 00:03:27+00:00,First experience CPLD Xilinx. System that connects temperature sensors with microcontrolller  by CPLD.,0,SharfEnjoyer/first-experience-cpld,701109873,Verilog,first-experience-cpld,3564,0,2023-10-07 07:15:53+00:00,[],None
295,https://github.com/AashiSrivastava/Project_2_BasicGatesFromNAND.git,2023-10-08 06:25:29+00:00,"With the help of hardware description language, Verilog, I've designed basic gates from universal gate NAND using module instantiation.",0,AashiSrivastava/Project_2_BasicGatesFromNAND,701981163,Verilog,Project_2_BasicGatesFromNAND,1550,0,2023-10-08 06:26:27+00:00,[],None
296,https://github.com/mohamed3ssal/Single_Cycle_RISC_V.git,2023-10-06 05:38:32+00:00,,0,mohamed3ssal/Single_Cycle_RISC_V,701185789,Verilog,Single_Cycle_RISC_V,6,0,2023-10-06 05:44:36+00:00,[],None
297,https://github.com/kanuar/FFVDD-Project.git,2023-10-18 03:25:32+00:00,,0,kanuar/FFVDD-Project,706482097,Verilog,FFVDD-Project,1155,0,2023-10-27 04:47:30+00:00,[],None
298,https://github.com/pjb325/ECE-128-Lab-6.git,2023-10-10 20:42:34+00:00,,0,pjb325/ECE-128-Lab-6,703223915,Verilog,ECE-128-Lab-6,6,0,2023-10-10 20:43:29+00:00,[],None
299,https://github.com/YunliYin/OFDM_Assignment.git,2023-10-07 07:12:56+00:00,,0,YunliYin/OFDM_Assignment,701654997,Verilog,OFDM_Assignment,262,0,2023-10-07 07:18:50+00:00,[],None
300,https://github.com/zhengxiongli08/HDLBits-MySolutions.git,2023-10-07 13:56:46+00:00,,0,zhengxiongli08/HDLBits-MySolutions,701768612,Verilog,HDLBits-MySolutions,3,0,2023-10-07 14:33:14+00:00,[],None
301,https://github.com/mei-jian/GitFirstTry.git,2023-10-08 03:07:11+00:00,this is my first github try ,0,mei-jian/GitFirstTry,701943770,Verilog,GitFirstTry,15,0,2023-10-09 09:08:14+00:00,[],None
302,https://github.com/SunYujun0725/Job_assignment.git,2023-10-14 13:33:45+00:00,,0,SunYujun0725/Job_assignment,704911137,Verilog,Job_assignment,1187,0,2023-10-14 13:40:50+00:00,[],None
303,https://github.com/lild4d4/caravel_user_project_mux.git,2023-10-12 03:38:51+00:00,,0,lild4d4/caravel_user_project_mux,703852162,Verilog,caravel_user_project_mux,97,0,2023-10-12 03:40:27+00:00,[],https://api.github.com/licenses/apache-2.0
304,https://github.com/kha1-ed/Single_Cycle_MIPS.git,2023-10-05 12:14:55+00:00,,0,kha1-ed/Single_Cycle_MIPS,700846143,Verilog,Single_Cycle_MIPS,1869,0,2023-10-05 12:17:40+00:00,[],None
305,https://github.com/sunshine-0203/Computer-Architecture-Labs.git,2023-10-10 16:32:59+00:00,This is a course project of Computer Architecture 2023Spring in USTC,0,sunshine-0203/Computer-Architecture-Labs,703124856,Verilog,Computer-Architecture-Labs,43947,0,2023-10-22 01:57:03+00:00,[],None
306,https://github.com/Mariela1051/DISPLAY.git,2023-10-20 21:11:57+00:00,,0,Mariela1051/DISPLAY,707869765,Verilog,DISPLAY,12,0,2023-10-20 21:12:02+00:00,[],https://api.github.com/licenses/apache-2.0
307,https://github.com/cascade-artifacts-designs/cascade-chipyard.git,2023-10-10 12:00:12+00:00,,0,cascade-artifacts-designs/cascade-chipyard,702996024,Verilog,cascade-chipyard,3482,0,2023-10-10 13:05:25+00:00,[],https://api.github.com/licenses/bsd-3-clause
308,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-42.git,2023-10-09 16:11:01+00:00,ARTHEMETIC LOGIC UNIT,0,rajitha0119/100-DAYS-OF-RTL-DAY-42,702600121,Verilog,100-DAYS-OF-RTL-DAY-42,244,0,2023-10-09 16:12:15+00:00,[],None
309,https://github.com/TINGxTING/Soc-desgin-Lab3.git,2023-10-19 08:10:38+00:00,,0,TINGxTING/Soc-desgin-Lab3,707097851,Verilog,Soc-desgin-Lab3,4128,0,2023-10-19 08:14:07+00:00,[],None
310,https://github.com/Alanqq9930/soc_lab3.git,2023-10-19 08:17:03+00:00,,0,Alanqq9930/soc_lab3,707100343,Verilog,soc_lab3,2517,0,2023-10-19 08:26:18+00:00,[],None
311,https://github.com/Swapnil-Dubey25/Verilog_day_to_day.git,2023-10-18 17:34:03+00:00,,0,Swapnil-Dubey25/Verilog_day_to_day,706826454,Verilog,Verilog_day_to_day,7,0,2023-10-18 18:24:41+00:00,[],None
312,https://github.com/alexlu0414/2023Fall-NTU-SoC-Design-Laboratory.git,2023-10-19 02:23:32+00:00,"Here is the class materials and assignments provided by professor and r11942159 Alex Lu. If there is any question, please feel free to contact.",0,alexlu0414/2023Fall-NTU-SoC-Design-Laboratory,706991798,Verilog,2023Fall-NTU-SoC-Design-Laboratory,1434,0,2023-10-19 13:21:11+00:00,[],None
313,https://github.com/NCBayaras/CECS361_IanCharlesJeremy.git,2023-10-20 02:05:40+00:00,,0,NCBayaras/CECS361_IanCharlesJeremy,707481769,Verilog,CECS361_IanCharlesJeremy,3,0,2023-10-20 02:15:34+00:00,[],None
314,https://github.com/Wendy5755/fir_lab3.git,2023-10-19 14:44:32+00:00,soc lab3,0,Wendy5755/fir_lab3,707264854,Verilog,fir_lab3,524,0,2023-10-19 14:53:02+00:00,[],None
315,https://github.com/PHANTOM-2004/Digital_Circuit.git,2023-10-07 03:10:54+00:00,backup for DC experiments,0,PHANTOM-2004/Digital_Circuit,701602640,Verilog,Digital_Circuit,67,0,2023-10-07 03:11:36+00:00,[],None
316,https://github.com/KatCe/pyverilog_issue_125.git,2023-10-15 18:40:17+00:00,,0,KatCe/pyverilog_issue_125,705341356,Verilog,pyverilog_issue_125,15,0,2023-10-15 18:43:56+00:00,[],None
317,https://github.com/HrdCodr/fsm_hebbi1.git,2023-10-15 12:34:56+00:00,,0,HrdCodr/fsm_hebbi1,705230027,Verilog,fsm_hebbi1,21,0,2023-10-15 12:35:02+00:00,[],https://api.github.com/licenses/apache-2.0
318,https://github.com/HatsuneMiku3939/wb_ssram_if.git,2023-10-18 05:37:32+00:00,,0,HatsuneMiku3939/wb_ssram_if,706518149,Verilog,wb_ssram_if,19,0,2023-10-18 05:37:58+00:00,[],None
319,https://github.com/Rakhi1408/Door_lock_System.git,2023-10-17 18:03:58+00:00,,0,Rakhi1408/Door_lock_System,706320785,Verilog,Door_lock_System,5,0,2023-10-17 18:13:36+00:00,[],None
320,https://github.com/kevin861222/SOC_lab3.git,2023-10-14 05:43:05+00:00,,0,kevin861222/SOC_lab3,704795124,Verilog,SOC_lab3,2713,0,2023-10-14 05:45:42+00:00,[],https://api.github.com/licenses/mit
321,https://github.com/CaptainFaisal/CSE460-Lab.git,2023-10-14 06:25:42+00:00,,0,CaptainFaisal/CSE460-Lab,704804848,Verilog,CSE460-Lab,0,0,2023-10-14 06:37:15+00:00,[],None
322,https://github.com/shirishavissom/PNR-of-an-analog-IP-2-1-analog-multiplexer.git,2023-10-13 05:03:19+00:00, Place and Route of 2:1 Analog Multiplexer ,0,shirishavissom/PNR-of-an-analog-IP-2-1-analog-multiplexer,704356243,Verilog,PNR-of-an-analog-IP-2-1-analog-multiplexer,3634,0,2023-10-13 05:05:33+00:00,[],None
323,https://github.com/Kulsoomgit/RV32I_Microprocessor.git,2023-10-13 10:59:56+00:00,This repository contains the implementation of Single Cycle Processor RV32I based on RISC-V architecture implement on verilog,0,Kulsoomgit/RV32I_Microprocessor,704483061,Verilog,RV32I_Microprocessor,45,0,2023-10-13 11:24:08+00:00,[],None
324,https://github.com/mattvenn/tt-frequency-counter.git,2023-10-15 09:10:55+00:00,,0,mattvenn/tt-frequency-counter,705177876,Verilog,tt-frequency-counter,1065,0,2023-10-15 09:28:43+00:00,[],https://api.github.com/licenses/apache-2.0
325,https://github.com/yihsintsai1003/lab3.git,2023-10-13 05:36:53+00:00,,0,yihsintsai1003/lab3,704365838,Verilog,lab3,2995,0,2023-10-19 17:25:02+00:00,[],None
326,https://github.com/santhu5/training_completion_project.git,2023-10-17 10:38:33+00:00,Completed traffic light controller project using xilinx vivado tool in verilog code. Before doing this project i have learnt about the finite state machine which is used to detect the state of the machine so iam going to share both projects as part of my training completion project.,0,santhu5/training_completion_project,706117622,Verilog,training_completion_project,386,0,2023-10-17 10:41:52+00:00,[],None
327,https://github.com/Benjamin-Teng/I2C_for_VESA_DDC.git,2023-10-18 01:04:08+00:00,,0,Benjamin-Teng/I2C_for_VESA_DDC,706444617,Verilog,I2C_for_VESA_DDC,6,0,2023-10-18 01:11:12+00:00,[],https://api.github.com/licenses/mit
328,https://github.com/mohamed16hosam/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git,2023-10-17 15:05:33+00:00,,0,mohamed16hosam/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-,706240634,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-,2444,0,2023-10-17 15:07:32+00:00,[],None
329,https://github.com/ChienFeng-hub/Angrybird.git,2023-10-03 12:09:09+00:00,,0,ChienFeng-hub/Angrybird,699820553,Verilog,Angrybird,8184,0,2023-10-07 14:14:30+00:00,[],None
330,https://github.com/uae-1208/FPGA_codes.git,2023-10-11 03:17:29+00:00,examples for Altera FPGA study,0,uae-1208/FPGA_codes,703324298,Verilog,FPGA_codes,80573,0,2023-11-24 15:36:37+00:00,[],None
331,https://github.com/rvem/itmo-comp-arch-2023.git,2023-10-05 15:56:22+00:00,,2,rvem/itmo-comp-arch-2023,700949968,Verilog,itmo-comp-arch-2023,31,0,2023-11-04 12:03:37+00:00,[],None
332,https://github.com/Wankupi/RISCV32-Processor.git,2023-10-08 10:59:21+00:00,,0,Wankupi/RISCV32-Processor,702051044,Verilog,RISCV32-Processor,210,0,2023-10-22 13:40:49+00:00,[],None
333,https://github.com/antares67/ai_accelerator.git,2023-10-17 17:27:42+00:00,Tightly Coupled AI Hardware Accelerator - Fall 2023 Clinic Project,0,antares67/ai_accelerator,706306086,Verilog,ai_accelerator,110,0,2023-10-17 17:31:51+00:00,[],None
334,https://github.com/Kaminyou/NTU-CA.git,2023-10-03 10:23:36+00:00,,0,Kaminyou/NTU-CA,699779988,Verilog,NTU-CA,2019,0,2023-12-30 17:00:14+00:00,[],None
335,https://github.com/pchar4/Sample_Processor.git,2023-10-19 06:09:22+00:00,,0,pchar4/Sample_Processor,707051749,Verilog,Sample_Processor,123,0,2024-01-06 00:38:27+00:00,[],None
336,https://github.com/Arcadia-Y/RISC-V-CPU.git,2023-10-07 00:32:13+00:00,,0,Arcadia-Y/RISC-V-CPU,701573689,Verilog,RISC-V-CPU,7896,0,2023-10-07 00:45:13+00:00,[],None
337,https://github.com/JiteshNayak2004/Dadda_multiplier.git,2023-10-19 06:11:48+00:00,,0,JiteshNayak2004/Dadda_multiplier,707052674,Verilog,Dadda_multiplier,40,0,2024-01-18 14:07:41+00:00,[],None
338,https://github.com/muhammadtalhasami/RTL_Practice.git,2023-10-20 11:24:02+00:00,This repository contain basic verilog codes which include the implementation of DLD (digital logic desgin ) circuits.,0,muhammadtalhasami/RTL_Practice,707657042,Verilog,RTL_Practice,23,0,2024-03-26 18:07:12+00:00,"['muhammadtalhasami-github-', 'rtl', 'testbench', 'verilog', 'vhdl', '100daysofrtl', 'hardware-coding', 'verilog-practice']",None
339,https://github.com/Mfatihto/Asynchronous_fifo.git,2023-10-05 10:46:36+00:00,Async Fifo Design in Verilog/RTL,0,Mfatihto/Asynchronous_fifo,700812129,Verilog,Asynchronous_fifo,113,0,2024-04-05 12:01:28+00:00,[],None
340,https://github.com/Adityapatil11/32-Bit-Processor.git,2023-10-04 11:16:39+00:00,,0,Adityapatil11/32-Bit-Processor,700316745,Verilog,32-Bit-Processor,4,0,2023-10-04 11:18:45+00:00,[],None
341,https://github.com/cascade-artifacts-designs/cascade-picorv32.git,2023-10-10 13:08:17+00:00,,0,cascade-artifacts-designs/cascade-picorv32,703027222,Verilog,cascade-picorv32,235,0,2023-10-10 13:19:11+00:00,[],https://api.github.com/licenses/isc
342,https://github.com/snevindsouza/MOD_12_counter_Verilog.git,2023-10-09 12:02:15+00:00,MOD 12 counter counts up to 11 and repeats. Implemented in FPGA and outputs are displayed using multiplexed 7 segment display.,0,snevindsouza/MOD_12_counter_Verilog,702482948,Verilog,MOD_12_counter_Verilog,466,0,2023-10-21 11:27:21+00:00,"['fpga', 'verilog', 'vhdl']",https://api.github.com/licenses/mit
343,https://github.com/piyush01028/RiISC_V.git,2023-10-07 14:58:36+00:00,,0,piyush01028/RiISC_V,701787456,Verilog,RiISC_V,4,0,2023-10-18 17:12:50+00:00,[],None
344,https://github.com/yousungyeh/course-lab_3.git,2023-10-11 03:53:05+00:00,SOC course-lab_3,0,yousungyeh/course-lab_3,703333947,Verilog,course-lab_3,2785,0,2023-10-11 06:00:42+00:00,[],None
345,https://github.com/KhaledSarhan01/Single-Cycle-RISC-V-Project.git,2023-10-17 20:05:33+00:00,,1,KhaledSarhan01/Single-Cycle-RISC-V-Project,706367105,Verilog,Single-Cycle-RISC-V-Project,17445,0,2023-10-17 20:14:28+00:00,[],None
346,https://github.com/SimiaoHuang/practice.git,2023-10-18 08:46:13+00:00,little practices,0,SimiaoHuang/practice,706589566,Verilog,practice,22,0,2023-10-18 08:55:56+00:00,[],None
347,https://github.com/GitHub-lancel/uBlockTIScheme.git,2023-10-08 12:25:52+00:00,First-order TI scheme of uBlock,0,GitHub-lancel/uBlockTIScheme,702074985,Verilog,uBlockTIScheme,26,0,2023-10-08 12:51:01+00:00,[],None
348,https://github.com/AashiSrivastava/Project_4_FullFromHalf.git,2023-10-10 05:54:05+00:00,"With the help of hardware description language, Verilog, I've designed Full adder Using two Half Adder.",0,AashiSrivastava/Project_4_FullFromHalf,702840427,Verilog,Project_4_FullFromHalf,410,0,2023-10-10 05:54:30+00:00,[],None
349,https://github.com/AashiSrivastava/Project_3_HalfAndFullAdder.git,2023-10-10 05:33:32+00:00,"With the help of hardware description language, Verilog, I've designed Half and Full Adder in two ways: 1) Using continuous assignment 2) Using in-built module ",0,AashiSrivastava/Project_3_HalfAndFullAdder,702833771,Verilog,Project_3_HalfAndFullAdder,795,0,2023-10-10 05:34:34+00:00,[],None
350,https://github.com/AbhiprayIITP/EE599_PIPELINE.git,2023-10-13 05:34:53+00:00,Pipeline design for EE599,0,AbhiprayIITP/EE599_PIPELINE,704365193,Verilog,EE599_PIPELINE,9,0,2023-10-13 05:58:54+00:00,[],None
351,https://github.com/qqqquincy/Verilog-exercises.git,2023-10-17 09:50:06+00:00,,0,qqqquincy/Verilog-exercises,706097690,Verilog,Verilog-exercises,3,0,2023-10-17 09:56:56+00:00,[],None
352,https://github.com/mohamed16hosam/Verilog_Projects.git,2023-10-17 15:19:43+00:00,,0,mohamed16hosam/Verilog_Projects,706248252,Verilog,Verilog_Projects,1850,0,2023-10-17 15:25:25+00:00,[],None
353,https://github.com/mad03day/AGC.git,2023-10-17 06:49:44+00:00,,0,mad03day/AGC,706023531,Verilog,AGC,30754,0,2023-10-17 06:55:02+00:00,[],None
354,https://github.com/Daniela-Makowka/Single-Cycle-Processor-Project.git,2023-10-16 05:45:16+00:00,,0,Daniela-Makowka/Single-Cycle-Processor-Project,705490815,Verilog,Single-Cycle-Processor-Project,18823,0,2023-10-16 05:48:20+00:00,[],None
355,https://github.com/mavi62/Rain_Alert_System.git,2023-10-06 06:51:39+00:00,,0,mavi62/Rain_Alert_System,701209052,Verilog,Rain_Alert_System,416,0,2023-11-25 17:12:47+00:00,[],None
356,https://github.com/Fernando4242/CE4304-CompArch.git,2023-10-05 04:49:11+00:00,,0,Fernando4242/CE4304-CompArch,700681592,Verilog,CE4304-CompArch,21,0,2023-11-29 22:06:11+00:00,[],None
357,https://github.com/kryInit/nexys4-experiments.git,2023-10-12 11:57:11+00:00,,0,kryInit/nexys4-experiments,704032480,Verilog,nexys4-experiments,163,0,2023-12-04 01:22:05+00:00,[],None
358,https://github.com/AdityaBurugu/Logic_Design.git,2023-10-09 18:30:46+00:00,,0,AdityaBurugu/Logic_Design,702657490,Verilog,Logic_Design,31436,0,2023-10-09 18:40:33+00:00,[],None
359,https://github.com/NharikaVulchi/Smart_Bin.git,2023-10-04 04:57:21+00:00,,0,NharikaVulchi/Smart_Bin,700172886,Verilog,Smart_Bin,3670,0,2023-10-31 13:56:39+00:00,[],None
360,https://github.com/Pruthvi-Parate/RISCV_Project_IIITB.git,2023-10-03 09:15:32+00:00,,0,Pruthvi-Parate/RISCV_Project_IIITB,699753451,Verilog,RISCV_Project_IIITB,2547,0,2023-11-03 17:58:28+00:00,[],None
361,https://github.com/clorf6/RISC-V-CPU.git,2023-10-08 09:30:25+00:00,clorf's RISC-V CPU,0,clorf6/RISC-V-CPU,702026484,Verilog,RISC-V-CPU,8087,0,2023-11-24 12:03:52+00:00,[],None
362,https://github.com/koishi-x/RISC-V-CPU.git,2023-10-08 13:57:30+00:00,,0,koishi-x/RISC-V-CPU,702101742,Verilog,RISC-V-CPU,8412,0,2023-10-08 14:02:55+00:00,[],None
363,https://github.com/doora1202/Verilog-HDL.git,2023-10-03 06:38:00+00:00,Verilog-HDL,0,doora1202/Verilog-HDL,699693709,Verilog,Verilog-HDL,4,0,2024-01-09 11:42:24+00:00,[],None
364,https://github.com/FabulousMatin/ComputerArchitecture-Course.git,2023-10-05 14:34:52+00:00,"Implementation of some RISC-V instruction in 3 design modes; single cycle, multi-cycle and pipeline",0,FabulousMatin/ComputerArchitecture-Course,700912173,Verilog,ComputerArchitecture-Course,399,0,2024-02-24 11:29:17+00:00,[],None
365,https://github.com/YURONG29/SoC_LAB3.git,2023-10-19 14:40:24+00:00,,0,YURONG29/SoC_LAB3,707262975,Verilog,SoC_LAB3,232,0,2023-10-19 14:55:50+00:00,[],None
366,https://github.com/mauriya0202/pes_fmul.git,2023-10-20 10:47:03+00:00,,0,mauriya0202/pes_fmul,707644326,Verilog,pes_fmul,69,0,2023-10-20 10:47:47+00:00,[],None
367,https://github.com/Akarsh-Hegde/pes_full_subtractor.git,2023-10-20 14:52:48+00:00,,0,Akarsh-Hegde/pes_full_subtractor,707740953,Verilog,pes_full_subtractor,27,0,2023-10-21 08:19:16+00:00,[],None
368,https://github.com/kaveri307/SIPO.git,2023-10-20 18:37:10+00:00,This repository consists of the RTL design and related essentials of Serial In Parallel Out Shift Register written in Verilog.,0,kaveri307/SIPO,707824240,Verilog,SIPO,26,0,2023-10-20 18:39:58+00:00,[],None
369,https://github.com/FranciscaDB/PWM_MODULATOR.git,2023-10-20 15:09:44+00:00,Project Synopsys,0,FranciscaDB/PWM_MODULATOR,707748004,Verilog,PWM_MODULATOR,3891,0,2023-10-20 15:13:11+00:00,[],None
370,https://github.com/ncastaneda02/vortex.git,2023-10-06 20:19:22+00:00,,0,ncastaneda02/vortex,701519903,Verilog,vortex,317303,0,2023-10-06 20:23:51+00:00,[],https://api.github.com/licenses/bsd-3-clause
371,https://github.com/HenryJuan325/IC_CONTEST_2019Final_Image_Convolution.git,2023-10-06 04:29:08+00:00,,0,HenryJuan325/IC_CONTEST_2019Final_Image_Convolution,701167765,Verilog,IC_CONTEST_2019Final_Image_Convolution,3466,0,2023-10-06 04:30:29+00:00,[],None
372,https://github.com/demelcjohn/Verilog-programs.git,2023-10-07 09:57:28+00:00,,0,demelcjohn/Verilog-programs,701699017,Verilog,Verilog-programs,638,0,2023-10-07 09:58:29+00:00,[],None
373,https://github.com/wpi-ece574-f23/ex-finishing.git,2023-10-07 19:21:57+00:00,,0,wpi-ece574-f23/ex-finishing,701861444,Verilog,ex-finishing,4652,0,2023-10-09 13:32:08+00:00,[],None
374,https://github.com/Sagarparmar04/VERILOG.git,2023-10-04 18:06:23+00:00,RTL design and Testbench code using verilog language,0,Sagarparmar04/VERILOG,700505275,Verilog,VERILOG,547,0,2023-10-05 16:34:30+00:00,[],None
375,https://github.com/Sharanya9357/verilogshit.git,2023-10-06 07:40:34+00:00,just sample,0,Sharanya9357/verilogshit,701226816,Verilog,verilogshit,0,0,2023-10-06 08:14:27+00:00,[],None
376,https://github.com/KingsleyHng/Asynchronous-FIFO-with-8x8-bit-Register-Depth.git,2023-10-08 05:26:41+00:00,,0,KingsleyHng/Asynchronous-FIFO-with-8x8-bit-Register-Depth,701968658,Verilog,Asynchronous-FIFO-with-8x8-bit-Register-Depth,118,0,2023-10-08 05:44:06+00:00,[],None
377,https://github.com/AashiSrivastava/Project_5_4bitParallelAdder.git,2023-10-10 07:09:40+00:00,"With the help of hardware description language, Verilog, I've designed 4-bit Parallel Adder",0,AashiSrivastava/Project_5_4bitParallelAdder,702872014,Verilog,Project_5_4bitParallelAdder,402,0,2023-10-10 07:10:05+00:00,[],None
378,https://github.com/Sillonia/Sillonia.git,2023-10-09 00:59:55+00:00,Config files for my GitHub profile.,0,Sillonia/Sillonia,702265617,Verilog,Sillonia,42,0,2023-10-09 01:06:32+00:00,"['config', 'github-config']",None
379,https://github.com/Yamami1221/counter-in-verilog.git,2023-10-13 12:25:40+00:00,,0,Yamami1221/counter-in-verilog,704514916,Verilog,counter-in-verilog,48,0,2023-10-13 12:26:09+00:00,[],None
380,https://github.com/DopeBiscuit/RISC-VI-Processor-Verilog.git,2023-10-10 15:39:55+00:00,"This project includes my implementation of the RISC-V processor architecure using Verilog, it supports number of insturctions from various types like I-type, R-type, J-type, S-type, B-type",0,DopeBiscuit/RISC-VI-Processor-Verilog,703100708,Verilog,RISC-VI-Processor-Verilog,1577,0,2023-10-10 22:45:00+00:00,[],https://api.github.com/licenses/mit
381,https://github.com/ellen-wood/caravel_user_project_openlane_2.git,2023-10-10 10:14:04+00:00,,0,ellen-wood/caravel_user_project_openlane_2,702951934,Verilog,caravel_user_project_openlane_2,98906,0,2023-10-10 10:15:50+00:00,[],https://api.github.com/licenses/apache-2.0
382,https://github.com/mrdunker/IIITB_auto_room_lc.git,2023-10-03 04:25:10+00:00,Physical Design of Automated room lighting | RISC-V,0,mrdunker/IIITB_auto_room_lc,699655771,Verilog,IIITB_auto_room_lc,4476,0,2023-12-05 08:51:45+00:00,[],https://api.github.com/licenses/mit
383,https://github.com/KONETISUPRIYA/G11_VLSI.git,2023-10-16 16:07:13+00:00,,9,KONETISUPRIYA/G11_VLSI,705748899,Verilog,G11_VLSI,14431,0,2023-12-23 15:12:07+00:00,[],None
384,https://github.com/isa-gr9/iir_filter.git,2023-10-13 16:34:49+00:00,,0,isa-gr9/iir_filter,704613822,Verilog,iir_filter,3861,0,2023-11-12 19:21:11+00:00,[],None
385,https://github.com/quartz68/nju-dlco.git,2023-10-07 14:52:12+00:00,,0,quartz68/nju-dlco,701785524,Verilog,nju-dlco,19,0,2023-11-16 02:26:52+00:00,[],None
386,https://github.com/felloryz/verilog_axi_8bit_adder.git,2023-10-18 15:37:44+00:00,,0,felloryz/verilog_axi_8bit_adder,706775712,Verilog,verilog_axi_8bit_adder,321,0,2023-10-18 15:40:26+00:00,[],None
387,https://github.com/eyunku/basic-cpu.git,2023-10-13 00:35:55+00:00,,0,eyunku/basic-cpu,704290113,Verilog,basic-cpu,473,0,2023-10-15 01:31:23+00:00,[],None
388,https://github.com/Shant1R/Locker_authenticator_RISCV.git,2023-10-05 09:29:58+00:00,"Under this repo, we have done a step by step implementation to make a passcode based authentication system for lockers based in RISCV Architecture.",0,Shant1R/Locker_authenticator_RISCV,700781308,Verilog,Locker_authenticator_RISCV,497,0,2023-10-26 17:47:27+00:00,[],None
389,https://github.com/Rachana-Kaparthi/Sound-based-smart-switch.git,2023-10-12 13:12:49+00:00,,0,Rachana-Kaparthi/Sound-based-smart-switch,704063601,Verilog,Sound-based-smart-switch,11285,0,2023-10-26 18:32:58+00:00,[],None
390,https://github.com/akul-star/RISCV_SMART_TRAFFIC_LIGHT.git,2023-10-05 08:58:42+00:00,,0,akul-star/RISCV_SMART_TRAFFIC_LIGHT,700768017,Verilog,RISCV_SMART_TRAFFIC_LIGHT,86,0,2023-11-12 06:45:48+00:00,[],None
391,https://github.com/Rochan06/MIPS-16.git,2023-10-06 03:30:38+00:00,,0,Rochan06/MIPS-16,701154120,Verilog,MIPS-16,5,0,2024-01-10 12:51:35+00:00,[],None
392,https://github.com/alfadelta10010/AlphaProcessor.git,2023-10-08 16:35:26+00:00,RISC-V Processor made as a part of the VLSI Physical Design for ASICs course,0,alfadelta10010/AlphaProcessor,702149993,Verilog,AlphaProcessor,384437,0,2024-02-09 05:12:29+00:00,[],None
393,https://github.com/kapis20/AES1.git,2023-10-20 19:51:37+00:00,,0,kapis20/AES1,707847601,Verilog,AES1,1712,0,2024-02-06 22:58:25+00:00,[],None
394,https://github.com/pedrohfmacedo/mips_processor.git,2023-10-13 19:04:19+00:00,,0,pedrohfmacedo/mips_processor,704663254,Verilog,mips_processor,761,0,2023-10-13 19:15:55+00:00,[],None
395,https://github.com/DanielDu9453/SoC-lab3.git,2023-10-13 10:50:18+00:00,,0,DanielDu9453/SoC-lab3,704479793,Verilog,SoC-lab3,917,0,2023-10-20 06:40:56+00:00,[],None
396,https://github.com/jklovelove/SAR-ADC.git,2023-10-11 14:29:32+00:00,12 bits ADC for MPW,0,jklovelove/SAR-ADC,703593326,Verilog,SAR-ADC,11922,0,2023-10-11 14:30:47+00:00,[],https://api.github.com/licenses/apache-2.0
397,https://github.com/Archita0102/Processor-Pipelining.git,2023-10-08 03:40:33+00:00,,0,Archita0102/Processor-Pipelining,701949916,Verilog,Processor-Pipelining,142,0,2023-10-08 12:41:11+00:00,[],None
398,https://github.com/s095339/SOC_lab_fir.git,2023-10-08 17:29:32+00:00,SOC lab3,0,s095339/SOC_lab_fir,702166559,Verilog,SOC_lab_fir,3193,0,2023-10-30 07:08:06+00:00,[],None
399,https://github.com/lynn9106/NCKU_FightZombie.git,2023-10-08 04:55:26+00:00,,0,lynn9106/NCKU_FightZombie,701962848,Verilog,NCKU_FightZombie,6,0,2023-10-08 04:56:08+00:00,[],None
400,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-40.git,2023-10-04 10:17:59+00:00,SERIAL ADDER,0,rajitha0119/100-DAYS-OF-RTL-DAY-40,700293862,Verilog,100-DAYS-OF-RTL-DAY-40,108,0,2023-10-04 10:19:40+00:00,[],None
401,https://github.com/sameekshya1999/DE10-nano-7-segment-display.git,2023-10-04 15:55:37+00:00,Seven Segment and DE10 Nano,0,sameekshya1999/DE10-nano-7-segment-display,700444534,Verilog,DE10-nano-7-segment-display,29114,0,2023-10-04 16:00:25+00:00,[],None
402,https://github.com/zakirhussain890/verilog_examples.git,2023-10-06 02:00:22+00:00,,0,zakirhussain890/verilog_examples,701134236,Verilog,verilog_examples,2264,0,2023-10-06 06:34:59+00:00,[],None
403,https://github.com/Preethigrace-7/Digital_calender_using_verilog.git,2023-10-06 16:08:26+00:00,Verilog code for digital calender ,0,Preethigrace-7/Digital_calender_using_verilog,701432441,Verilog,Digital_calender_using_verilog,2,0,2023-10-06 16:11:51+00:00,[],None
404,https://github.com/Mariela1051/UABC_DISPLAY.git,2023-10-06 21:22:44+00:00,,0,Mariela1051/UABC_DISPLAY,701536743,Verilog,UABC_DISPLAY,24,0,2023-10-06 21:22:49+00:00,[],https://api.github.com/licenses/apache-2.0
405,https://github.com/Rimon06/LeonVGA.git,2023-10-10 03:29:21+00:00,,0,Rimon06/LeonVGA,702799493,Verilog,LeonVGA,26498,0,2023-10-10 04:02:16+00:00,[],None
406,https://github.com/Fermuto/I2CTransmitReceive.git,2023-10-03 21:09:55+00:00,I2C! I2C!,0,Fermuto/I2CTransmitReceive,700052514,Verilog,I2CTransmitReceive,44,0,2023-10-04 06:02:00+00:00,[],None
407,https://github.com/LeoYupi/ParcelLocker.git,2023-10-14 18:04:42+00:00,,0,LeoYupi/ParcelLocker,704991058,Verilog,ParcelLocker,34910,0,2023-10-14 18:22:13+00:00,[],None
408,https://github.com/Sudhakiranece/git--tuts.git,2023-10-17 06:28:18+00:00,,0,Sudhakiranece/git--tuts,706015711,Verilog,git--tuts,25,0,2023-10-17 07:16:28+00:00,[],None
409,https://github.com/NelsonSalvadorPinilla/PS_PWM-Synopsys-AC3E.git,2023-10-17 02:55:12+00:00,,0,NelsonSalvadorPinilla/PS_PWM-Synopsys-AC3E,705953297,Verilog,PS_PWM-Synopsys-AC3E,10,0,2023-10-17 02:57:43+00:00,[],None
410,https://github.com/YG2208/DDFPGA.git,2023-10-15 16:54:00+00:00,Hardware design using verilog,0,YG2208/DDFPGA,705309224,Verilog,DDFPGA,1,0,2023-10-15 17:03:45+00:00,[],None
411,https://github.com/saneeaman9/Pes_tlc.git,2023-10-18 16:24:23+00:00,Traffic light controller for a 4 way junction.,0,saneeaman9/Pes_tlc,706796590,Verilog,Pes_tlc,8210,0,2023-10-18 17:18:47+00:00,[],None
412,https://github.com/ramdev604/hf.git,2023-10-18 17:56:47+00:00,,0,ramdev604/hf,706835990,Verilog,hf,19,0,2023-10-30 11:40:13+00:00,[],None
413,https://github.com/ccapen/Verilog-SPI.git,2023-10-20 04:23:12+00:00,SPI Master using Verilog HDL,0,ccapen/Verilog-SPI,707515253,Verilog,Verilog-SPI,16,0,2023-10-20 13:52:05+00:00,[],https://api.github.com/licenses/gpl-3.0
414,https://github.com/hussin-mohamed/RISC-V.git,2023-10-15 21:24:34+00:00,,0,hussin-mohamed/RISC-V,705383614,Verilog,RISC-V,544,0,2023-10-15 21:27:18+00:00,[],None
415,https://github.com/fff1214/SOC-lab3.git,2023-10-19 15:41:08+00:00,,0,fff1214/SOC-lab3,707291270,Verilog,SOC-lab3,332,0,2023-10-19 16:10:20+00:00,[],None
416,https://github.com/kaveri307/SISO.git,2023-10-19 15:52:12+00:00,This repository consists of the RTL design and related essentials of Serial-In Serial-Out Shift Register written in Verilog.,0,kaveri307/SISO,707296285,Verilog,SISO,22,0,2023-10-19 15:55:58+00:00,[],None
417,https://github.com/Russ420/SoCLab3.git,2023-10-19 16:16:45+00:00,,0,Russ420/SoCLab3,707306585,Verilog,SoCLab3,1213,0,2023-10-19 16:46:09+00:00,[],None
418,https://github.com/ov5800/Hardware-Trojan.git,2023-10-19 23:09:24+00:00,"CMPE 361: Intro to Hardware Security Project 1, Detecting a Hardware Trojan using a Golden RTL and Golden Bitstream",0,ov5800/Hardware-Trojan,707443436,Verilog,Hardware-Trojan,4505,0,2023-11-09 17:15:18+00:00,[],None
419,https://github.com/its224/ece128-lab6.git,2023-10-10 20:04:44+00:00,,0,its224/ece128-lab6,703211181,Verilog,ece128-lab6,2,0,2023-10-10 20:07:00+00:00,[],None
420,https://github.com/SalmanAhmad-24/The-Processor.git,2023-10-09 12:42:28+00:00,"Verilog implementation of a processor with components like ALU, control unit, memory, and more, along with respective test benches.",0,SalmanAhmad-24/The-Processor,702500035,Verilog,The-Processor,68,0,2023-10-09 12:48:30+00:00,[],None
421,https://github.com/yangyh20/zucheng.git,2023-10-08 00:12:31+00:00,,0,yangyh20/zucheng,701914007,Verilog,zucheng,165,0,2023-10-08 00:12:49+00:00,[],None
422,https://github.com/v-deep/I2C-protocol.git,2023-10-06 19:00:36+00:00,,0,v-deep/I2C-protocol,701495243,Verilog,I2C-protocol,8,0,2023-10-13 14:14:18+00:00,[],None
423,https://github.com/indigolxy/ToyALU.git,2023-10-06 12:42:11+00:00,,0,indigolxy/ToyALU,701340212,Verilog,ToyALU,64,0,2023-10-06 12:42:59+00:00,[],https://api.github.com/licenses/apache-2.0
424,https://github.com/numarule/retro_console.git,2023-10-10 11:44:39+00:00,,0,numarule/retro_console,702989272,Verilog,retro_console,73,0,2023-10-10 11:57:37+00:00,[],None
425,https://github.com/vladandrei217/Microcontroller_Verilog_projects.git,2023-10-19 13:57:17+00:00,,0,vladandrei217/Microcontroller_Verilog_projects,707242183,Verilog,Microcontroller_Verilog_projects,96,0,2023-10-19 13:58:13+00:00,[],None
426,https://github.com/hengty/DAQ_prototype.git,2023-10-19 14:29:33+00:00,,0,hengty/DAQ_prototype,707257941,Verilog,DAQ_prototype,4645,0,2023-10-19 15:33:09+00:00,[],None
427,https://github.com/ZONG-RUI1216/SOC-Design-Lab3.git,2023-10-18 14:58:41+00:00,,0,ZONG-RUI1216/SOC-Design-Lab3,706756830,Verilog,SOC-Design-Lab3,1199,0,2023-10-18 15:21:22+00:00,[],None
428,https://github.com/David-Zaragoza/simple_counter.git,2023-10-17 08:29:06+00:00,First fpga project,0,David-Zaragoza/simple_counter,706062713,Verilog,simple_counter,4,0,2023-10-17 08:31:07+00:00,[],None
429,https://github.com/pruthvi0105/Computer-Organization-Arcitecture-Lab.git,2023-10-20 14:26:18+00:00,,0,pruthvi0105/Computer-Organization-Arcitecture-Lab,707729536,Verilog,Computer-Organization-Arcitecture-Lab,3187,0,2023-10-20 14:27:53+00:00,[],None
430,https://github.com/ExtraUnity/CPU_Erosion.git,2023-10-04 12:00:49+00:00,,0,ExtraUnity/CPU_Erosion,700334578,Verilog,CPU_Erosion,31662,0,2023-11-01 13:59:30+00:00,[],None
431,https://github.com/Jia040223/UCAS-COD-Lab.git,2023-10-10 12:34:58+00:00,design a cpu in COD-Lab,0,Jia040223/UCAS-COD-Lab,703012076,Verilog,UCAS-COD-Lab,75049,0,2023-10-10 13:39:02+00:00,[],None
432,https://github.com/HuBocheng/temporary.git,2023-10-07 10:55:59+00:00,一个临时的仓库,0,HuBocheng/temporary,701714722,Verilog,temporary,30,0,2023-10-07 11:09:06+00:00,[],None
433,https://github.com/rscrsc/muse-project.git,2023-10-15 10:48:12+00:00,,0,rscrsc/muse-project,705202294,Verilog,muse-project,6,0,2023-10-15 10:48:28+00:00,[],None
434,https://github.com/PrinuVinod/Digital-Lab.git,2023-10-10 16:21:33+00:00,These are some Verilog Programs,0,PrinuVinod/Digital-Lab,703119962,Verilog,Digital-Lab,1079,0,2023-12-12 07:44:09+00:00,"['digital', 'verilog']",None
435,https://github.com/AashiSrivastava/Project_10_3bitComparator.git,2023-10-17 13:07:28+00:00,"A 3-bit Comparator is designed using Verilog. A 3-bit comparator is a digital circuit that compares two 3-bit binary numbers to determine their relationship. It checks whether one number is greater than, less than, or equal to the other.",0,AashiSrivastava/Project_10_3bitComparator,706181298,Verilog,Project_10_3bitComparator,606,0,2023-10-17 13:07:53+00:00,[],None
436,https://github.com/Lin-Xiang88/SOC_Lab3.git,2023-10-19 15:08:46+00:00,,0,Lin-Xiang88/SOC_Lab3,707276640,Verilog,SOC_Lab3,1542,0,2023-10-19 15:49:12+00:00,[],None
437,https://github.com/MonsieurKaos/2023_HDL_LanceurDe.git,2023-10-20 16:15:02+00:00,,0,MonsieurKaos/2023_HDL_LanceurDe,707773321,Verilog,2023_HDL_LanceurDe,8496,0,2023-10-20 16:23:07+00:00,[],None
438,https://github.com/majjitarunkumar/Verilog.git,2023-10-20 10:31:49+00:00,"In this Verilog,I will Upload the Verilog codes for Different problem.",0,majjitarunkumar/Verilog,707638948,Verilog,Verilog,4,0,2023-10-22 18:16:25+00:00,['verilog-programs'],None
439,https://github.com/satyvm/ai_hardware_design_system.git,2023-10-17 09:33:50+00:00,,0,satyvm/ai_hardware_design_system,706090413,Verilog,ai_hardware_design_system,336167,0,2023-10-17 09:39:12+00:00,[],None
440,https://github.com/Kaushik0468/HDLBits-Solutions.git,2023-10-16 07:19:25+00:00,,0,Kaushik0468/HDLBits-Solutions,705522773,Verilog,HDLBits-Solutions,9,0,2023-10-16 07:37:34+00:00,[],https://api.github.com/licenses/bsd-3-clause
441,https://github.com/Ananddodiya/spi_e.git,2023-10-19 06:07:20+00:00,,0,Ananddodiya/spi_e,707051010,Verilog,spi_e,11924,0,2023-10-19 06:08:48+00:00,[],https://api.github.com/licenses/apache-2.0
442,https://github.com/deepshika99/Verilog.git,2023-10-18 07:04:29+00:00,Practice programs of verilog,0,deepshika99/Verilog,706548805,Verilog,Verilog,5,0,2023-10-19 10:59:24+00:00,[],None
443,https://github.com/ramtej1/Ascon.git,2023-10-16 13:10:48+00:00,,0,ramtej1/Ascon,705665849,Verilog,Ascon,6,0,2023-10-16 13:18:00+00:00,[],None
444,https://github.com/atorralbainaoe/my_chip.git,2023-10-18 18:13:58+00:00,,0,atorralbainaoe/my_chip,706843358,Verilog,my_chip,2964,0,2023-10-18 18:16:06+00:00,[],https://api.github.com/licenses/apache-2.0
445,https://github.com/Desertstudentltsx/first_start_test.git,2023-10-19 03:02:50+00:00,这是一个测试，熟悉一下使用,0,Desertstudentltsx/first_start_test,707002153,Verilog,first_start_test,3,0,2023-10-19 03:12:42+00:00,[],None
446,https://github.com/chickenchennnn/Lab3.git,2023-10-18 12:42:00+00:00,2023-fall-SOC,0,chickenchennnn/Lab3,706688459,Verilog,Lab3,1490,0,2023-10-22 17:08:50+00:00,[],None
447,https://github.com/JZ-Ping/UpDown_Counter.git,2023-10-09 05:53:06+00:00,,0,JZ-Ping/UpDown_Counter,702333908,Verilog,UpDown_Counter,2,0,2023-10-09 05:53:28+00:00,[],None
448,https://github.com/go1dmenFPGA/transmit_data.git,2023-10-12 14:14:32+00:00,,0,go1dmenFPGA/transmit_data,704091549,Verilog,transmit_data,17,0,2023-10-12 14:23:38+00:00,[],None
449,https://github.com/ShashivardhanMalagari/dredr.git,2023-10-12 07:55:35+00:00,,0,ShashivardhanMalagari/dredr,703934308,Verilog,dredr,37,0,2023-11-01 13:17:55+00:00,[],None
450,https://github.com/mohamedtarek54/RISC-V_Pipelined_Architecture.git,2023-10-11 08:33:35+00:00,digital design of risc-v pipelined architecture,0,mohamedtarek54/RISC-V_Pipelined_Architecture,703433331,Verilog,RISC-V_Pipelined_Architecture,11,0,2023-10-11 09:11:20+00:00,[],None
451,https://github.com/rad68/gray.git,2023-10-11 19:29:12+00:00,gray to bin / bin to gray converters,0,rad68/gray,703722868,Verilog,gray,1,0,2023-10-11 19:34:27+00:00,[],None
452,https://github.com/Shea-Scarlet/BugFest.git,2023-10-12 01:40:35+00:00,"A version of the game ""Bug Fest"" using the BASYS3 board and the VGA monitor connected to it. The Bug Fest game involves controlling a player character called the ""slug,"" which flies between moving platforms in an attempt to catch green bugs. The game ends if the slug falls into the pond below or is pushed against the left wall by a platform.",0,Shea-Scarlet/BugFest,703819072,Verilog,BugFest,5402,0,2023-10-12 01:45:00+00:00,[],None
453,https://github.com/Zathura1sanky/32-Bit-RISC-V-Architecture.git,2023-10-03 17:23:14+00:00,Verilog implemented ISA for RISC V processor architecture,0,Zathura1sanky/32-Bit-RISC-V-Architecture,699965344,Verilog,32-Bit-RISC-V-Architecture,151,0,2023-10-03 17:27:06+00:00,[],None
454,https://github.com/SakirHussain/spi.git,2023-10-03 11:19:31+00:00,,0,SakirHussain/spi,699800698,Verilog,spi,13488,0,2023-10-03 16:56:53+00:00,[],None
455,https://github.com/Spen0128/verilog_practice.git,2023-10-10 17:40:08+00:00,This is a log that keeping my HW in HW/SW design.,0,Spen0128/verilog_practice,703154619,Verilog,verilog_practice,557,0,2023-10-10 17:42:27+00:00,[],None
456,https://github.com/arjunsahajan/riscv32.git,2023-10-04 04:05:53+00:00,Custom implementation of RISCV-32 processor,0,arjunsahajan/riscv32,700158941,Verilog,riscv32,4,0,2023-10-04 04:33:00+00:00,[],None
457,https://github.com/Adityapatil11/SPI_I2C.git,2023-10-04 11:08:35+00:00,,0,Adityapatil11/SPI_I2C,700313571,Verilog,SPI_I2C,5,0,2023-10-04 11:09:18+00:00,[],None
458,https://github.com/mdzakirhussain/test_ha.git,2023-10-04 14:21:53+00:00,codespace test,1,mdzakirhussain/test_ha,700399369,Verilog,test_ha,33843,0,2023-10-04 14:36:12+00:00,[],None
459,https://github.com/mopplayer/Cyclone-III-Embedded-Kit-Dev-Board.git,2023-10-05 13:25:53+00:00,Examples and Docs for Cyclone III Development Board and Altera Embedded Systems Development Kit Cyclone III Edition,0,mopplayer/Cyclone-III-Embedded-Kit-Dev-Board,700878365,Verilog,Cyclone-III-Embedded-Kit-Dev-Board,467383,0,2023-10-05 14:16:04+00:00,[],None
460,https://github.com/tutankhamunII/MIPS_Processor_in_Verilog.git,2023-10-05 23:47:08+00:00,,0,tutankhamunII/MIPS_Processor_in_Verilog,701106304,Verilog,MIPS_Processor_in_Verilog,18,0,2023-10-05 23:48:29+00:00,[],None
461,https://github.com/110916010/VHDL_project.git,2023-10-05 16:10:50+00:00,,0,110916010/VHDL_project,700955981,Verilog,VHDL_project,16967,0,2023-10-05 16:52:50+00:00,[],None
462,https://github.com/alumpish/DLD-Lab-Projects.git,2023-10-06 12:39:47+00:00,Projects of the digital logic design lab (Fall01) at the University of Tehran.,0,alumpish/DLD-Lab-Projects,701339263,Verilog,DLD-Lab-Projects,5246,0,2023-10-06 13:35:17+00:00,"['accelerator', 'digital-logic-design', 'fpga', 'function-generator', 'wrapper', 'sequential-synthesis']",https://api.github.com/licenses/mit
463,https://github.com/ccccy666/toy-alu.git,2023-10-07 13:55:55+00:00,,0,ccccy666/toy-alu,701768358,Verilog,toy-alu,34,0,2023-10-07 14:03:18+00:00,[],https://api.github.com/licenses/apache-2.0
464,https://github.com/nicholasmascioni/general-purpose-processor.git,2023-10-07 15:36:13+00:00,Simple processor based on my final project for Digital Systems ,0,nicholasmascioni/general-purpose-processor,701799033,Verilog,general-purpose-processor,3,0,2023-10-07 15:36:47+00:00,[],None
465,https://github.com/safinrashid/HDL.git,2023-10-06 20:12:25+00:00,Verliog and FPGA clock/stopwatch/timer project,0,safinrashid/HDL,701517803,Verilog,HDL,35,0,2023-10-06 20:27:01+00:00,[],None
466,https://github.com/xuy50/ece550.git,2023-10-06 14:01:42+00:00,,0,xuy50/ece550,701374455,Verilog,ece550,243229,0,2023-10-06 14:23:37+00:00,[],None
467,https://github.com/matbi86/matbi_watch.git,2023-10-07 07:09:22+00:00,Hello Matbi Watch,0,matbi86/matbi_watch,701654086,Verilog,matbi_watch,102,0,2023-10-07 08:48:15+00:00,[],https://api.github.com/licenses/gpl-3.0
468,https://github.com/AashiSrivastava/Project_1-Basic_Gates.git,2023-10-06 12:02:27+00:00,"With the help of hardware description language, Verilog, I've designed basic gates in three ways: 1) Using continuous assignment 2) Using in-built module 3) Using Primitives",0,AashiSrivastava/Project_1-Basic_Gates,701324515,Verilog,Project_1-Basic_Gates,2273,0,2023-10-06 12:04:54+00:00,[],None
469,https://github.com/15m43LG/Sucu_PWM_mod.git,2023-10-06 23:38:05+00:00,,0,15m43LG/Sucu_PWM_mod,701564319,Verilog,Sucu_PWM_mod,50,0,2023-10-06 23:53:07+00:00,[],https://api.github.com/licenses/apache-2.0
470,https://github.com/narinehzargarian/Battleship.git,2023-10-07 03:27:22+00:00,,0,narinehzargarian/Battleship,701605968,Verilog,Battleship,34,0,2023-10-07 03:29:28+00:00,[],None
471,https://github.com/madhujithu/Verilog.git,2023-10-06 10:37:41+00:00,,0,madhujithu/Verilog,701292539,Verilog,Verilog,10,0,2023-10-06 10:51:05+00:00,[],None
472,https://github.com/mardeny2001/JoSDC.git,2023-10-16 12:06:33+00:00,Our MIPS cpu For JoSDC competition,1,mardeny2001/JoSDC,705637482,Verilog,JoSDC,56,0,2023-10-16 12:09:10+00:00,[],None
473,https://github.com/rezaAdinepour/AUT-Logic-Circuits-Lab.git,2023-10-14 15:14:49+00:00,You can find here all of documents about Logic Circuit Lab at Amirkabir University of Technology,0,rezaAdinepour/AUT-Logic-Circuits-Lab,704940866,Verilog,AUT-Logic-Circuits-Lab,22101,0,2023-11-21 18:47:26+00:00,[],https://api.github.com/licenses/mit
474,https://github.com/xunying123/ToyCpu.git,2023-10-08 15:25:34+00:00,,0,xunying123/ToyCpu,702129280,Verilog,ToyCpu,8382,0,2023-10-23 10:51:21+00:00,[],None
475,https://github.com/hemanth-nakshatri/CS-552-intro-to-computer-architecture.git,2023-10-13 02:47:16+00:00,Project files for 552 Processor,0,hemanth-nakshatri/CS-552-intro-to-computer-architecture,704324101,Verilog,CS-552-intro-to-computer-architecture,266,0,2024-02-03 22:38:04+00:00,[],None
476,https://github.com/FPGAOL-CE/picorv32-caas.git,2023-10-03 14:42:12+00:00,,0,FPGAOL-CE/picorv32-caas,699890955,Verilog,picorv32-caas,4,0,2023-10-03 14:42:30+00:00,[],None
477,https://github.com/rohit-verma1/DIGI-WARE.git,2023-10-10 13:55:57+00:00,,0,rohit-verma1/DIGI-WARE,703050253,Verilog,DIGI-WARE,6,0,2024-01-10 12:02:19+00:00,[],None
478,https://github.com/mrtcelik/RISC-V-32-Single-Cycle.git,2023-10-15 10:55:58+00:00,"This is a Single Cycle processor running the RV32I implementation, hence a 32-bits cpu, written in Verilog.",0,mrtcelik/RISC-V-32-Single-Cycle,705204261,Verilog,RISC-V-32-Single-Cycle,406,0,2023-10-15 10:56:06+00:00,[],None
479,https://github.com/MasWag/half_adder_verification_example.git,2023-10-15 13:33:21+00:00,Example to verify a half adder with SymbiYosys,0,MasWag/half_adder_verification_example,705246978,Verilog,half_adder_verification_example,5,0,2023-10-15 13:46:10+00:00,[],https://api.github.com/licenses/apache-2.0
480,https://github.com/KahrabaVv/UART-AND-GPIO-AS-APB-SLAVES.git,2023-10-08 18:09:19+00:00,,0,KahrabaVv/UART-AND-GPIO-AS-APB-SLAVES,702178188,Verilog,UART-AND-GPIO-AS-APB-SLAVES,12,0,2023-10-08 18:09:34+00:00,[],None
481,https://github.com/tanvirsweb/HDL_iverilog_Programs_VLSI.git,2023-10-10 15:29:52+00:00,HDL iverilog programs to design & impelment circuits,0,tanvirsweb/HDL_iverilog_Programs_VLSI,703095889,Verilog,HDL_iverilog_Programs_VLSI,1204,0,2023-10-10 15:30:01+00:00,[],None
482,https://github.com/dhyutin/Computer-Architecture-Practice-COM307P.git,2023-10-14 16:39:27+00:00,"This repository is a collection of my codes from the Computer Architecture Practice course at the Indian Institute of Information Technology Design and Manufacturing (IIITDM), Kancheepuram.",0,dhyutin/Computer-Architecture-Practice-COM307P,704966093,Verilog,Computer-Architecture-Practice-COM307P,967,0,2023-10-14 19:36:00+00:00,[],None
483,https://github.com/C-ARAVIND/rv32i.git,2023-10-14 17:26:03+00:00,,0,C-ARAVIND/rv32i,704979948,Verilog,rv32i,21372,0,2023-10-14 17:37:56+00:00,[],None
484,https://github.com/chandramohan2003/MIPS-Processor-with-Pipeline.git,2023-10-13 18:52:17+00:00,,0,chandramohan2003/MIPS-Processor-with-Pipeline,704659632,Verilog,MIPS-Processor-with-Pipeline,351,0,2023-10-13 18:53:38+00:00,[],None
485,https://github.com/LeoLiangjianbin/caravel_project_2310.git,2023-10-09 15:36:49+00:00,a caravel SoC project created for Skywater PDK and openlane flow,0,LeoLiangjianbin/caravel_project_2310,702584753,Verilog,caravel_project_2310,11922,0,2023-10-09 15:38:54+00:00,[],https://api.github.com/licenses/apache-2.0
486,https://github.com/snevindsouza/ALU_Verilog.git,2023-10-10 12:26:30+00:00,An arithmetic and logic unit (ALU) is created and tested and simulated with several inputs using a Verilog testbench.,0,snevindsouza/ALU_Verilog,703008399,Verilog,ALU_Verilog,6,0,2023-10-21 11:26:21+00:00,"['verilog', 'vhdl']",https://api.github.com/licenses/mit
487,https://github.com/JZ-Ping/Robotic_Carts.git,2023-10-09 05:53:52+00:00,,0,JZ-Ping/Robotic_Carts,702334138,Verilog,Robotic_Carts,3,0,2023-10-09 05:54:09+00:00,[],None
488,https://github.com/tae2On/Verilog_clock_system.git,2023-10-13 00:49:59+00:00,,0,tae2On/Verilog_clock_system,704293697,Verilog,Verilog_clock_system,12501,0,2023-10-13 01:37:19+00:00,[],None
489,https://github.com/WongChaoya/HandShake.git,2023-10-16 07:00:09+00:00,,0,WongChaoya/HandShake,705515503,Verilog,HandShake,2,0,2023-10-16 07:00:32+00:00,[],None
490,https://github.com/placeurtexthere/v.5lab.git,2023-10-16 11:11:02+00:00,,0,placeurtexthere/v.5lab,705615471,Verilog,v.5lab,4,0,2023-10-16 11:28:50+00:00,[],None
491,https://github.com/kimnamhyeon0112/2023-2_Logic_circuit.git,2023-10-17 04:59:46+00:00,2023학년도 2학기 논리회로및설계,0,kimnamhyeon0112/2023-2_Logic_circuit,705987263,Verilog,2023-2_Logic_circuit,142,0,2023-10-22 13:25:22+00:00,[],https://api.github.com/licenses/mit
492,https://github.com/ranshuo-ICer/snn.git,2023-10-17 06:01:36+00:00,,0,ranshuo-ICer/snn,706006079,Verilog,snn,12,0,2023-10-17 06:03:43+00:00,[],None
493,https://github.com/Isfahanisasan/Verilog-Dino.git,2023-10-19 22:34:37+00:00,,0,Isfahanisasan/Verilog-Dino,707435786,Verilog,Verilog-Dino,9,0,2023-10-19 22:42:29+00:00,[],None
494,https://github.com/hengty/FPGAfirmware_comm.git,2023-10-19 16:10:07+00:00,,0,hengty/FPGAfirmware_comm,707303959,Verilog,FPGAfirmware_comm,3729,0,2023-10-19 16:11:13+00:00,[],None
495,https://github.com/aditichauhan7/UART.git,2023-10-19 18:16:12+00:00,Design and Verification of Universal ASynchronous Reciever and Transmitter,0,aditichauhan7/UART,707356336,,UART,3,0,2023-10-19 18:16:12+00:00,[],None
496,https://github.com/kedarhiremath-intel/learn-tessent.git,2023-10-20 05:31:55+00:00,,0,kedarhiremath-intel/learn-tessent,707531983,Verilog,learn-tessent,357943,0,2023-11-05 17:39:26+00:00,[],None
497,https://github.com/RithanyaN/Hardware_description_language.git,2023-10-10 15:52:22+00:00,Verilog modelling of digital circuits,0,RithanyaN/Hardware_description_language,703106865,Verilog,Hardware_description_language,8,0,2023-10-31 16:15:10+00:00,[],None
498,https://github.com/amrmagdi777/Cache-Controller-Implementation-with-Write-Through-Policy.git,2023-10-11 19:41:37+00:00,,0,amrmagdi777/Cache-Controller-Implementation-with-Write-Through-Policy,703727026,Verilog,Cache-Controller-Implementation-with-Write-Through-Policy,154,0,2023-10-11 19:41:49+00:00,[],None
499,https://github.com/steve-cheng78/FPGA-Slot-Machine.git,2023-10-06 17:41:10+00:00,,0,steve-cheng78/FPGA-Slot-Machine,701467575,Verilog,FPGA-Slot-Machine,710,0,2023-10-06 18:17:47+00:00,[],None
500,https://github.com/zhangseammm/FPGA_CNN_accelerator.git,2023-10-08 17:01:51+00:00,pruning redundant connections and quatificating,0,zhangseammm/FPGA_CNN_accelerator,702158213,Verilog,FPGA_CNN_accelerator,27,0,2023-10-08 17:04:58+00:00,[],None
501,https://github.com/Hayden-Soares/arbitrage-betting-sim.git,2023-10-18 15:40:45+00:00,Simulating concept of arbitrage betting using hardware circuits. ,0,Hayden-Soares/arbitrage-betting-sim,706777053,Verilog,arbitrage-betting-sim,47552,0,2023-11-01 17:45:54+00:00,[],None
502,https://github.com/EvangelinaCastellano/TP2_UART.git,2023-10-03 14:56:17+00:00,,1,EvangelinaCastellano/TP2_UART,699898183,Verilog,TP2_UART,17,0,2023-11-08 22:52:15+00:00,[],None
503,https://github.com/Kai-0808/Caravel-CNN-Accelerator-AI.git,2023-10-05 07:42:30+00:00,,0,Kai-0808/Caravel-CNN-Accelerator-AI,700738344,Verilog,Caravel-CNN-Accelerator-AI,12045,0,2023-10-10 15:51:15+00:00,[],https://api.github.com/licenses/apache-2.0
504,https://github.com/sujean323/DDlab.git,2023-10-04 16:51:31+00:00,,0,sujean323/DDlab,700470222,Verilog,DDlab,12,0,2023-10-04 17:30:08+00:00,[],None
505,https://github.com/yiyang17/Image-Processing-Engine.git,2023-10-05 10:24:16+00:00,,0,yiyang17/Image-Processing-Engine,700803541,Verilog,Image-Processing-Engine,1756,0,2023-10-05 10:28:03+00:00,[],None
506,https://github.com/polatztrk/fourbitadder_verilog.git,2023-10-06 08:07:45+00:00,,0,polatztrk/fourbitadder_verilog,701236453,Verilog,fourbitadder_verilog,3,0,2023-10-06 08:09:17+00:00,[],None
507,https://github.com/ishaan2307/HPS_comm_try-.git,2023-10-05 12:10:23+00:00,,0,ishaan2307/HPS_comm_try-,700844299,Verilog,HPS_comm_try-,0,0,2023-10-05 12:10:42+00:00,[],None
508,https://github.com/a1waysSearching/cyusb3014_controler.git,2023-10-07 13:11:36+00:00,first used,0,a1waysSearching/cyusb3014_controler,701754462,Verilog,cyusb3014_controler,5,0,2023-10-07 13:12:36+00:00,[],None
509,https://github.com/Theyloramaya/sumador-restador.git,2023-10-07 02:14:12+00:00,,0,Theyloramaya/sumador-restador,701591846,Verilog,sumador-restador,18,0,2023-11-25 22:10:04+00:00,[],None
510,https://github.com/kaivalyaeAnilP/RISC-V-Processor-32-bit.git,2023-10-03 16:00:09+00:00,,0,kaivalyaeAnilP/RISC-V-Processor-32-bit,699928560,Verilog,RISC-V-Processor-32-bit,21,0,2023-11-30 09:05:56+00:00,[],None
511,https://github.com/namn-grg/RTL-RISC-V-processor.git,2023-10-15 19:13:34+00:00,RTL Design of 5-stage pipelined RISC-V processor in RTL,0,namn-grg/RTL-RISC-V-processor,705352494,Verilog,RTL-RISC-V-processor,2221,0,2023-11-21 19:57:00+00:00,[],https://api.github.com/licenses/apache-2.0
512,https://github.com/Nancy0192/BlindSight_Aid.git,2023-10-04 13:36:28+00:00,,0,Nancy0192/BlindSight_Aid,700376981,Verilog,BlindSight_Aid,790,0,2023-11-02 08:22:10+00:00,[],None
513,https://github.com/jiovanysoliman/EE371-Labs.git,2023-10-04 03:49:38+00:00,Collaborative Workspace for EE371 ,0,jiovanysoliman/EE371-Labs,700154584,Verilog,EE371-Labs,70793,0,2023-10-15 07:45:08+00:00,[],None
514,https://github.com/hypnotic2402/smartHomeRISCV.git,2023-10-05 12:02:56+00:00,,0,hypnotic2402/smartHomeRISCV,700841266,Verilog,smartHomeRISCV,2612,0,2023-12-12 07:22:58+00:00,[],None
515,https://github.com/kuku627/HDLBits_____Clock_gen.git,2023-10-17 05:42:07+00:00,,0,kuku627/HDLBits_____Clock_gen,706000175,Verilog,HDLBits_____Clock_gen,10648,0,2023-11-27 04:54:47+00:00,[],None
516,https://github.com/molly5617/verilog.git,2023-10-18 06:54:20+00:00,,0,molly5617/verilog,706545082,Verilog,verilog,10713,0,2023-12-26 10:55:23+00:00,[],None
517,https://github.com/coherent17/NYCU-Special-Topics-in-Computer-Aided-Design.git,2023-10-15 05:38:03+00:00,CAD in NYCU,0,coherent17/NYCU-Special-Topics-in-Computer-Aided-Design,705130847,Verilog,NYCU-Special-Topics-in-Computer-Aided-Design,11204,0,2024-01-02 16:15:50+00:00,"['quine-mccluskey-algorithm', 'power-analyzer', 'static-timing-analysis', 'mix-signal-simulation']",https://api.github.com/licenses/mit
518,https://github.com/Fangtangtang/ToyCPU.git,2023-10-18 12:52:21+00:00,,0,Fangtangtang/ToyCPU,706693762,Verilog,ToyCPU,8425,0,2024-01-11 17:31:08+00:00,[],None
519,https://github.com/Badd3trip/Verilog_FPGA.git,2023-10-16 08:51:43+00:00,,0,Badd3trip/Verilog_FPGA,705559325,Verilog,Verilog_FPGA,18,0,2023-10-16 08:59:45+00:00,[],None
520,https://github.com/limweidavid/ts_training.git,2023-10-04 03:46:24+00:00,,0,limweidavid/ts_training,700153708,Verilog,ts_training,84,0,2023-12-07 02:55:02+00:00,[],None
521,https://github.com/amoghanshu/HDL.git,2023-10-16 04:22:34+00:00,This repository contains the code of verliog hardware description language,1,amoghanshu/HDL,705469905,Verilog,HDL,43,0,2023-12-06 16:06:13+00:00,[],https://api.github.com/licenses/mit
522,https://github.com/OmarElbasuny/Risc_V-Single-Cycle.git,2023-10-04 22:45:33+00:00,,0,OmarElbasuny/Risc_V-Single-Cycle,700597062,Verilog,Risc_V-Single-Cycle,2076,0,2023-10-26 19:03:32+00:00,[],None
523,https://github.com/cassiersg/compress.git,2023-10-19 15:13:26+00:00,Reducing Area and Latency of Masked Pipelined Circuits,0,cassiersg/compress,707278695,Verilog,compress,1652,0,2023-10-19 15:13:59+00:00,[],
524,https://github.com/NathanSayer/P3050FG.git,2023-10-20 14:13:23+00:00,LWDAQ Function Generator,0,NathanSayer/P3050FG,707723936,Verilog,P3050FG,3153,0,2024-01-16 21:48:52+00:00,[],None
525,https://github.com/psai8449/MTRX3700-Repo.git,2023-10-11 04:24:02+00:00,A repository to upload all group assignment files,0,psai8449/MTRX3700-Repo,703342347,Verilog,MTRX3700-Repo,141034,0,2023-11-11 06:43:11+00:00,[],None
526,https://github.com/Wil0408/2023_NTU_SOC_Lab.git,2023-10-08 13:09:10+00:00,2023 NTU Course lab repository,0,Wil0408/2023_NTU_SOC_Lab,702086982,Verilog,2023_NTU_SOC_Lab,2682,0,2023-10-19 09:52:41+00:00,[],None
527,https://github.com/pouree/soc_lab3.git,2023-10-19 11:46:03+00:00,,0,pouree/soc_lab3,707185092,Verilog,soc_lab3,10882,0,2023-10-19 12:29:37+00:00,[],None
528,https://github.com/maho666/2023-Fall-NTU-SOC-Lab3.git,2023-10-19 02:32:35+00:00,,0,maho666/2023-Fall-NTU-SOC-Lab3,706994250,Verilog,2023-Fall-NTU-SOC-Lab3,1399,0,2023-10-19 02:33:08+00:00,[],None
529,https://github.com/alexding1226/SOC_lab3.git,2023-10-19 09:09:22+00:00,,0,alexding1226/SOC_lab3,707121551,Verilog,SOC_lab3,356,0,2023-10-19 13:47:51+00:00,[],None
530,https://github.com/AmirhosseinZanjani/GTO1.git,2023-10-19 07:36:35+00:00,,0,AmirhosseinZanjani/GTO1,707084554,Verilog,GTO1,11924,0,2023-10-19 07:38:04+00:00,[],https://api.github.com/licenses/apache-2.0
531,https://github.com/KaiChen18/SOC_LAB3.git,2023-10-19 15:24:33+00:00,,0,KaiChen18/SOC_LAB3,707283720,Verilog,SOC_LAB3,1051,0,2023-10-19 15:25:19+00:00,[],None
532,https://github.com/niharikaa17/niharikaa17.git,2023-10-18 16:17:24+00:00,Config files for my GitHub profile.,0,niharikaa17/niharikaa17,706793596,Verilog,niharikaa17,1,0,2023-10-18 16:21:39+00:00,"['config', 'github-config']",None
533,https://github.com/chengyu-123/FIR.git,2023-10-18 12:58:44+00:00,fir mac system,0,chengyu-123/FIR,706696997,Verilog,FIR,557,0,2023-10-18 13:07:27+00:00,[],None
534,https://github.com/sonnyshiau/lab_fir.git,2023-10-19 15:49:03+00:00,,0,sonnyshiau/lab_fir,707294875,Verilog,lab_fir,16799,0,2023-10-20 06:07:11+00:00,[],None
535,https://github.com/rudra-101/16-bit-ALU.git,2023-10-03 14:04:47+00:00,,0,rudra-101/16-bit-ALU,699872505,Verilog,16-bit-ALU,198,0,2023-10-03 14:09:18+00:00,[],None
536,https://github.com/OmarBadr108/UART_RX.git,2023-10-03 04:33:35+00:00,UART_RX top and sub modules ,0,OmarBadr108/UART_RX,699657824,Verilog,UART_RX,11,0,2023-10-03 04:35:52+00:00,[],None
537,https://github.com/jdcasanasr/caravel_test.git,2023-10-05 21:22:05+00:00,,0,jdcasanasr/caravel_test,701072310,Verilog,caravel_test,11922,0,2023-10-05 21:23:39+00:00,[],https://api.github.com/licenses/apache-2.0
538,https://github.com/janinduleelananda/Single-cycle-and-Pipelined-processor.git,2023-10-04 03:48:00+00:00,This is a single cycle processor based on a custom ISA and a pipelined processor on subset of RISC V ISA.,0,janinduleelananda/Single-cycle-and-Pipelined-processor,700154104,Verilog,Single-cycle-and-Pipelined-processor,210,0,2023-10-04 03:52:05+00:00,[],None
539,https://github.com/v-deep/asynchronous-fifo.git,2023-10-06 19:04:59+00:00,,0,v-deep/asynchronous-fifo,701496596,Verilog,asynchronous-fifo,2,0,2023-10-11 10:09:56+00:00,[],None
540,https://github.com/FeynmanLogic/MIPS-32-in-Verilog.git,2023-10-14 06:55:26+00:00,,0,FeynmanLogic/MIPS-32-in-Verilog,704811890,Verilog,MIPS-32-in-Verilog,110,0,2023-10-14 07:00:23+00:00,[],None
541,https://github.com/Noteolvides/Multiplexed_clock_TinyTapeout.git,2023-10-07 15:40:13+00:00,,0,Noteolvides/Multiplexed_clock_TinyTapeout,701800226,Verilog,Multiplexed_clock_TinyTapeout,600,0,2023-10-26 19:16:20+00:00,[],https://api.github.com/licenses/apache-2.0
542,https://github.com/ukusann/Cortex-M0.git,2023-10-07 12:47:16+00:00,,0,ukusann/Cortex-M0,701746275,Verilog,Cortex-M0,14288,0,2023-10-07 18:10:57+00:00,[],None
543,https://github.com/Seena-02/adder-subtractor.git,2023-10-08 00:09:47+00:00,,0,Seena-02/adder-subtractor,701913592,Verilog,adder-subtractor,249,0,2023-10-08 00:16:54+00:00,[],None
544,https://github.com/JZ-Ping/21mux.git,2023-10-09 05:52:25+00:00,,0,JZ-Ping/21mux,702333736,Verilog,21mux,131,0,2023-10-09 05:52:46+00:00,[],None
545,https://github.com/mohamedelfeki2482000/memory-controller-and-integration-with-RISC-V-.git,2023-10-09 21:45:23+00:00,,0,mohamedelfeki2482000/memory-controller-and-integration-with-RISC-V-,702718654,Verilog,memory-controller-and-integration-with-RISC-V-,1087,0,2023-10-09 21:46:23+00:00,[],None
546,https://github.com/mohamedelfeki2482000/-RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-10-09 21:37:53+00:00,,0,mohamedelfeki2482000/-RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,702716826,Verilog,-RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,943,0,2023-10-09 21:41:09+00:00,[],None
547,https://github.com/corndog-overflow/Verilog_RNG_Game.git,2023-10-09 02:24:29+00:00,My final project for EC311(Logic Design) A number guessing game where two players input unique numbers using switches on an FPGA. The hardware then stores these numbers and allows the players to guess eachothers numbers. Incorrect guesses will show on the seven segment display the digits in the correct position and those in the incorrect position. ,0,corndog-overflow/Verilog_RNG_Game,702283715,Verilog,Verilog_RNG_Game,6,0,2023-10-09 02:38:42+00:00,[],None
548,https://github.com/Archita0102/Protocols.git,2023-10-07 06:31:22+00:00,This repository is  based on the Protocols using Verilog,0,Archita0102/Protocols,701644545,Verilog,Protocols,10,0,2023-10-08 03:38:56+00:00,[],None
549,https://github.com/Hammersamatom/cla.git,2023-10-08 21:49:22+00:00,"Verilog file for a parameterized Carry Lookahead Adder (CLA), Lookahead Carry Unit and Generate/Propagate are combined",0,Hammersamatom/cla,702232573,Verilog,cla,3,0,2023-10-13 23:33:44+00:00,"['fpga', 'logic-gates', 'verilog', 'parameterized']",None
550,https://github.com/fafachen61/SoC_Lab_lab3-fir_engine.git,2023-10-16 15:37:28+00:00,,0,fafachen61/SoC_Lab_lab3-fir_engine,705736099,Verilog,SoC_Lab_lab3-fir_engine,810,0,2023-10-16 15:41:03+00:00,[],None
551,https://github.com/mohamed16hosam/Graduation_Project-HMC_TB-.git,2023-10-17 02:35:34+00:00,,0,mohamed16hosam/Graduation_Project-HMC_TB-,705948238,Verilog,Graduation_Project-HMC_TB-,9140,0,2023-10-17 02:47:11+00:00,[],None
552,https://github.com/ZakWillCode/Lab3_EELE1637.git,2023-10-13 15:37:41+00:00,,0,ZakWillCode/Lab3_EELE1637,704593119,Verilog,Lab3_EELE1637,1,0,2023-10-13 15:38:44+00:00,[],None
553,https://github.com/Nima-Zamanpour/Digital-systems-1-2.git,2023-10-13 16:54:37+00:00,,0,Nima-Zamanpour/Digital-systems-1-2,704620618,Verilog,Digital-systems-1-2,3114,0,2023-10-16 09:52:57+00:00,[],None
554,https://github.com/Abhi9108865162/Frequency-Divider.git,2023-10-17 10:57:06+00:00,,0,Abhi9108865162/Frequency-Divider,706125046,Verilog,Frequency-Divider,349,0,2023-10-17 11:02:07+00:00,[],None
555,https://github.com/ketsubetsu/Vending-Machine-Controller.git,2023-10-11 03:18:31+00:00,A simple vending machine controller programmed using Verilog and using a Basys-3 Board,0,ketsubetsu/Vending-Machine-Controller,703324622,Verilog,Vending-Machine-Controller,28,0,2023-10-11 03:19:20+00:00,[],None
556,https://github.com/TigranIskandaryan324/Hardware.git,2023-10-10 10:31:38+00:00,,0,TigranIskandaryan324/Hardware,702959355,Verilog,Hardware,150,0,2023-10-10 13:06:58+00:00,[],None
557,https://github.com/itsramazain/comp.git,2023-10-16 14:59:37+00:00,marvel team,0,itsramazain/comp,705718024,Verilog,comp,348,0,2024-01-09 06:46:53+00:00,[],None
558,https://github.com/NavyaVernekar/Verilog-Mini-Projects.git,2023-10-11 05:58:12+00:00,,0,NavyaVernekar/Verilog-Mini-Projects,703372726,Verilog,Verilog-Mini-Projects,162,0,2023-10-11 06:15:16+00:00,[],None
559,https://github.com/anlit75/tt05-rule110.git,2023-10-07 04:59:52+00:00,"This project uses Verilog to create a 256-cell Rule 110 cellular automaton, which is a one-dimensional system that evolves according to a simple rule.",0,anlit75/tt05-rule110,701623879,Verilog,tt05-rule110,25,0,2023-12-02 10:13:25+00:00,[],https://api.github.com/licenses/apache-2.0
560,https://github.com/mohamed16hosam/ITI-Digital-IC-Design-Internship-Projects.git,2023-10-17 14:05:55+00:00,,0,mohamed16hosam/ITI-Digital-IC-Design-Internship-Projects,706209337,Verilog,ITI-Digital-IC-Design-Internship-Projects,1998,0,2023-10-17 14:35:38+00:00,[],None
561,https://github.com/W-Muniz/FPGA-Digital-Alarm-Clock.git,2023-10-19 19:03:22+00:00,,0,W-Muniz/FPGA-Digital-Alarm-Clock,707374219,Verilog,FPGA-Digital-Alarm-Clock,138,0,2023-12-20 01:21:55+00:00,[],None
562,https://github.com/Ciftcierenv/Verilog-Projects.git,2023-10-14 18:14:06+00:00,,0,Ciftcierenv/Verilog-Projects,704993729,Verilog,Verilog-Projects,51,0,2023-10-14 18:19:34+00:00,[],None
563,https://github.com/VAIBHAV-VLSI/Temperature-Activated-Fan-Controller.git,2023-10-05 16:22:47+00:00,,1,VAIBHAV-VLSI/Temperature-Activated-Fan-Controller,700960968,Verilog,Temperature-Activated-Fan-Controller,133,0,2023-11-02 13:32:29+00:00,[],None
564,https://github.com/yuli821/Xilinx-PCIe-modified-app-example.git,2023-10-16 19:11:51+00:00,,0,yuli821/Xilinx-PCIe-modified-app-example,705828499,Verilog,Xilinx-PCIe-modified-app-example,130,0,2023-10-16 19:38:32+00:00,[],None
565,https://github.com/mtsfreitas/electronic-voting-machine-in-verilog.git,2023-10-08 20:31:24+00:00,,0,mtsfreitas/electronic-voting-machine-in-verilog,702215815,Verilog,electronic-voting-machine-in-verilog,4128,0,2023-10-08 21:44:22+00:00,[],None
566,https://github.com/AryaMilli/2023eyrc_astrotinker.git,2023-10-08 09:11:13+00:00,2023 EYRC competition repository ,0,AryaMilli/2023eyrc_astrotinker,702021437,Verilog,2023eyrc_astrotinker,11318,0,2023-10-08 10:43:49+00:00,[],None
567,https://github.com/udayM-design/RISC-V.git,2023-10-08 16:29:50+00:00,,0,udayM-design/RISC-V,702148400,Verilog,RISC-V,229,0,2023-10-18 06:39:06+00:00,[],https://api.github.com/licenses/mit
568,https://github.com/nespar7/RISC-Processor.git,2023-10-14 13:55:14+00:00,,0,nespar7/RISC-Processor,704917115,Verilog,RISC-Processor,182,0,2023-10-14 13:59:34+00:00,[],None
569,https://github.com/mizurek/ws2812_verilog.git,2023-10-13 18:29:46+00:00,Verilog support of WS2812 LEDs,0,mizurek/ws2812_verilog,704652751,Verilog,ws2812_verilog,19,0,2023-10-13 18:43:41+00:00,[],https://api.github.com/licenses/mit
570,https://github.com/Hammersamatom/rca.git,2023-10-13 23:27:05+00:00,Verilog file for a parameterized Ripple Carry Adder (RCA),0,Hammersamatom/rca,704728468,Verilog,rca,3,0,2023-10-13 23:33:16+00:00,"['fpga', 'logic-gates', 'parameterized', 'verilog']",None
571,https://github.com/Andy-Ko-0620/SoC-lab3.git,2023-10-17 03:48:38+00:00,,0,Andy-Ko-0620/SoC-lab3,705967621,Verilog,SoC-lab3,917,0,2023-10-17 03:58:09+00:00,[],None
572,https://github.com/suriyasaiyan/singleCycleRISCV.git,2023-10-12 14:29:52+00:00,Single clock cycle implementation of RISC V,0,suriyasaiyan/singleCycleRISCV,704098161,Verilog,singleCycleRISCV,23,0,2023-10-17 13:23:49+00:00,[],None
573,https://github.com/ALEENA-KT/Automatic_washing_machine_using_verilog.git,2023-10-13 13:19:38+00:00,,0,ALEENA-KT/Automatic_washing_machine_using_verilog,704536041,Verilog,Automatic_washing_machine_using_verilog,1,0,2023-10-13 13:25:15+00:00,[],None
574,https://github.com/TtoLee/UCAS_COD-Lijinming.git,2023-10-13 17:09:12+00:00,2023春季学期计算机组成原理（研讨课）,0,TtoLee/UCAS_COD-Lijinming,704625702,Verilog,UCAS_COD-Lijinming,30762,0,2023-10-13 17:12:32+00:00,[],None
575,https://github.com/Edthedeveloper2000/TP-ISL-4-Bit-encoder-with-7-segments-display.git,2023-10-07 01:05:31+00:00,,0,Edthedeveloper2000/TP-ISL-4-Bit-encoder-with-7-segments-display,701579380,Verilog,TP-ISL-4-Bit-encoder-with-7-segments-display,9,0,2023-10-07 01:05:37+00:00,[],None
576,https://github.com/AashiSrivastava/Project_8_Multipliers.git,2023-10-15 05:45:51+00:00,"I've successfully created 2 and 3-bit multipliers using Verilog, a hardware description language. A 2-bit and 3-bit multiplier refers to digital circuits designed to perform multiplication operations on binary numbers with two or three bits, respectively. These multipliers are common components in digital systems and microprocessors.",0,AashiSrivastava/Project_8_Multipliers,705132374,Verilog,Project_8_Multipliers,479,0,2023-10-15 05:48:48+00:00,[],None
577,https://github.com/ferdirizaldi/CPU-Simulation-Verilog.git,2023-10-20 16:56:16+00:00,Basic CPU design with verilog. and observed with simulated machine gtkwave,0,ferdirizaldi/CPU-Simulation-Verilog,707788545,Verilog,CPU-Simulation-Verilog,8,0,2023-10-20 16:57:57+00:00,"['cpu', 'design', 'gtkwave', 'verilog']",None
578,https://github.com/leoheisler/maquina_estados_Final.git,2023-10-20 18:18:38+00:00,,0,leoheisler/maquina_estados_Final,707817805,Verilog,maquina_estados_Final,146,0,2023-10-20 18:19:12+00:00,[],None
579,https://github.com/elesonchuang/SOC_LAB_FIR.git,2023-10-19 14:43:53+00:00,,0,elesonchuang/SOC_LAB_FIR,707264538,Verilog,SOC_LAB_FIR,185,0,2023-10-19 16:01:14+00:00,[],None
580,https://github.com/CalvinHsu0901/Soc_design_Lab3_FIR.git,2023-10-20 17:25:07+00:00,Lab3_FIR,0,CalvinHsu0901/Soc_design_Lab3_FIR,707799045,Verilog,Soc_design_Lab3_FIR,2746,0,2023-10-20 17:35:36+00:00,[],None
581,https://github.com/Harshit4712/Verilog_code_for-different-applications.git,2023-10-20 08:49:46+00:00,,0,Harshit4712/Verilog_code_for-different-applications,707598871,Verilog,Verilog_code_for-different-applications,1,0,2023-10-20 08:51:38+00:00,[],None
582,https://github.com/urish/tt05-text-scroller.git,2023-10-18 07:03:25+00:00,Displays text on a MAX7219 LED Dot Matrix display,0,urish/tt05-text-scroller,706548386,Verilog,tt05-text-scroller,10,0,2023-10-31 21:48:23+00:00,[],https://api.github.com/licenses/apache-2.0
583,https://github.com/liyuan-chang/SoC-Lab-FIR.git,2023-10-18 13:11:15+00:00,,0,liyuan-chang/SoC-Lab-FIR,706703347,Verilog,SoC-Lab-FIR,1087,0,2023-10-20 05:11:25+00:00,[],None
584,https://github.com/rad68/sdcard.git,2023-10-19 03:52:56+00:00,,0,rad68/sdcard,707015119,Verilog,sdcard,10,0,2023-10-19 03:53:50+00:00,[],None
585,https://github.com/danielradu10/Pipeline.git,2023-10-19 13:39:02+00:00,,0,danielradu10/Pipeline,707233695,Verilog,Pipeline,6,0,2023-10-19 13:41:54+00:00,[],None
586,https://github.com/yuhungtsai0816/Soc_fir.git,2023-10-19 17:01:33+00:00,,0,yuhungtsai0816/Soc_fir,707325350,Verilog,Soc_fir,20,0,2023-10-19 17:03:32+00:00,[],None
587,https://github.com/AryanThosariwal/Verilog.git,2023-10-10 15:45:41+00:00,,0,AryanThosariwal/Verilog,703103519,Verilog,Verilog,15,0,2023-10-10 15:52:49+00:00,[],None
588,https://github.com/davkin0203/ECE128-FPGA-Lab-6.git,2023-10-10 19:05:20+00:00,,0,davkin0203/ECE128-FPGA-Lab-6,703189552,Verilog,ECE128-FPGA-Lab-6,10,0,2023-10-10 20:23:24+00:00,[],None
589,https://github.com/SmrithiGanesh-git/PowerOptimizationRepo.git,2023-10-18 01:14:49+00:00,A synchronous mod 10 counter implemented with and without power optimization techniques,0,SmrithiGanesh-git/PowerOptimizationRepo,706447172,Verilog,PowerOptimizationRepo,221,0,2023-10-30 06:13:50+00:00,[],None
590,https://github.com/johnathan-convertino-afrl/uart_pmod1553.git,2023-10-18 00:53:18+00:00,base uart pmod1553 project files without IP.,0,johnathan-convertino-afrl/uart_pmod1553,706442150,Verilog,uart_pmod1553,14,0,2023-10-18 00:53:44+00:00,[],None
591,https://github.com/mohamed16hosam/4-taps-FFE-Equalizer.git,2023-10-17 14:41:18+00:00,,0,mohamed16hosam/4-taps-FFE-Equalizer,706227837,Verilog,4-taps-FFE-Equalizer,800,0,2023-10-17 15:02:34+00:00,[],None
592,https://github.com/M11107004/SOC_LAB3.git,2023-10-18 15:12:31+00:00,,0,M11107004/SOC_LAB3,706763534,Verilog,SOC_LAB3,11033,0,2023-11-10 10:08:02+00:00,[],None
593,https://github.com/yuchengliu0519/2023-Fall-NTU-Soc-Design-Laboratory-Lab3.git,2023-10-19 02:25:58+00:00,,0,yuchengliu0519/2023-Fall-NTU-Soc-Design-Laboratory-Lab3,706992510,Verilog,2023-Fall-NTU-Soc-Design-Laboratory-Lab3,623,0,2023-10-19 06:03:39+00:00,[],None
594,https://github.com/vedadux/quantile.git,2023-10-15 07:52:39+00:00,Quantile is a quantitative verification framework for masked hardware implementations,0,vedadux/quantile,705159595,Verilog,quantile,183,0,2023-10-20 16:08:35+00:00,[],https://api.github.com/licenses/apache-2.0
595,https://github.com/no1jiangjiang/ds1302.git,2023-10-16 13:13:50+00:00,,0,no1jiangjiang/ds1302,705667259,Verilog,ds1302,9236,0,2023-10-16 13:22:34+00:00,[],None
596,https://github.com/V-Pranathi/Automatic_Roof_Controller.git,2023-10-04 08:20:18+00:00,,0,V-Pranathi/Automatic_Roof_Controller,700244627,Verilog,Automatic_Roof_Controller,326,0,2023-10-25 12:18:18+00:00,[],None
597,https://github.com/alexdocu1/Lab4.git,2023-10-03 02:01:36+00:00,,0,alexdocu1/Lab4,699621282,Verilog,Lab4,4,0,2023-10-03 02:04:26+00:00,[],None
598,https://github.com/himanshu5-prog/tt_um_mac_impl.git,2023-10-05 04:03:19+00:00,,0,himanshu5-prog/tt_um_mac_impl,700670157,Verilog,tt_um_mac_impl,18,0,2023-10-07 21:26:12+00:00,[],https://api.github.com/licenses/apache-2.0
599,https://github.com/pbellob/Diigital1.git,2023-10-03 16:55:46+00:00,Aqui se pondrá todos los elementos ,0,pbellob/Diigital1,699953465,Verilog,Diigital1,8363,0,2023-10-03 17:37:47+00:00,[],None
600,https://github.com/OmarBadr108/Asynchronous-FIFO.git,2023-10-03 04:38:16+00:00,top and syb modules of an async FIFO,0,OmarBadr108/Asynchronous-FIFO,699659037,Verilog,Asynchronous-FIFO,3,0,2023-10-03 04:42:34+00:00,[],None
601,https://github.com/Beanavil/Abejaruco.git,2023-10-03 15:01:09+00:00,Verilog implementation of several components of RISC-V processor,0,Beanavil/Abejaruco,699900556,Verilog,Abejaruco,532,0,2024-01-25 09:51:38+00:00,[],https://api.github.com/licenses/gpl-3.0
602,https://github.com/karimmahmoud22/Digital_Design.git,2023-10-05 10:10:12+00:00,,0,karimmahmoud22/Digital_Design,700798037,Verilog,Digital_Design,40571,0,2024-02-12 09:33:45+00:00,[],https://api.github.com/licenses/mit
603,https://github.com/chuncheyang1130/Systolic_Array.git,2023-10-11 08:58:54+00:00,,0,chuncheyang1130/Systolic_Array,703444345,Verilog,Systolic_Array,20,0,2023-10-30 13:38:26+00:00,[],None
604,https://github.com/KoustubhJain/4-bit_ALU.git,2023-10-12 06:37:12+00:00,"This repo contains all the code (verilog, spice and magic layout files) that I used to design a 4-bit ALU from scratch.",0,KoustubhJain/4-bit_ALU,703903491,Verilog,4-bit_ALU,2516,0,2023-12-29 19:05:45+00:00,[],None
605,https://github.com/indigolxy/Vector-Processor.git,2023-10-20 14:42:28+00:00,,0,indigolxy/Vector-Processor,707736359,Verilog,Vector-Processor,19203,0,2023-11-18 10:30:05+00:00,[],None
606,https://github.com/GU-Student-Projects/CPEN230L.git,2023-10-17 03:50:30+00:00,Lab Verilog Assignments for CPEN230L,0,GU-Student-Projects/CPEN230L,705968141,Verilog,CPEN230L,16286,0,2023-11-03 06:37:54+00:00,[],https://api.github.com/licenses/mit
607,https://github.com/shem-snow/Computer_Design_Lab.git,2023-10-06 23:59:00+00:00,ECE 3710 taken during the Fall of 2023,0,shem-snow/Computer_Design_Lab,701567795,Verilog,Computer_Design_Lab,17677,0,2024-01-04 08:09:34+00:00,[],None
608,https://github.com/afkisch/lab1.git,2023-10-10 19:45:47+00:00,,0,afkisch/lab1,703205147,Verilog,lab1,15,0,2023-11-30 23:25:02+00:00,[],None
609,https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification.git,2023-10-17 08:23:55+00:00,verilog practice,0,idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification,706060493,Verilog,Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification,190,0,2023-10-17 08:31:16+00:00,[],None
610,https://github.com/LeoLiangjianbin/qingnianhu_soc_v0.git,2023-10-17 03:25:12+00:00,a trail based on efabless caravel ,0,LeoLiangjianbin/qingnianhu_soc_v0,705961074,Verilog,qingnianhu_soc_v0,11924,0,2023-10-17 03:26:36+00:00,[],https://api.github.com/licenses/apache-2.0
611,https://github.com/llorenzana/Traffic_Controller.git,2023-10-16 19:23:03+00:00,,0,llorenzana/Traffic_Controller,705832675,Verilog,Traffic_Controller,36,0,2023-10-19 19:16:02+00:00,[],None
612,https://github.com/ssshetty11/FFVD_uart.git,2023-10-18 05:19:05+00:00,ffvd assignment,0,ssshetty11/FFVD_uart,706512430,Verilog,FFVD_uart,14,0,2023-10-25 14:26:59+00:00,[],None
613,https://github.com/mopplayer/Cyclone-III-NIOS-II-Kit-Starter-Board.git,2023-10-05 12:56:06+00:00,Examples and Docs for Cyclone III FPGA Starter Board and Nios II Embedded Evaluation Kit Cyclone III Edition,0,mopplayer/Cyclone-III-NIOS-II-Kit-Starter-Board,700864412,Verilog,Cyclone-III-NIOS-II-Kit-Starter-Board,173241,0,2023-10-05 13:12:52+00:00,[],None
614,https://github.com/Sindhurae/100_days_of_rtl.git,2023-10-14 10:28:32+00:00,,0,Sindhurae/100_days_of_rtl,704863330,Verilog,100_days_of_rtl,4,0,2023-10-15 17:30:11+00:00,[],None
615,https://github.com/Tapas-Services/TSoC.git,2023-10-12 08:14:14+00:00,Tapas SoC ,0,Tapas-Services/TSoC,703941509,Verilog,TSoC,11922,0,2023-10-16 04:52:13+00:00,[],https://api.github.com/licenses/apache-2.0
616,https://github.com/khb84341/simple_cpu.git,2023-10-13 11:38:06+00:00,Microprocessor project designing simple processor FSM,0,khb84341/simple_cpu,704496401,Verilog,simple_cpu,2,0,2023-11-01 13:18:53+00:00,[],None
617,https://github.com/mtsfreitas/morse-code-in-verilog.git,2023-10-08 21:53:32+00:00,,0,mtsfreitas/morse-code-in-verilog,702233434,Verilog,morse-code-in-verilog,3383,0,2023-10-08 21:56:51+00:00,[],None
618,https://github.com/WongChaoya/Bin2Gray.git,2023-10-11 01:37:37+00:00,,0,WongChaoya/Bin2Gray,703298005,Verilog,Bin2Gray,0,0,2023-10-11 02:09:35+00:00,[],None
619,https://github.com/kirsjo/ECE128-Lab6.git,2023-10-10 18:54:25+00:00,,0,kirsjo/ECE128-Lab6,703185570,Verilog,ECE128-Lab6,2,0,2023-10-10 18:55:09+00:00,[],None
620,https://github.com/chahaktyagi/599_public.git,2023-10-12 03:21:56+00:00,Temp repo,0,chahaktyagi/599_public,703848077,,599_public,4,0,2023-10-13 05:34:12+00:00,[],None
621,https://github.com/MoustafaDarsh/fixed-point-sigmoid-and-tanh-using-PWL.git,2023-10-12 02:52:25+00:00,,0,MoustafaDarsh/fixed-point-sigmoid-and-tanh-using-PWL,703838899,Verilog,fixed-point-sigmoid-and-tanh-using-PWL,2,0,2023-10-12 02:54:41+00:00,[],None
622,https://github.com/snevindsouza/FPGA_Matrix_Keypad_Verilog.git,2023-10-16 14:01:22+00:00,Verilog module to understand the use of FPGA 4x4 hex matrix keypad and display the outputs in multiplexed 7 segment display.,0,snevindsouza/FPGA_Matrix_Keypad_Verilog,705689762,Verilog,FPGA_Matrix_Keypad_Verilog,9,0,2023-10-21 11:21:15+00:00,"['fpga', 'verilog', 'verilog-hdl', 'vhdl']",https://api.github.com/licenses/mit
623,https://github.com/fpganow/ip_export_uart.git,2023-10-16 12:38:31+00:00,How to use LabVIEW FPGA (via IP Export) to write a UART tranceiver and export to a Vivado design,0,fpganow/ip_export_uart,705651371,Verilog,ip_export_uart,13,0,2023-10-17 01:58:40+00:00,[],None
624,https://github.com/jackeryli/verilog-study.git,2023-10-17 23:41:30+00:00,Study for ENGR 468/568,0,jackeryli/verilog-study,706426191,Verilog,verilog-study,12,0,2023-10-18 19:50:00+00:00,['verilog'],https://api.github.com/licenses/mit
625,https://github.com/rjkly98/r11943107_lab3.git,2023-10-19 14:05:28+00:00,,0,rjkly98/r11943107_lab3,707246085,Verilog,r11943107_lab3,2283,0,2023-10-19 14:06:22+00:00,[],None
626,https://github.com/Ananddodiya/git-clone-your-github-repo-URL-.git,2023-10-19 06:12:21+00:00,,0,Ananddodiya/git-clone-your-github-repo-URL-,707052893,Verilog,git-clone-your-github-repo-URL-,11924,0,2023-10-19 06:13:45+00:00,[],https://api.github.com/licenses/apache-2.0
627,https://github.com/IRiDecenT/Computer_Organization_lab.git,2023-10-17 01:49:37+00:00,,0,IRiDecenT/Computer_Organization_lab,705936312,Verilog,Computer_Organization_lab,595,0,2023-10-17 04:29:01+00:00,[],https://api.github.com/licenses/gpl-3.0
628,https://github.com/mohamed16hosam/32-bit-Single-Cycle-MIPS-Processor.git,2023-10-17 15:16:03+00:00,,0,mohamed16hosam/32-bit-Single-Cycle-MIPS-Processor,706246364,Verilog,32-bit-Single-Cycle-MIPS-Processor,1208,0,2023-10-17 15:19:05+00:00,[],None
629,https://github.com/MahmouodMagdi/Modular-Inverse.git,2023-10-20 15:09:40+00:00,A SystemVerilog Implementation of the Montgomery Modular Inverse with Binary Extended Euclidean Algorithm,0,MahmouodMagdi/Modular-Inverse,707747979,Verilog,Modular-Inverse,1690,0,2023-10-20 22:12:45+00:00,[],None
630,https://github.com/JerryLin0810/VLSI_System_Design.git,2023-10-05 08:32:45+00:00,NCKU VLSI System Design (Graduated level),0,JerryLin0810/VLSI_System_Design,700757871,Verilog,VLSI_System_Design,6626,0,2023-10-05 08:46:33+00:00,[],None
631,https://github.com/ailtonljr/TestLedBoard.git,2023-10-03 20:39:40+00:00,Testa a placa Led do FPGA,0,ailtonljr/TestLedBoard,700041475,Verilog,TestLedBoard,37,0,2023-10-03 20:39:59+00:00,[],None
632,https://github.com/sameekshya1999/-Seven-segment-display-using-ripple-counter-and-de-10-nano.git,2023-10-04 16:04:49+00:00, Seven segment display using ripple counter and de 10 nano using Quartus prime for schemantic circuit and modelsim for simulation.,0,sameekshya1999/-Seven-segment-display-using-ripple-counter-and-de-10-nano,700448614,Verilog,-Seven-segment-display-using-ripple-counter-and-de-10-nano,19105,0,2023-10-04 18:55:59+00:00,[],None
633,https://github.com/nishit0072e/Register_PIPO_PISO.git,2023-10-06 10:23:05+00:00,"Parallel in Parallel out, Parallel in Serial out Register Implementation with expansion Capabilities",0,nishit0072e/Register_PIPO_PISO,701287218,Verilog,Register_PIPO_PISO,1,0,2023-10-06 10:25:23+00:00,[],None
634,https://github.com/kigerliu/verilog_examples.git,2023-10-08 11:05:47+00:00,,0,kigerliu/verilog_examples,702053114,Verilog,verilog_examples,313,0,2023-10-08 11:16:06+00:00,[],None
635,https://github.com/wizardoflogic/lostin.git,2023-10-08 15:41:56+00:00,,0,wizardoflogic/lostin,702134105,Verilog,lostin,405239,0,2023-10-08 15:53:41+00:00,[],None
636,https://github.com/ZarcoDCarlos/ECE3300_Digital_Circuit_Design_Verilog.git,2023-10-08 06:32:54+00:00,Code I did in the spring of 2023 for my HDL class covering Verilog and programming the Nexys A7-100T FPGA.,0,ZarcoDCarlos/ECE3300_Digital_Circuit_Design_Verilog,701982786,Verilog,ECE3300_Digital_Circuit_Design_Verilog,5121,0,2023-10-09 00:52:39+00:00,[],None
637,https://github.com/OjasviSingh/Task_11.1.git,2023-10-08 06:48:22+00:00,,0,OjasviSingh/Task_11.1,701986259,Verilog,Task_11.1,742,0,2023-10-08 06:49:55+00:00,[],None
638,https://github.com/SaxonRah/OpenAndromeda.git,2023-10-06 04:57:14+00:00,,0,SaxonRah/OpenAndromeda,701174839,Verilog,OpenAndromeda,6,0,2023-10-06 04:58:08+00:00,[],https://api.github.com/licenses/mit
639,https://github.com/AdityaDeepak55/Single-Cycle_32-bit_RISC_V_CPU.git,2023-10-10 11:46:10+00:00,Implements the 32-bit RV32I instruction set. Can be run on the Basys-3 FPGA board,0,AdityaDeepak55/Single-Cycle_32-bit_RISC_V_CPU,702989910,Verilog,Single-Cycle_32-bit_RISC_V_CPU,10,0,2023-10-10 11:56:34+00:00,[],None
640,https://github.com/MilkShakeBro/VLSI_PDA_HW1.git,2023-10-03 06:31:47+00:00,,0,MilkShakeBro/VLSI_PDA_HW1,699691717,Verilog,VLSI_PDA_HW1,17709,0,2023-10-03 06:38:25+00:00,[],None
641,https://github.com/csaethre19/mini-mips.git,2023-10-03 23:18:14+00:00,,0,csaethre19/mini-mips,700087382,Verilog,mini-mips,12135,0,2023-10-04 00:31:52+00:00,[],None
642,https://github.com/PratikshaTapkeer/8-bit-ALU.git,2023-10-04 06:23:32+00:00,The ALU is implemented on FPGA and performed various operation on it.The ALU is designed using Verilog-HDL in Quartus Prime,0,PratikshaTapkeer/8-bit-ALU,700199773,Verilog,8-bit-ALU,429,0,2023-10-09 21:28:43+00:00,[],None
643,https://github.com/fantaocn8/ahb-fifo.git,2023-10-19 03:16:21+00:00,,0,fantaocn8/ahb-fifo,707005765,Verilog,ahb-fifo,2,0,2023-10-19 03:17:34+00:00,[],None
644,https://github.com/manav4code/AMBA-AXI-Lite.git,2023-10-18 21:39:53+00:00,Implementation of AMBA AXI Lite System Bus Architecture,0,manav4code/AMBA-AXI-Lite,706923170,Verilog,AMBA-AXI-Lite,8,0,2023-10-18 21:43:54+00:00,[],None
645,https://github.com/urish/tt05-simon-game-openlane2.git,2023-10-13 07:43:48+00:00,Simon Says game submission for TT05 (with OpenLane 2),0,urish/tt05-simon-game-openlane2,704409814,Verilog,tt05-simon-game-openlane2,439,0,2023-10-13 07:59:51+00:00,[],https://api.github.com/licenses/apache-2.0
646,https://github.com/Shivangi2207/Fire_detector_RISCV.git,2023-10-04 18:10:10+00:00,,0,Shivangi2207/Fire_detector_RISCV,700506899,Verilog,Fire_detector_RISCV,14554,0,2023-10-27 10:51:13+00:00,[],None
647,https://github.com/pooyaaf/Computer-Architecture-Lab.git,2023-10-16 16:06:08+00:00,Computer Architecture Lab Projects,0,pooyaaf/Computer-Architecture-Lab,705748450,Verilog,Computer-Architecture-Lab,5146,0,2024-02-10 14:12:47+00:00,[],None
648,https://github.com/ShwetaKiranTotla/Micro-processor-Design-Verification.git,2023-10-15 04:19:01+00:00,"Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.",0,ShwetaKiranTotla/Micro-processor-Design-Verification,705116454,Verilog,Micro-processor-Design-Verification,137,0,2024-01-11 04:38:06+00:00,"['cocotb', 'cocotb-testing', 'design-verification', 'flash', 'makefile', 'python', 'risc', 'sdram', 'sdram-controller', 'testbench', 'uart', 'verification']",None
649,https://github.com/whr-a/RISCV-CPU.git,2023-10-08 12:05:19+00:00,,0,whr-a/RISCV-CPU,702069561,Verilog,RISCV-CPU,1946,0,2023-10-24 18:15:08+00:00,[],None
650,https://github.com/idrak28/100days_of_RTL.git,2023-10-16 17:35:17+00:00,,0,idrak28/100days_of_RTL,705789478,Verilog,100days_of_RTL,100,0,2023-10-27 16:25:09+00:00,[],None
651,https://github.com/OrientalHorizon/Tomasulo-CPU.git,2023-10-07 14:28:20+00:00,一个简单的处理器。,0,OrientalHorizon/Tomasulo-CPU,701778337,Verilog,Tomasulo-CPU,9430,0,2024-01-04 07:35:09+00:00,[],https://api.github.com/licenses/apache-2.0
652,https://github.com/jxes993409/2023-Fall-SoC-Design.git,2023-10-19 13:58:11+00:00,,0,jxes993409/2023-Fall-SoC-Design,707242590,Verilog,2023-Fall-SoC-Design,676,0,2024-03-17 08:32:56+00:00,[],None
653,https://github.com/4i4urin/verilog.git,2023-10-07 09:19:24+00:00,Repo of homework assignments on computer systems engineering / verilog,0,4i4urin/verilog,701688465,Verilog,verilog,350,0,2023-10-07 11:16:34+00:00,[],None
654,https://github.com/JuniMay/nku-mips.git,2023-10-07 06:45:22+00:00,,0,JuniMay/nku-mips,701648049,Verilog,nku-mips,242,0,2023-11-12 07:59:40+00:00,[],None
655,https://github.com/Yamami1221/gray_code.git,2023-10-03 07:31:57+00:00,,0,Yamami1221/gray_code,699713712,Verilog,gray_code,3,0,2023-10-03 07:32:09+00:00,[],None
656,https://github.com/ariyanhossain2208/4-bit-ALU-Performing-Operations.git,2023-10-03 07:40:46+00:00,,0,ariyanhossain2208/4-bit-ALU-Performing-Operations,699716760,Verilog,4-bit-ALU-Performing-Operations,337,0,2023-10-03 07:41:19+00:00,[],None
657,https://github.com/andrewboudreau/RPS-Circuit.git,2023-10-03 03:34:28+00:00,A rock paper scissor digital circuit,0,andrewboudreau/RPS-Circuit,699643430,Verilog,RPS-Circuit,27,0,2023-10-03 05:17:07+00:00,[],None
658,https://github.com/PrathamGit-dev/AI-DL-Accelerator-CNN.git,2023-10-03 11:48:34+00:00,,0,PrathamGit-dev/AI-DL-Accelerator-CNN,699812080,Verilog,AI-DL-Accelerator-CNN,661,0,2023-10-03 11:50:44+00:00,[],None
659,https://github.com/himanshu5-prog/tt_um_mac.git,2023-10-05 03:58:32+00:00,,0,himanshu5-prog/tt_um_mac,700669090,Verilog,tt_um_mac,12,0,2023-10-05 03:58:38+00:00,[],https://api.github.com/licenses/apache-2.0
660,https://github.com/AnimeshJhawar/Digital-Circuit-Simulation.git,2023-10-13 09:26:22+00:00,,0,AnimeshJhawar/Digital-Circuit-Simulation,704448481,Verilog,Digital-Circuit-Simulation,15,0,2023-10-13 09:27:47+00:00,[],None
661,https://github.com/mahikagup10/Digital-Design-and-Computer-Organization-Laboratory.git,2023-10-11 12:21:24+00:00,,0,mahikagup10/Digital-Design-and-Computer-Organization-Laboratory,703532568,Verilog,Digital-Design-and-Computer-Organization-Laboratory,962,0,2023-10-11 13:34:39+00:00,[],None
662,https://github.com/snevindsouza/Counter_using_clock_divider_Verilog.git,2023-10-07 01:03:02+00:00,A simple 4 bit counter using clock divider is created and implemented using Spartan 6 FPGA. Outputs are displayed in LEDs,0,snevindsouza/Counter_using_clock_divider_Verilog,701578941,Verilog,Counter_using_clock_divider_Verilog,32,0,2023-10-21 11:27:56+00:00,"['fpga', 'verilog', 'vhdl']",https://api.github.com/licenses/mit
663,https://github.com/gme-cefet/pmu-circuits.git,2023-10-07 01:13:25+00:00,,0,gme-cefet/pmu-circuits,701580755,Verilog,pmu-circuits,5118,0,2023-10-07 01:15:00+00:00,[],https://api.github.com/licenses/apache-2.0
664,https://github.com/dangkhoaln/sap1.git,2023-10-08 01:08:27+00:00,SAP1 with Verilog.,0,dangkhoaln/sap1,701922996,Verilog,sap1,10,0,2023-10-08 01:11:38+00:00,[],None
665,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-41.git,2023-10-05 18:21:16+00:00,GCD COMPUTATION,0,rajitha0119/100-DAYS-OF-RTL-DAY-41,701011907,Verilog,100-DAYS-OF-RTL-DAY-41,256,0,2023-10-05 18:23:32+00:00,[],None
666,https://github.com/hitshuangwei/E203_SoC.git,2023-10-05 07:44:00+00:00,Design of a SoC based E203 core,0,hitshuangwei/E203_SoC,700738907,Verilog,E203_SoC,34608,0,2023-10-10 08:08:32+00:00,[],None
667,https://github.com/HenryJuan325/IC_CONTEST_2021_Geofence-System.git,2023-10-06 04:32:46+00:00,,0,HenryJuan325/IC_CONTEST_2021_Geofence-System,701168700,Verilog,IC_CONTEST_2021_Geofence-System,1044,0,2023-10-06 04:38:05+00:00,[],None
668,https://github.com/ead0601/gates.git,2023-10-13 03:29:35+00:00,Multiple FPGA/CPLD designs,0,ead0601/gates,704333687,Verilog,gates,43582,0,2023-10-22 06:16:46+00:00,[],None
669,https://github.com/larasobral/FFT_Version.git,2023-10-10 15:00:35+00:00,Todas as versões das minhas tentativas de rodar o código.,0,larasobral/FFT_Version,703081274,Verilog,FFT_Version,104,0,2023-10-12 14:35:35+00:00,[],None
670,https://github.com/Garenbbbb/5-stage-pipeline-cpu.git,2023-10-15 19:34:24+00:00,,0,Garenbbbb/5-stage-pipeline-cpu,705358256,Verilog,5-stage-pipeline-cpu,1387,0,2023-10-15 19:37:11+00:00,[],None
671,https://github.com/IslamAdam/JESD204_dev.git,2023-10-20 11:22:19+00:00,,0,IslamAdam/JESD204_dev,707656473,,JESD204_dev,194,0,2023-11-07 04:33:33+00:00,[],None
672,https://github.com/dlau-xilinx/qdma_git_explore.git,2023-10-20 18:00:20+00:00,,0,dlau-xilinx/qdma_git_explore,707811411,Verilog,qdma_git_explore,408,0,2023-10-27 17:52:38+00:00,[],None
673,https://github.com/go1dmenFPGA/test.git,2023-10-12 13:57:51+00:00,,0,go1dmenFPGA/test,704083913,Verilog,test,0,0,2023-10-12 14:05:24+00:00,[],None
674,https://github.com/b3nsonchang/SoC_lab3_fir.git,2023-10-19 08:41:12+00:00,SoC_Lab3_FIR waveform and log upload,0,b3nsonchang/SoC_lab3_fir,707110184,Verilog,SoC_lab3_fir,3507,0,2023-10-19 08:44:01+00:00,[],None
675,https://github.com/Subha175/SPI-Based-Temperature-Sens.git,2023-10-19 05:47:57+00:00,,0,Subha175/SPI-Based-Temperature-Sens,707044861,Verilog,SPI-Based-Temperature-Sens,5,0,2023-10-19 06:07:59+00:00,[],None
676,https://github.com/BitsByToader/RISC_V_PIPELINE.git,2023-10-04 17:00:17+00:00,A pipelined implementation of the base RISC-V ISA written in verilog.,0,BitsByToader/RISC_V_PIPELINE,700474326,Verilog,RISC_V_PIPELINE,10,0,2023-10-04 17:05:59+00:00,[],None
677,https://github.com/ishaan2307/pir_motion_1st_try-.git,2023-10-05 11:52:04+00:00,,0,ishaan2307/pir_motion_1st_try-,700836921,Verilog,pir_motion_1st_try-,2,0,2023-10-05 11:52:38+00:00,[],None
678,https://github.com/djkabutar/lvds_loopback.git,2023-10-06 12:12:07+00:00,Loopback for the LVDS,0,djkabutar/lvds_loopback,701328381,Verilog,lvds_loopback,5,0,2023-10-06 12:12:49+00:00,[],None
679,https://github.com/hhe07/ecen2350-tone.git,2023-10-07 17:55:50+00:00,,0,hhe07/ecen2350-tone,701839146,Verilog,ecen2350-tone,1131,0,2023-10-07 17:56:25+00:00,[],None
680,https://github.com/Ellibola/EDAi2.git,2023-10-18 21:46:44+00:00,3rd AI-design-contest,0,Ellibola/EDAi2,706926633,Verilog,EDAi2,24731,0,2023-10-18 21:48:13+00:00,[],https://api.github.com/licenses/apache-2.0
681,https://github.com/roboticvedant/CLA_4bit_adder.git,2023-10-18 20:53:26+00:00,"This repository hosts a Verilog RTL design of a 4-bit carry-lookahead adder (CLA), optimized for high-performance binary arithmetic. The design uses 'Generate' and 'Propagate' logic for efficient carry computation, enabling parallel operations. Suitable for educational, research, and development activities",0,roboticvedant/CLA_4bit_adder,706900850,Verilog,CLA_4bit_adder,6,0,2023-10-18 20:57:37+00:00,[],None
682,https://github.com/TKAndyLiang/SoC-lab3.git,2023-10-18 12:09:59+00:00,,0,TKAndyLiang/SoC-lab3,706673268,Verilog,SoC-lab3,1659,0,2023-10-19 08:52:58+00:00,[],None
683,https://github.com/PrashantGupta21/Y86_64-Processor.git,2023-10-17 15:54:09+00:00,,0,PrashantGupta21/Y86_64-Processor,706264599,Verilog,Y86_64-Processor,801,0,2023-10-17 15:57:33+00:00,[],None
684,https://github.com/ammulashiva/RISCV_ASIC_2_player_arcade_game.git,2023-10-06 03:12:38+00:00,,0,ammulashiva/RISCV_ASIC_2_player_arcade_game,701150275,Verilog,RISCV_ASIC_2_player_arcade_game,19757,0,2023-11-01 08:49:52+00:00,[],None
685,https://github.com/IswaryaIlanchezhiyan/RISC-V-Digital-Alarm-Clock.git,2023-10-04 14:23:48+00:00,,0,IswaryaIlanchezhiyan/RISC-V-Digital-Alarm-Clock,700400268,Verilog,RISC-V-Digital-Alarm-Clock,10290,0,2023-10-27 17:04:32+00:00,[],None
686,https://github.com/RugenKunkka/ArquitecturaTP3MIPS.git,2023-10-08 01:21:47+00:00,,0,RugenKunkka/ArquitecturaTP3MIPS,701925368,Verilog,ArquitecturaTP3MIPS,20773,0,2023-10-15 15:26:11+00:00,[],None
687,https://github.com/Ner027/VeSPA.git,2023-10-15 15:27:32+00:00,VeSPA ISA Implementation in Verilog for the Xilinx Z7-10,0,Ner027/VeSPA,705282623,Verilog,VeSPA,14394,0,2023-11-06 11:53:30+00:00,[],None
688,https://github.com/csyer/RISC-V-CPU.git,2023-10-10 13:40:25+00:00,,0,csyer/RISC-V-CPU,703042872,Verilog,RISC-V-CPU,8813,0,2023-10-10 13:48:21+00:00,[],None
689,https://github.com/zyx11451/CPU-Simulator.git,2023-10-08 07:23:44+00:00,Arch2023 Homework,0,zyx11451/CPU-Simulator,701994706,Verilog,CPU-Simulator,14369,0,2023-11-04 11:11:00+00:00,[],None
690,https://github.com/zsq259/RISC-V-CPU.git,2023-10-08 10:59:30+00:00,RISC-V-CPU,0,zsq259/RISC-V-CPU,702051088,Verilog,RISC-V-CPU,7790,0,2023-12-17 10:54:36+00:00,[],None
691,https://github.com/komorebilzy/RISC_V_CPU.git,2023-10-08 02:27:51+00:00,"Course Project of CS2951 Computer Architecture, ACM Class 2023",0,komorebilzy/RISC_V_CPU,701936828,Verilog,RISC_V_CPU,9120,0,2023-10-30 13:24:05+00:00,[],None
692,https://github.com/Dario-Fajardo/Practicas-EDC.git,2023-10-11 10:12:30+00:00,Prácticas de Estructuras de Computadores,0,Dario-Fajardo/Practicas-EDC,703477277,Verilog,Practicas-EDC,2684,0,2024-01-24 11:11:50+00:00,[],None
693,https://github.com/vladimir-vasyuk/I2C-modules.git,2023-10-11 06:36:20+00:00,,0,vladimir-vasyuk/I2C-modules,703386492,Verilog,I2C-modules,33,0,2024-02-26 10:59:23+00:00,[],None
694,https://github.com/VirgoLeo1723/Thesis_Fish_Box.git,2023-10-08 08:42:37+00:00,,0,VirgoLeo1723/Thesis_Fish_Box,702014010,Verilog,Thesis_Fish_Box,334,0,2023-10-08 08:48:34+00:00,[],None
695,https://github.com/pangyou00/mydesign_FPGA.git,2023-10-08 09:13:52+00:00,,0,pangyou00/mydesign_FPGA,702022088,Verilog,mydesign_FPGA,15114,0,2023-10-08 09:21:18+00:00,[],None
696,https://github.com/Preethigrace-7/3bit_bus_arbiter.git,2023-10-06 16:13:15+00:00,Verilog code for 3 bit bus arbiter,0,Preethigrace-7/3bit_bus_arbiter,701434350,Verilog,3bit_bus_arbiter,3,0,2023-10-06 16:15:49+00:00,[],None
697,https://github.com/Preethigrace-7/4bit_Rippercarryadder.git,2023-10-06 16:17:28+00:00,verilod code for 4 bit ripple carry adder,0,Preethigrace-7/4bit_Rippercarryadder,701436016,Verilog,4bit_Rippercarryadder,2,0,2023-10-06 16:18:24+00:00,[],None
698,https://github.com/sameekshya1999/Adventure-game.git,2023-10-12 18:07:45+00:00,Rooma and sword game ,0,sameekshya1999/Adventure-game,704186546,Verilog,Adventure-game,9012,0,2023-10-12 18:17:27+00:00,[],None
699,https://github.com/rudra-101/4-byte-RAM.git,2023-10-04 13:48:23+00:00,,0,rudra-101/4-byte-RAM,700382727,Verilog,4-byte-RAM,130,0,2023-10-04 13:51:12+00:00,[],None
700,https://github.com/polatztrk/multiplexer_verilog.git,2023-10-06 07:53:26+00:00,,0,polatztrk/multiplexer_verilog,701231272,Verilog,multiplexer_verilog,4,0,2023-10-06 07:54:01+00:00,[],None
701,https://github.com/algofoogle/tt05-vga-spi-rom.git,2023-10-09 00:37:05+00:00,Test reading/buffering/displaying SPI flash ROM data on VGA display (for TT05),0,algofoogle/tt05-vga-spi-rom,702261487,Verilog,tt05-vga-spi-rom,3473,0,2023-10-09 05:14:55+00:00,[],https://api.github.com/licenses/apache-2.0
702,https://github.com/Cutexbx/lab1.git,2023-10-09 13:04:25+00:00,firandiir,0,Cutexbx/lab1,702509682,Verilog,lab1,3,0,2023-10-09 14:28:55+00:00,[],None
703,https://github.com/amrmagdi777/Viterbi_Decoder.git,2023-10-11 19:58:29+00:00,,0,amrmagdi777/Viterbi_Decoder,703732662,Verilog,Viterbi_Decoder,74,0,2023-10-11 19:58:40+00:00,[],None
704,https://github.com/MoustafaDarsh/floating-point-sigmoid-and-tanh-using-PWL.git,2023-10-12 03:01:14+00:00,,0,MoustafaDarsh/floating-point-sigmoid-and-tanh-using-PWL,703841540,Verilog,floating-point-sigmoid-and-tanh-using-PWL,6,0,2023-10-12 03:02:10+00:00,[],None
705,https://github.com/stevej/tt05-minipit-stevej.git,2023-10-18 01:04:19+00:00,a miniature programmable interrupt timer.,0,stevej/tt05-minipit-stevej,706444662,Verilog,tt05-minipit-stevej,38,0,2023-10-25 21:11:01+00:00,[],https://api.github.com/licenses/apache-2.0
706,https://github.com/zhenhegao/Electronics.git,2023-10-18 08:59:27+00:00,This repository mainly used for electronics code,0,zhenhegao/Electronics,706595463,Verilog,Electronics,5,0,2023-10-18 08:59:59+00:00,[],None
707,https://github.com/MohdAbdulKhadeer/ASIC-Flow-Implementation-on-RV32I-Microarchitecture-using-EDA-Tools.git,2023-10-17 09:25:11+00:00,,0,MohdAbdulKhadeer/ASIC-Flow-Implementation-on-RV32I-Microarchitecture-using-EDA-Tools,706086752,Verilog,ASIC-Flow-Implementation-on-RV32I-Microarchitecture-using-EDA-Tools,4,0,2023-10-19 06:22:00+00:00,[],None
708,https://github.com/AdrikaMohanty/pes_pipeline_mul.git,2023-10-18 14:51:53+00:00,,0,AdrikaMohanty/pes_pipeline_mul,706753476,Verilog,pes_pipeline_mul,11,0,2023-10-18 18:06:40+00:00,[],None
709,https://github.com/Guoz7/tpu-mine.git,2023-10-16 07:59:21+00:00,,0,Guoz7/tpu-mine,705538291,Verilog,tpu-mine,23,0,2023-10-16 09:03:31+00:00,[],None
710,https://github.com/rpirayadi/MIPS.git,2023-10-15 19:37:56+00:00,,0,rpirayadi/MIPS,705359149,Verilog,MIPS,32,0,2023-10-15 19:39:20+00:00,[],None
711,https://github.com/Abner2111/GreayToDecimal.git,2023-10-05 02:13:13+00:00,,0,Abner2111/GreayToDecimal,700643932,Verilog,GreayToDecimal,9360,0,2023-10-05 02:13:47+00:00,[],None
712,https://github.com/Benisonpin/USB_C_Industrial_Camera_FPGA_USB3.git,2023-10-07 04:09:43+00:00,,0,Benisonpin/USB_C_Industrial_Camera_FPGA_USB3,701613998,Verilog,USB_C_Industrial_Camera_FPGA_USB3,60109,0,2023-10-07 04:10:25+00:00,[],None
713,https://github.com/hanerdemhan/Comminication_with_verilog.git,2023-10-10 06:59:14+00:00,Verilog ile temel haberleşme yöntemleri,0,hanerdemhan/Comminication_with_verilog,702867170,Verilog,Comminication_with_verilog,8,0,2023-10-10 07:00:53+00:00,[],None
714,https://github.com/Josue-Marin/SNTRUP677.git,2023-10-09 16:38:01+00:00,"NTRU Prime implementation with parameters: p=677, q=3251, t=101 ",0,Josue-Marin/SNTRUP677,702612430,Verilog,SNTRUP677,76,0,2023-10-10 03:25:04+00:00,[],None
715,https://github.com/Navya-tayi/pes_rr_arbiter.git,2023-10-18 17:31:17+00:00,,0,Navya-tayi/pes_rr_arbiter,706825356,Verilog,pes_rr_arbiter,25,0,2023-10-18 17:31:52+00:00,[],None
716,https://github.com/mercurius-rl/RISCBench.git,2023-10-18 15:36:11+00:00,Self Designed RISC-V Verification/Development GUI Tool,0,mercurius-rl/RISCBench,706774985,Verilog,RISCBench,21,0,2023-10-18 15:36:34+00:00,[],None
717,https://github.com/Shashanksharma280201/pes_FIFO.git,2023-10-18 17:53:31+00:00,,0,Shashanksharma280201/pes_FIFO,706834670,Verilog,pes_FIFO,2,0,2023-10-18 17:54:01+00:00,[],None
718,https://github.com/GuanZhe0707/hdl2023fall.git,2023-10-19 02:14:52+00:00,,0,GuanZhe0707/hdl2023fall,706989459,Verilog,hdl2023fall,502,0,2023-10-19 03:22:05+00:00,[],None
719,https://github.com/williamchang0825/Lab3.git,2023-10-20 19:52:22+00:00,fir,0,williamchang0825/Lab3,707847842,Verilog,Lab3,781,0,2023-10-22 11:35:13+00:00,[],None
720,https://github.com/emareeeb/ddco-iverilogChallenges.git,2023-10-20 05:35:48+00:00,Everything it takes to solve the Iverilog Labs - 3rd DDCO Sem.,0,emareeeb/ddco-iverilogChallenges,707532952,Verilog,ddco-iverilogChallenges,238,0,2023-10-20 13:02:58+00:00,[],None
721,https://github.com/ani171/pes_vending_machine.git,2023-10-20 16:59:31+00:00,,0,ani171/pes_vending_machine,707789780,Verilog,pes_vending_machine,276,0,2023-10-21 02:52:33+00:00,[],None
722,https://github.com/rasin1999/RISC-V-processor.git,2023-10-15 09:13:48+00:00,A multicycle RISC-V processor with SPI Interface ,0,rasin1999/RISC-V-processor,705178521,Verilog,RISC-V-processor,1674,0,2023-10-15 09:31:51+00:00,[],None
723,https://github.com/AdiPadi2703/End-To-End-Encrypted-Communication.git,2023-10-08 17:14:09+00:00,,0,AdiPadi2703/End-To-End-Encrypted-Communication,702162000,Verilog,End-To-End-Encrypted-Communication,45306,0,2023-11-20 16:48:01+00:00,[],None
724,https://github.com/cp024s/AXI-stream.git,2023-10-19 05:02:04+00:00,A point-to-point communication protocol designed for efficient and high-throughput data transfer between components within a system-on-chip (SoC),0,cp024s/AXI-stream,707032369,Verilog,AXI-stream,789,0,2023-11-20 20:12:01+00:00,[],https://api.github.com/licenses/mit
725,https://github.com/BitC3t/CS215_DigitalDesign.git,2023-10-05 19:45:26+00:00,Labs & Assignments regarding CS215,0,BitC3t/CS215_DigitalDesign,701042936,Verilog,CS215_DigitalDesign,7,0,2023-10-05 19:46:15+00:00,[],None
726,https://github.com/BK1031/ece154a.git,2023-10-07 02:10:13+00:00,Assignments from the ECE154A course at UCSB.,0,BK1031/ece154a,701591100,Verilog,ece154a,14058,0,2023-11-24 06:03:49+00:00,[],None
727,https://github.com/JPShen-UWM/Amadeus.git,2023-10-19 17:13:10+00:00,,0,JPShen-UWM/Amadeus,707329956,Verilog,Amadeus,20372,0,2023-12-09 04:29:18+00:00,[],https://api.github.com/licenses/mit
728,https://github.com/gabrielruggie/single-cycle-processor.git,2023-10-07 17:20:12+00:00,,0,gabrielruggie/single-cycle-processor,701829368,Verilog,single-cycle-processor,96,0,2024-01-11 17:48:53+00:00,[],None
729,https://github.com/zizi0123/CPU.git,2023-10-09 04:51:23+00:00,,0,zizi0123/CPU,702317283,Verilog,CPU,2584,0,2023-10-22 12:49:11+00:00,[],None
730,https://github.com/TinyTapeout/tt05-ringosc-counter.git,2023-10-15 11:48:28+00:00,Ring oscillator with counter for testing the power switching in Tiny Tapeout 05,0,TinyTapeout/tt05-ringosc-counter,705217667,Verilog,tt05-ringosc-counter,38,0,2023-10-15 12:11:54+00:00,[],https://api.github.com/licenses/apache-2.0
731,https://github.com/Vishnu5789/100DaysOfRTL.git,2023-10-16 15:38:28+00:00,100 days of RTL Challenge,0,Vishnu5789/100DaysOfRTL,705736561,Verilog,100DaysOfRTL,3573,0,2023-10-16 16:00:45+00:00,[],None
732,https://github.com/briancook247/SWE450.git,2023-10-16 06:41:47+00:00,,0,briancook247/SWE450,705508893,Verilog,SWE450,6787,0,2024-02-27 06:59:36+00:00,[],https://api.github.com/licenses/mit
733,https://github.com/NinjaKnight1/ComputerSystemerCellDetection2.git,2023-10-04 12:06:46+00:00,,0,NinjaKnight1/ComputerSystemerCellDetection2,700336967,Verilog,ComputerSystemerCellDetection2,30439,0,2023-11-01 14:51:10+00:00,[],https://api.github.com/licenses/mit
734,https://github.com/V3D4NTH/von-Neumann.git,2023-10-07 11:41:56+00:00,"An 8-bit micro-computer based on the von-Neumann architecture written in Verilog, Python, and Assembly.",1,V3D4NTH/von-Neumann,701726698,Verilog,von-Neumann,12,0,2023-11-05 14:59:13+00:00,[],None
735,https://github.com/AlbertoLagoFdez/EstructuraComputadores.git,2023-10-18 18:32:17+00:00,,0,AlbertoLagoFdez/EstructuraComputadores,706850995,Verilog,EstructuraComputadores,958,0,2023-10-19 12:35:50+00:00,[],None
736,https://github.com/mohamedtarek54/CORDIC_vectoring-rotation.git,2023-10-12 12:13:07+00:00,Synthesizable CORDIC module that works in vectoring or rotation mode depending on passed parameter.,0,mohamedtarek54/CORDIC_vectoring-rotation,704039058,Verilog,CORDIC_vectoring-rotation,5,0,2023-10-12 12:13:37+00:00,[],None
737,https://github.com/Divya23-star/SDLX_Processor.git,2023-10-12 13:37:43+00:00,,0,Divya23-star/SDLX_Processor,704074822,Verilog,SDLX_Processor,13,0,2023-10-12 13:56:27+00:00,[],None
738,https://github.com/AhmadAlzhrani/Digital-Systems-Design.git,2023-10-11 23:17:59+00:00,,0,AhmadAlzhrani/Digital-Systems-Design,703785877,Verilog,Digital-Systems-Design,228,0,2023-10-11 23:19:10+00:00,[],None
739,https://github.com/minhsun-c/Verilog-CSL.git,2023-10-03 13:49:51+00:00,,0,minhsun-c/Verilog-CSL,699865361,Verilog,Verilog-CSL,64,0,2023-10-05 06:43:48+00:00,[],None
740,https://github.com/salehhesham244/RISC-V.git,2023-10-03 22:40:14+00:00,A single-Cycled Processor with RISC-V architecture,0,salehhesham244/RISC-V,700078042,Verilog,RISC-V,13,0,2023-10-03 22:53:27+00:00,[],None
741,https://github.com/mattvenn/caravel_user_project_mpw9e.git,2023-10-04 15:48:31+00:00,,0,mattvenn/caravel_user_project_mpw9e,700441144,Verilog,caravel_user_project_mpw9e,219314,0,2023-10-04 15:53:48+00:00,[],https://api.github.com/licenses/apache-2.0
742,https://github.com/ryanjuniox/criptografia-verilog.git,2023-10-09 13:37:23+00:00,,0,ryanjuniox/criptografia-verilog,702525591,Verilog,criptografia-verilog,2,0,2023-10-17 18:31:56+00:00,[],None
743,https://github.com/JZ-Ping/TrafficLight_Control.git,2023-10-09 05:51:50+00:00,,0,JZ-Ping/TrafficLight_Control,702333568,Verilog,TrafficLight_Control,2,0,2023-10-09 05:52:10+00:00,[],None
744,https://github.com/birdyberth/usb4tinyfpga.git,2023-10-09 16:31:11+00:00,Asynchronous serial USB transfer for the TinyFPGA BX,0,birdyberth/usb4tinyfpga,702609337,Verilog,usb4tinyfpga,35,0,2023-10-09 16:34:08+00:00,[],https://api.github.com/licenses/apache-2.0
745,https://github.com/dlmosfet/verilog.git,2023-10-15 05:17:05+00:00,,0,dlmosfet/verilog,705127007,Verilog,verilog,70067,0,2023-10-15 05:21:56+00:00,[],None
746,https://github.com/Ritvik123487/ECE241-lab4.git,2023-10-14 20:41:05+00:00,,0,Ritvik123487/ECE241-lab4,705029186,Verilog,ECE241-lab4,1,0,2023-10-14 20:42:25+00:00,[],None
747,https://github.com/saitejagln/16-bit-risc-processor.git,2023-10-14 09:48:34+00:00,,0,saitejagln/16-bit-risc-processor,704853363,Verilog,16-bit-risc-processor,25,0,2023-11-09 09:42:55+00:00,[],None
748,https://github.com/AashiSrivastava/Project_6_HalfAndFullSubtractor_ParallelSubtractor.git,2023-10-11 15:21:50+00:00,"With the help of hardware description language, I've designed full and half subtractor. Also, this project covers the way to design parallel subtractor using Verilog.",0,AashiSrivastava/Project_6_HalfAndFullSubtractor_ParallelSubtractor,703619193,Verilog,Project_6_HalfAndFullSubtractor_ParallelSubtractor,1296,0,2023-10-11 15:22:31+00:00,[],None
749,https://github.com/googleguru/vlsi-implementation.git,2023-10-11 07:58:15+00:00,,0,googleguru/vlsi-implementation,703419380,Verilog,vlsi-implementation,697618,0,2023-10-11 08:05:23+00:00,[],
750,https://github.com/codesiena/caca.git,2023-10-17 06:35:50+00:00,,0,codesiena/caca,706018349,Verilog,caca,8,0,2023-10-17 06:37:30+00:00,[],None
751,https://github.com/Raymonna/fir_axilite_axistream.git,2023-10-19 04:45:04+00:00,,0,Raymonna/fir_axilite_axistream,707028019,Verilog,fir_axilite_axistream,1396,0,2023-11-01 23:16:20+00:00,[],None
752,https://github.com/Tkulishyhan/gsensor.git,2023-10-19 03:44:26+00:00,maximal read gsensor data from de0-nano board,0,Tkulishyhan/gsensor,707012877,Verilog,gsensor,1976,0,2023-10-19 03:50:01+00:00,[],https://api.github.com/licenses/mit
753,https://github.com/Mariela1051/DISPLAYYYYYYYYYYYYYYYYY.git,2023-10-20 21:14:18+00:00,,0,Mariela1051/DISPLAYYYYYYYYYYYYYYYYY,707870398,Verilog,DISPLAYYYYYYYYYYYYYYYYY,12,0,2023-10-20 21:14:23+00:00,[],https://api.github.com/licenses/apache-2.0
754,https://github.com/aniket-mtr/LED-Chaser-Game.git,2023-10-20 11:39:04+00:00,This is my project on Design of Digital Systems,0,aniket-mtr/LED-Chaser-Game,707662255,Verilog,LED-Chaser-Game,1274,0,2023-10-20 11:48:47+00:00,[],None
755,https://github.com/Shashanksharma280201/pes_single_cycle.git,2023-10-18 17:41:27+00:00,,0,Shashanksharma280201/pes_single_cycle,706829461,Verilog,pes_single_cycle,12,0,2023-10-18 17:45:07+00:00,[],None
756,https://github.com/Nada-Salheen/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-10-05 08:15:05+00:00,It is responsible of receiving commands through UART receiver to do different system functions as register file reading/writing or doing some processing using ALU block and send result through UART transmitter communication protocol,0,Nada-Salheen/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,700750774,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,24,0,2023-10-05 08:35:00+00:00,[],None
757,https://github.com/Amperlazar/LogicDesignProject.git,2023-10-03 06:30:24+00:00,,0,Amperlazar/LogicDesignProject,699691313,Verilog,LogicDesignProject,929,0,2023-10-03 15:34:18+00:00,[],None
758,https://github.com/OmarBadr108/SYS_CTRL.git,2023-10-03 04:43:33+00:00,FSM of the whole system controller,0,OmarBadr108/SYS_CTRL,699660421,Verilog,SYS_CTRL,2,0,2023-10-03 04:43:56+00:00,[],None
759,https://github.com/ENVY271204/Ripple-Carry-Adder.git,2023-10-06 22:18:06+00:00,Full Adder implementation in verilog with testbench,0,ENVY271204/Ripple-Carry-Adder,701549128,Verilog,Ripple-Carry-Adder,5,0,2023-10-06 22:24:05+00:00,[],None
760,https://github.com/Khaled-taher/Chipions_Tasks.git,2023-10-07 21:25:08+00:00,,0,Khaled-taher/Chipions_Tasks,701887589,Verilog,Chipions_Tasks,991,0,2023-10-07 21:30:35+00:00,[],None
761,https://github.com/BigNixon/caravel_uniccass_example.git,2023-10-16 17:56:38+00:00,,0,BigNixon/caravel_uniccass_example,705798553,Verilog,caravel_uniccass_example,349671,0,2023-10-16 18:06:06+00:00,[],https://api.github.com/licenses/apache-2.0
762,https://github.com/MonisRaza123/dual_dice.git,2023-10-06 07:03:18+00:00,,0,MonisRaza123/dual_dice,701213421,Verilog,dual_dice,8695,0,2023-10-07 09:22:41+00:00,[],None
763,https://github.com/Conless/tiramisu.git,2023-10-12 01:38:33+00:00,Toy Implementation of RISC-V Architecture Micro Processing Unit,0,Conless/tiramisu,703818504,Verilog,tiramisu,8088,0,2023-10-23 10:39:02+00:00,[],None
764,https://github.com/akhiiasati/Touch_Bell_RISCV.git,2023-10-05 12:47:07+00:00,,0,akhiiasati/Touch_Bell_RISCV,700860415,Verilog,Touch_Bell_RISCV,7171,0,2023-11-01 12:51:21+00:00,[],None
765,https://github.com/malobimukherjee/RISCV-based-Project.git,2023-10-04 18:21:21+00:00,,0,malobimukherjee/RISCV-based-Project,700511583,Verilog,RISCV-based-Project,121,0,2023-11-06 15:55:19+00:00,[],None
766,https://github.com/coolboyvaibhav/verilog.git,2023-10-06 16:02:45+00:00,,0,coolboyvaibhav/verilog,701430184,Verilog,verilog,74,0,2023-12-22 11:44:38+00:00,[],None
767,https://github.com/KIK313/CPU.git,2023-10-07 14:18:07+00:00,,0,KIK313/CPU,701775270,Verilog,CPU,5964,0,2023-10-21 07:58:16+00:00,[],None
768,https://github.com/time-inter-space/CPU.git,2023-10-08 06:11:38+00:00,,0,time-inter-space/CPU,701977907,Verilog,CPU,356,0,2024-01-17 15:04:26+00:00,[],None
769,https://github.com/rajat21186/ProjectViv.git,2023-10-13 09:59:11+00:00,,0,rajat21186/ProjectViv,704461251,Verilog,ProjectViv,3178,0,2024-03-11 16:14:10+00:00,[],None
770,https://github.com/sicajc/IC_LAB_2023.git,2023-10-17 06:56:49+00:00,,0,sicajc/IC_LAB_2023,706026190,Verilog,IC_LAB_2023,283062,0,2024-03-25 14:56:32+00:00,[],None
771,https://github.com/jiqian1984/soc_work_test.git,2023-10-20 08:12:38+00:00,for study and test,0,jiqian1984/soc_work_test,707583686,Verilog,soc_work_test,168,0,2023-10-20 08:36:41+00:00,[],None
772,https://github.com/nutritions/NiuMoWang.git,2023-10-08 07:35:11+00:00,随便传传。。。,0,nutritions/NiuMoWang,701997470,Verilog,NiuMoWang,229561,0,2024-01-14 04:13:07+00:00,[],None
773,https://github.com/ANDYLBOOF/unnamedcourse.git,2023-10-04 16:03:18+00:00,,1,ANDYLBOOF/unnamedcourse,700447986,,unnamedcourse,17,0,2023-10-04 16:03:18+00:00,[],None
774,https://github.com/ashleyleal/ECE241-Verilog-Labs.git,2023-10-03 22:47:20+00:00,Verilog Labs for ECE241 FPGA course at the University of Toronto,0,ashleyleal/ECE241-Verilog-Labs,700079694,Verilog,ECE241-Verilog-Labs,255,0,2023-11-18 03:54:09+00:00,[],None
775,https://github.com/KrishnaBhargavN/Uart.git,2023-10-13 18:20:46+00:00,,0,KrishnaBhargavN/Uart,704649854,Verilog,Uart,43752,0,2023-11-20 17:37:24+00:00,[],None
776,https://github.com/BarryJu1999/SOC_LAB3.git,2023-10-18 08:46:58+00:00,,0,BarryJu1999/SOC_LAB3,706589944,Verilog,SOC_LAB3,4042,0,2023-10-18 08:53:40+00:00,[],None
777,https://github.com/amith-bharadwaj/Hall_sensor_based_Door_Alarm.git,2023-10-04 18:19:37+00:00,,0,amith-bharadwaj/Hall_sensor_based_Door_Alarm,700510836,Verilog,Hall_sensor_based_Door_Alarm,2599,0,2023-11-02 08:33:44+00:00,[],None
778,https://github.com/kar10tik/basic-verilog.git,2023-10-03 16:21:38+00:00,Basic digital blocks coded in Verilog,0,kar10tik/basic-verilog,699938321,Verilog,basic-verilog,321,0,2023-10-03 16:28:36+00:00,[],https://api.github.com/licenses/mit
779,https://github.com/pjb325/ECE-128-Lab-5.git,2023-10-03 18:24:55+00:00,,0,pjb325/ECE-128-Lab-5,699990942,Verilog,ECE-128-Lab-5,3,0,2023-10-03 18:25:44+00:00,[],None
780,https://github.com/gogolB/verilog-tutorials.git,2023-10-03 23:43:42+00:00,,0,gogolB/verilog-tutorials,700093266,Verilog,verilog-tutorials,14,0,2023-10-05 02:16:08+00:00,[],None
781,https://github.com/Namita0007/30-days-of-RTL.git,2023-10-11 05:14:29+00:00,,0,Namita0007/30-days-of-RTL,703358659,Verilog,30-days-of-RTL,56,0,2023-10-11 06:08:03+00:00,[],https://api.github.com/licenses/mit
782,https://github.com/takeshiho0531/verilog-practice.git,2023-10-17 00:57:59+00:00,,0,takeshiho0531/verilog-practice,705923449,Verilog,verilog-practice,40,0,2023-10-18 18:50:26+00:00,[],None
783,https://github.com/FabrizioC01/Architetture.git,2023-10-12 16:29:21+00:00,verilog architetture 23/24,0,FabrizioC01/Architetture,704149291,Verilog,Architetture,22,0,2023-12-08 14:36:16+00:00,[],https://api.github.com/licenses/gpl-3.0
784,https://github.com/eunice-chen/logic-design-lab.git,2023-10-07 13:12:41+00:00,Verilog Used,0,eunice-chen/logic-design-lab,701754834,Verilog,logic-design-lab,67412,0,2023-10-07 13:43:19+00:00,[],None
785,https://github.com/alumpish/CA-Course-Projects.git,2023-10-06 10:43:21+00:00,Projects of the computer architecture course (Fall01) at the University of Tehran.,0,alumpish/CA-Course-Projects,701294556,Verilog,CA-Course-Projects,2144,0,2023-10-06 11:13:12+00:00,"['booth-multiplier', 'computer-architecture', 'mips', 'multi-cycle', 'single-cycle']",https://api.github.com/licenses/mit
786,https://github.com/AashiSrivastava/Project_9_BCDAdder.git,2023-10-16 17:10:22+00:00,This project covers 4 and 8 bit BCD Adder. A Binary-Coded Decimal (BCD) adder is a digital circuit or algorithm that adds two BCD numbers. BCD is a binary-encoded representation of decimal numbers in which each decimal digit is represented by a 4-bit binary number.,0,AashiSrivastava/Project_9_BCDAdder,705778205,Verilog,Project_9_BCDAdder,996,0,2023-10-16 17:10:52+00:00,[],None
787,https://github.com/jorgeav55/Integer_issueque.git,2023-10-16 02:58:35+00:00,,0,jorgeav55/Integer_issueque,705449716,Verilog,Integer_issueque,37,0,2023-10-16 03:29:28+00:00,[],None
788,https://github.com/Josephood7/SoC-lab3.git,2023-10-19 15:26:48+00:00,,0,Josephood7/SoC-lab3,707284750,Verilog,SoC-lab3,651,0,2023-10-19 15:30:11+00:00,[],None
789,https://github.com/abcntuee207/SoC-Lab3.git,2023-10-19 15:01:15+00:00,,0,abcntuee207/SoC-Lab3,707273074,Verilog,SoC-Lab3,1588,0,2023-10-19 15:05:57+00:00,[],None
790,https://github.com/povik/yug3_demo.git,2023-10-19 10:58:48+00:00,,0,povik/yug3_demo,707165688,Verilog,yug3_demo,2,0,2023-10-19 10:59:27+00:00,[],None
791,https://github.com/Shanmukha190602/Basic_Combinational_Circuits.git,2023-10-08 15:31:38+00:00,,0,Shanmukha190602/Basic_Combinational_Circuits,702131061,Verilog,Basic_Combinational_Circuits,3,0,2023-10-08 15:32:53+00:00,[],None
792,https://github.com/anshjoseph/Verilog_FPGA.git,2023-10-08 01:32:40+00:00,,0,anshjoseph/Verilog_FPGA,701927155,Verilog,Verilog_FPGA,4,0,2023-10-08 01:40:24+00:00,[],None
793,https://github.com/cascade-artifacts-designs/cascade-chipyard-b1.git,2023-10-10 13:01:14+00:00,,0,cascade-artifacts-designs/cascade-chipyard-b1,703024077,Verilog,cascade-chipyard-b1,3482,0,2023-10-10 13:17:02+00:00,[],https://api.github.com/licenses/bsd-3-clause
794,https://github.com/YZZZZZ2333/MIPS_RIJ.git,2023-10-15 07:53:23+00:00,,0,YZZZZZ2333/MIPS_RIJ,705159752,Verilog,MIPS_RIJ,15,0,2023-10-15 07:53:30+00:00,[],https://api.github.com/licenses/gpl-3.0
795,https://github.com/snevindsouza/FPGA_DipSwitchControl_verilog.git,2023-10-15 05:51:09+00:00,Verilog module to understand the use of FPGA dip switches and display the outputs in multiplexed 7 segment display.,0,snevindsouza/FPGA_DipSwitchControl_verilog,705133423,Verilog,FPGA_DipSwitchControl_verilog,3,0,2023-10-21 11:23:27+00:00,"['fpga', 'verilog', 'vhdl']",https://api.github.com/licenses/mit
796,https://github.com/gene5487/2023-Fall-NTU-Soc-Design-Laboratory-Lab3.git,2023-10-17 16:53:26+00:00,,0,gene5487/2023-Fall-NTU-Soc-Design-Laboratory-Lab3,706291663,Verilog,2023-Fall-NTU-Soc-Design-Laboratory-Lab3,1087,0,2023-10-17 16:59:32+00:00,[],None
797,https://github.com/DonghanTsai/SoC_lab3.git,2023-10-18 07:54:05+00:00,,0,DonghanTsai/SoC_lab3,706568177,Verilog,SoC_lab3,1832,0,2023-10-18 08:06:00+00:00,[],None
798,https://github.com/scar027/basic-verilog.git,2023-10-08 19:03:23+00:00,Verilog Project Files and Codes created in an Introductory Course to Digital Systems Design taught at an Undergraduate Level.,0,scar027/basic-verilog,702193997,Verilog,basic-verilog,947,0,2023-10-08 19:08:30+00:00,[],https://api.github.com/licenses/mit
799,https://github.com/urielcho/ITA23.git,2023-10-08 23:48:40+00:00,,0,urielcho/ITA23,702253356,Verilog,ITA23,11922,0,2023-10-08 23:49:51+00:00,[],https://api.github.com/licenses/apache-2.0
800,https://github.com/jjv224/ECE128-Lab6.git,2023-10-10 20:10:42+00:00,,0,jjv224/ECE128-Lab6,703213186,Verilog,ECE128-Lab6,6,0,2023-10-10 20:11:40+00:00,[],None
801,https://github.com/jaidenk23/CS3710.git,2023-10-14 20:00:45+00:00,,0,jaidenk23/CS3710,705019610,Verilog,CS3710,7,0,2023-10-14 21:38:21+00:00,[],None
802,https://github.com/khaja7289/digital_clock_alarm.git,2023-10-14 12:41:53+00:00,,0,khaja7289/digital_clock_alarm,704896761,Verilog,digital_clock_alarm,21245,0,2023-10-14 13:51:00+00:00,[],None
803,https://github.com/probablyyw/verilog_learing.git,2023-10-11 09:11:02+00:00,,0,probablyyw/verilog_learing,703449937,Verilog,verilog_learing,672,0,2023-10-12 02:47:36+00:00,[],None
804,https://github.com/Muhammed-Hamzaa/rv32i.git,2023-10-10 11:01:48+00:00,singlecycle,0,Muhammed-Hamzaa/rv32i,702971950,Verilog,rv32i,12,0,2023-10-26 10:53:12+00:00,[],None
805,https://github.com/niiichtsy/ankka-v.git,2023-10-10 11:32:05+00:00,A RISC-V compliant CPU core implemented in verilog.,0,niiichtsy/ankka-v,702984108,Verilog,ankka-v,1,0,2023-10-10 20:36:14+00:00,[],None
806,https://github.com/ricardocutzh/data_chipignite_2034c.git,2023-10-04 23:37:27+00:00,data_chipignite_2034c test,0,ricardocutzh/data_chipignite_2034c,700608311,Verilog,data_chipignite_2034c,7539,0,2023-10-04 23:38:00+00:00,[],https://api.github.com/licenses/apache-2.0
807,https://github.com/zyw02/CS902.git,2023-10-05 02:25:43+00:00,,0,zyw02/CS902,700647067,Verilog,CS902,43,0,2023-10-05 02:27:14+00:00,[],None
808,https://github.com/andykofman/Lab4.git,2023-10-11 11:01:11+00:00,Lab assignment DD,0,andykofman/Lab4,703497422,Verilog,Lab4,14,0,2023-10-11 11:02:30+00:00,[],None
809,https://github.com/emm312/cpu-in-sv.git,2023-10-11 07:58:56+00:00,,0,emm312/cpu-in-sv,703419649,Verilog,cpu-in-sv,15318,0,2023-10-17 08:59:06+00:00,[],None
810,https://github.com/ShubhamGitHub528/Home-Automation-System.git,2023-10-06 04:36:18+00:00,,0,ShubhamGitHub528/Home-Automation-System,701169574,Verilog,Home-Automation-System,171,0,2023-12-12 02:34:34+00:00,[],None
811,https://github.com/SahilSira/ASIC_Project_Automatic_Stopping_Car.git,2023-10-09 10:03:14+00:00,,0,SahilSira/ASIC_Project_Automatic_Stopping_Car,702433777,Verilog,ASIC_Project_Automatic_Stopping_Car,126,0,2023-12-12 01:43:36+00:00,[],None
812,https://github.com/emmanuel-valentin/embebidos.git,2023-10-10 05:06:35+00:00,,0,emmanuel-valentin/embebidos,702825516,Verilog,embebidos,1123,0,2023-10-10 05:06:48+00:00,[],None
813,https://github.com/harshfromnow/Logic-Design-Laboratory.git,2023-10-17 11:00:37+00:00,Logic design laboratory (Verilog) codes of semester III,0,harshfromnow/Logic-Design-Laboratory,706126410,Verilog,Logic-Design-Laboratory,40,0,2023-12-29 10:20:06+00:00,[],None
814,https://github.com/ax0080/Accelerator-Architectures-for-Machine-Learning-GPU-Architecture.git,2023-10-04 02:24:00+00:00,,0,ax0080/Accelerator-Architectures-for-Machine-Learning-GPU-Architecture,700133322,Verilog,Accelerator-Architectures-for-Machine-Learning-GPU-Architecture,90,0,2023-10-21 02:56:51+00:00,"['ai', 'aiaccelator', 'cplusplus', 'gpu', 'tpu-acceleration', 'verilog']",None
815,https://github.com/Ranko1911/Estructuras-de-Computadores.git,2023-10-09 11:22:37+00:00,,0,Ranko1911/Estructuras-de-Computadores,702466631,Verilog,Estructuras-de-Computadores,1441,0,2023-10-09 14:23:18+00:00,[],None
816,https://github.com/KishorKumar0/100Day_RTL_Coding_Challenge.git,2023-10-05 13:48:09+00:00,,0,KishorKumar0/100Day_RTL_Coding_Challenge,700889224,Verilog,100Day_RTL_Coding_Challenge,4636,0,2023-10-05 13:50:11+00:00,[],None
817,https://github.com/charline0404/IC-contest.git,2023-10-04 06:48:32+00:00,,0,charline0404/IC-contest,700208414,Verilog,IC-contest,10,0,2023-10-10 04:50:40+00:00,[],None
