package org.altk.lab.cpu

import chisel3._
import chisel3.util._
import chisel3.experimental.BundleLiterals._

class RegUpdate extends CBundle {
  val id = RegId
  val rob = RobId
  val value = Word
}

class RegQuery extends CBundle {
  val req = Input(RegId)
  val resp = Output(new Register)
}

class Register extends CBundle {
  val valid = Bool()
  val src = RobId
  val value = Word
}

class RegBorrow extends CBundle {
  val id = RegId
  val src = RobId
}

class RegisterFile extends CModule {
  val io = IO(new CBundle {
    val query = Vec(p.reg.query.lines, new RegQuery)
    val borrow = Input(CValid(new RegBorrow))
    val update = Input(CValid(new RegUpdate))
    val clear = Input(Bool())
  })

  val regs = if (p.reg.mem) {
    new MemLikeMem(Mem(p.reg.count, new Register))
  } else {
    new VecLikeMem(RegInit(VecInit(List.fill(p.reg.count)((new Register).Lit(
      _.valid -> true.B,
      _.src -> 0.U,
      _.value -> 0.U,
    )))))
  }

  val incoming = Wire(new Register)
  incoming.valid := true.B
  incoming.src := 0.U
  incoming.value := io.update.bits.value
  for (i <- 0 until p.reg.query.lines) {
    val q = io.query(i)
    val reg = regs(q.req)
    q.resp := MuxCase(reg, Seq(
      (q.req === 0.U) -> (new Register).Lit(_.valid -> true.B, _.src -> 0.U, _.value -> 0.U),
      (io.update.valid && io.update.bits.id === q.req && reg.src === io.update.bits.rob) -> incoming,
    ))
  }

  val ramAccessors = (0 until p.reg.count).map(regs(_))

  if (p.reg.mem) {
    when (reset.asBool) {
      for (reg <- ramAccessors) {
        reg.valid := true.B
        reg.src := 0.U
        reg.value := 0.U
      }
    }
  }

  when (ready && io.update.valid) {
    val data = io.update.bits
    when (data.id =/= 0.U) {
      if (p.isFirrtlBuggy) {
        val reg = WireDefault(regs(data.id))
        val wr = regs(data.id)
        wr.value := data.value
        when (!io.borrow.valid || io.borrow.bits.id =/= data.id) {
          wr.valid := data.rob === reg.src || io.clear
        }
      } else {
        val reg = regs(data.id)
        reg.value := data.value
        when (!io.borrow.valid || io.borrow.bits.id =/= data.id) {
          reg.valid := data.rob === reg.src || io.clear
        }
      }
    }
  }

  when (ready && io.clear) {
    ramAccessors.foreach(_.valid := true.B)
  }

  when (ready && !io.clear) {
    when (io.borrow.valid) {
      val data = io.borrow.bits
      when (data.id =/= 0.U) {
        val reg = regs(data.id)
        reg.valid := false.B
        reg.src := data.src
      }
    }
  }.otherwise {
    io <> DontCare
  }
}
