5 15 fd81 4 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (div1.vcd) 2 -o (div1.cdd) 2 -v (div1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 div1.v 10 30 1 
2 1 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 b 2 12 107000b 1 0 31 0 32 49 0 ffffffff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 div1.v 14 21 1 
2 2 15 15 50005 1 0 1004 0 0 32 48 0 0
2 3 15 15 10001 0 1 1410 0 0 32 33 a
2 4 15 15 10005 1 37 16 2 3
2 5 16 16 c000c 1 0 1004 0 0 32 48 0 0
2 6 16 16 80008 0 1 1410 0 0 32 33 b
2 7 16 16 8000c 1 37 16 5 6
2 8 17 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 18 a000a 1 1 1004 0 0 32 33 a
2 11 18 18 50006 1 0 1008 0 0 32 48 20 0
2 12 18 18 5000a 1 4 1000 10 11 32 50 0 ffffffff 0 0 0 0
2 13 18 18 10001 0 1 1410 0 0 32 33 b
2 14 18 18 1000a 1 37 12 12 13
2 15 19 19 20002 1 0 1008 0 0 32 48 5 0
2 16 19 19 10002 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 17 0 0 0 4
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 14 0 4
4 14 0 16 16 4
4 16 0 17 0 4
3 1 main.u$1 "main.u$1" 0 div1.v 23 28 1 
