INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/csim/build'
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../../src/hyst.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/csim/build'
[+] Hysteresis passed!
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
