// Seed: 3711452110
module module_0;
  wire id_1;
  assign module_2.id_2 = 0;
  assign id_1 = id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 ();
  logic id_1;
  wire  id_2;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule
module module_2 (
    input wand id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output uwire id_5,
    input wire id_6,
    input tri id_7
);
  logic id_9;
  ;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout supply0 id_1;
  assign id_1 = -1;
endmodule
