--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml videomem.twx videomem.ncd -o videomem.twr videomem.pcf

Design file:              videomem.ncd
Physical constraint file: videomem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MemDB<0>    |    3.105(R)|    0.083(R)|clk_BUFGP         |   0.000|
MemDB<1>    |    2.203(R)|   -0.211(R)|clk_BUFGP         |   0.000|
MemDB<2>    |    2.422(R)|   -0.358(R)|clk_BUFGP         |   0.000|
MemDB<3>    |    2.859(R)|    0.084(R)|clk_BUFGP         |   0.000|
MemDB<4>    |    3.486(R)|   -0.285(R)|clk_BUFGP         |   0.000|
MemDB<5>    |    4.030(R)|   -0.459(R)|clk_BUFGP         |   0.000|
MemDB<6>    |    3.197(R)|   -0.831(R)|clk_BUFGP         |   0.000|
MemDB<7>    |    5.502(R)|   -1.598(R)|clk_BUFGP         |   0.000|
MemDB<8>    |    2.160(R)|    0.418(R)|clk_BUFGP         |   0.000|
MemDB<9>    |    2.190(R)|    0.154(R)|clk_BUFGP         |   0.000|
MemDB<10>   |    3.325(R)|    0.165(R)|clk_BUFGP         |   0.000|
MemDB<11>   |    3.046(R)|   -0.256(R)|clk_BUFGP         |   0.000|
MemDB<12>   |    2.498(R)|    0.477(R)|clk_BUFGP         |   0.000|
MemDB<13>   |    2.832(R)|   -0.043(R)|clk_BUFGP         |   0.000|
MemDB<14>   |    3.379(R)|   -0.138(R)|clk_BUFGP         |   0.000|
MemDB<15>   |    3.502(R)|   -0.038(R)|clk_BUFGP         |   0.000|
btn<3>      |    5.858(R)|    0.109(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ps2c
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<3>      |    5.741(F)|    0.574(F)|ps2c_BUFGP        |   0.000|
ps2d        |    3.109(F)|    0.793(F)|ps2c_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MemAdr<1>   |   11.819(R)|clk_BUFGP         |   0.000|
MemAdr<2>   |   23.812(R)|clk_BUFGP         |   0.000|
MemAdr<3>   |   25.519(R)|clk_BUFGP         |   0.000|
MemAdr<4>   |   25.438(R)|clk_BUFGP         |   0.000|
MemAdr<5>   |   26.050(R)|clk_BUFGP         |   0.000|
MemAdr<6>   |   26.126(R)|clk_BUFGP         |   0.000|
MemAdr<7>   |   26.773(R)|clk_BUFGP         |   0.000|
MemAdr<8>   |   26.663(R)|clk_BUFGP         |   0.000|
MemAdr<9>   |   28.450(R)|clk_BUFGP         |   0.000|
MemAdr<10>  |   29.022(R)|clk_BUFGP         |   0.000|
MemAdr<11>  |   28.702(R)|clk_BUFGP         |   0.000|
MemAdr<12>  |   29.469(R)|clk_BUFGP         |   0.000|
MemAdr<13>  |   29.681(R)|clk_BUFGP         |   0.000|
MemAdr<14>  |   30.079(R)|clk_BUFGP         |   0.000|
MemAdr<15>  |   31.187(R)|clk_BUFGP         |   0.000|
MemAdr<16>  |   29.404(R)|clk_BUFGP         |   0.000|
MemAdr<17>  |   30.269(R)|clk_BUFGP         |   0.000|
MemAdr<18>  |   13.906(R)|clk_BUFGP         |   0.000|
MemAdr<19>  |   13.562(R)|clk_BUFGP         |   0.000|
MemAdr<20>  |   13.505(R)|clk_BUFGP         |   0.000|
MemAdr<21>  |   13.881(R)|clk_BUFGP         |   0.000|
MemAdr<22>  |   14.559(R)|clk_BUFGP         |   0.000|
MemAdr<23>  |   13.840(R)|clk_BUFGP         |   0.000|
MemDB<0>    |   12.156(R)|clk_BUFGP         |   0.000|
MemDB<1>    |   16.625(R)|clk_BUFGP         |   0.000|
MemDB<2>    |   17.137(R)|clk_BUFGP         |   0.000|
MemDB<3>    |   17.385(R)|clk_BUFGP         |   0.000|
MemDB<4>    |   13.760(R)|clk_BUFGP         |   0.000|
MemDB<5>    |   16.844(R)|clk_BUFGP         |   0.000|
MemDB<6>    |   16.860(R)|clk_BUFGP         |   0.000|
MemDB<7>    |   17.358(R)|clk_BUFGP         |   0.000|
MemDB<8>    |   12.402(R)|clk_BUFGP         |   0.000|
MemDB<9>    |   17.191(R)|clk_BUFGP         |   0.000|
MemDB<10>   |   17.196(R)|clk_BUFGP         |   0.000|
MemDB<11>   |   17.444(R)|clk_BUFGP         |   0.000|
MemDB<12>   |   12.725(R)|clk_BUFGP         |   0.000|
MemDB<13>   |   16.846(R)|clk_BUFGP         |   0.000|
MemDB<14>   |   17.356(R)|clk_BUFGP         |   0.000|
MemDB<15>   |   17.602(R)|clk_BUFGP         |   0.000|
MemWR       |   17.304(R)|clk_BUFGP         |   0.000|
RamCS       |   14.843(R)|clk_BUFGP         |   0.000|
vgaBlue<3>  |   16.501(R)|clk_BUFGP         |   0.000|
vgaGreen<3> |   15.782(R)|clk_BUFGP         |   0.000|
vgaRed<2>   |   17.560(R)|clk_BUFGP         |   0.000|
vgaRed<3>   |   15.867(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.844|         |         |         |
ps2c           |         |   12.534|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2c
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ps2c           |         |         |         |    4.813|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 03 21:46:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



