design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/htamas/progs/gfmpw1-multi.v2/openlane/output_mux,output_mux,23_12_13_05_22,flow completed,0h2m16s0ms,0h1m32s0ms,4859.375,0.16,1943.75,8.54,-1,442.18,114,0,0,0,0,0,0,0,0,0,0,-1,-1,12494,1425,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,4049590.0,0.0,14.09,16.07,0.16,-1,10.3,278,386,3,111,0,0,0,287,0,0,2,0,0,3,1,224,99,12,6,465,202,113,276,311,1367,31433.068799999997,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,25.0,40.0,24.0,1,40,42.140,46.620,0.3,1,4,0.45,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
