// Seed: 1253674231
module module_0;
  always @(1) begin
    id_1 = 1;
  end
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    input wand id_11
    , id_14,
    input wire id_12
    , id_15
);
  wire id_16;
  assign id_15 = id_9;
  xor (id_0, id_10, id_11, id_12, id_14, id_15, id_16, id_2, id_3, id_4, id_6, id_7, id_8, id_9);
  module_0();
endmodule
