<h4><strong>Step 1:</strong></h4><div class="answer"> <p>(a)</p> <p>Refer to Figure P14.14 (a) in the textbook for the circuit.</p> <p>From the circuit, functions <img src="images/3657-14-14P-i1.png" /> are,</p> <p> <img src="images/3657-14-14P-i2.png" /> </p> <p>And</p> <p> <img src="images/3657-14-14P-i3.png" /> </p> <p>(b)</p> <p>Refer to Figure P14.14 (b) in the textbook for the circuit.</p> <p> </p> <p>From the circuit, functions <img src="images/3657-14-14P-i4.png" /> are,</p> <p> <img src="images/3657-14-14P-i5.png" /> </p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>For each circuit, node <i>Y</i> nominally satisfies both conditions. That is node, <i>Y</i> is the function of <i>A</i> and <i>B.</i></p> <p> <b>General function of the circuits:</b> </p> <p>In Figure (a), with <i>A</i> high and <i>B</i> low, <i>Y</i> is not pulled down completely to ground but remains at <img src="images/3657-14-14P-i6.png" />, due to PMOS threshold voltage.</p> <p>Circuit (b) does not have any problem. But node <i>X</i> is floating foe <i>A</i>, <i>B</i> both high. However, <i>X</i> is not an output node. The body effect makes this worse. Notice that here both the circuits are complementary (CMOS) NOR gate function.</p> <p> <img src="images/3657-14-14P-i7.png" /> </p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>If in each case, the terminal connected to <img src="images/3657-14-14P-i8.png" /> is instead connected to a signal <i>C</i>, then the node <i>Y</i> is,</p> <p> <img src="images/3657-14-14P-i9.png" /> </p> <p>Thus, it gives a three input NOR gate function for both the circuits (a) and (b). Here, there is a practical problem in the circuit that the series PMOS do not operate well with a low input. The output <i>Y</i> is pulled down only one threshold drop below ground voltage, when <i>C</i> is high.</p></div>