/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_tt0p75vm10c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -10.000000 ;
    nom_voltage         : 0.750000 ;

    voltage_map(VDD, 0.750000);  
    voltage_map(VSS, 0.0);
    operating_conditions("tt0p75vm10c"){
        process     : 1 ;
        temperature : -10.000000 ;
        voltage     : 0.750000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : tt0p75vm10c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 60658.200000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006894;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003787") ;
            }
            fall_power("scalar") {
                values ("0.003787") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006764;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003787") ;
            }
            fall_power("scalar") {
                values ("0.003787") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001601;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.702573, 0.716580, 0.732347, 0.756325, 0.791838" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003787") ;
            }
            fall_power("scalar") {
                values ("0.003787") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003781 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.141994, 0.157557, 0.175077, 0.201719, 0.241177" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.230911, 0.246474, 0.263993, 0.290636, 0.330094" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.780637, 0.796200, 0.813719, 0.840362, 0.879820" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.780637" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.098457") ;
            }
            fall_power("scalar") {
                values ("0.122051") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.034115") ;
            }
            fall_power("scalar") {
                values ("0.114902") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.066286") ;
            }
            fall_power("scalar") {
                values ("0.118476") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006068") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001753 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.203581, 0.217854, 0.235920, 0.267193, 0.320911",\
              "0.191502, 0.205775, 0.223842, 0.255114, 0.308833",\
              "0.178201, 0.192474, 0.210541, 0.241813, 0.295532",\
              "0.156640, 0.170912, 0.188979, 0.220252, 0.273970",\
              "0.129639, 0.143911, 0.161978, 0.193251, 0.246969"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.203581, 0.217854, 0.235920, 0.267193, 0.320911",\
              "0.191502, 0.205775, 0.223842, 0.255114, 0.308833",\
              "0.178201, 0.192474, 0.210541, 0.241813, 0.295532",\
              "0.156640, 0.170912, 0.188979, 0.220252, 0.273970",\
              "0.129639, 0.143911, 0.161978, 0.193251, 0.246969"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.116765, 0.109992, 0.101662, 0.089960, 0.073796",\
              "0.137733, 0.130959, 0.122630, 0.110927, 0.094764",\
              "0.161691, 0.154917, 0.146588, 0.134885, 0.118722",\
              "0.197954, 0.191180, 0.182851, 0.171148, 0.154985",\
              "0.250955, 0.244182, 0.235853, 0.224150, 0.207986"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.116765, 0.109992, 0.101662, 0.089960, 0.073796",\
              "0.137733, 0.130959, 0.122630, 0.110927, 0.094764",\
              "0.161691, 0.154917, 0.146588, 0.134885, 0.118722",\
              "0.197954, 0.191180, 0.182851, 0.171148, 0.154985",\
              "0.250955, 0.244182, 0.235853, 0.224150, 0.207986"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003787") ;
            }
            fall_power("scalar") {
                values ("0.003787") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001200 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.150112, 0.164572, 0.183017, 0.214696, 0.263756",\
              "0.135337, 0.149798, 0.168242, 0.199921, 0.248982",\
              "0.118268, 0.132729, 0.151174, 0.182853, 0.231913",\
              "0.092436, 0.106897, 0.125341, 0.157020, 0.206081",\
              "0.054411, 0.068872, 0.087317, 0.118996, 0.168056"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.150112, 0.164572, 0.183017, 0.214696, 0.263756",\
              "0.135337, 0.149798, 0.168242, 0.199921, 0.248982",\
              "0.118268, 0.132729, 0.151174, 0.182853, 0.231913",\
              "0.092436, 0.106897, 0.125341, 0.157020, 0.206081",\
              "0.054411, 0.068872, 0.087317, 0.118996, 0.168056"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.217955, 0.211706, 0.203266, 0.191345, 0.173875",\
              "0.238923, 0.232673, 0.224233, 0.212313, 0.194842",\
              "0.262881, 0.256631, 0.248191, 0.236271, 0.218800",\
              "0.299144, 0.292895, 0.284455, 0.272534, 0.255063",\
              "0.352145, 0.345896, 0.337456, 0.325535, 0.308065"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.217955, 0.211706, 0.203266, 0.191345, 0.173875",\
              "0.238923, 0.232673, 0.224233, 0.212313, 0.194842",\
              "0.262881, 0.256631, 0.248191, 0.236271, 0.218800",\
              "0.299144, 0.292895, 0.284455, 0.272534, 0.255063",\
              "0.352145, 0.345896, 0.337456, 0.325535, 0.308065"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.028646") ;
            }
            fall_power("scalar") {
                values ("0.028646") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001545 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.095369, 0.112124, 0.132478, 0.168263, 0.224997",\
              "0.080594, 0.097349, 0.117703, 0.153488, 0.210222",\
              "0.063525, 0.080281, 0.100635, 0.136420, 0.193153",\
              "0.037693, 0.054448, 0.074802, 0.110587, 0.167321",\
              "0.000000, 0.016423, 0.036778, 0.072562, 0.129296"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.095369, 0.112124, 0.132478, 0.168263, 0.224997",\
              "0.080594, 0.097349, 0.117703, 0.153488, 0.210222",\
              "0.063525, 0.080281, 0.100635, 0.136420, 0.193153",\
              "0.037693, 0.054448, 0.074802, 0.110587, 0.167321",\
              "0.000000, 0.016423, 0.036778, 0.072562, 0.129296"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.286593, 0.269806, 0.249314, 0.219898, 0.179352",\
              "0.301570, 0.284783, 0.264290, 0.234875, 0.194328",\
              "0.318683, 0.301895, 0.281403, 0.251988, 0.211441",\
              "0.344585, 0.327798, 0.307305, 0.277890, 0.237344",\
              "0.382443, 0.365656, 0.345164, 0.315748, 0.275202"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.286593, 0.269806, 0.249314, 0.219898, 0.179352",\
              "0.301570, 0.284783, 0.264290, 0.234875, 0.194328",\
              "0.318683, 0.301895, 0.281403, 0.251988, 0.211441",\
              "0.344585, 0.327798, 0.307305, 0.277890, 0.237344",\
              "0.382443, 0.365656, 0.345164, 0.315748, 0.275202"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.010119") ;
            }
            fall_power("scalar") {
                values ("0.010119") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001626 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.109158, 0.125913, 0.146638, 0.182358, 0.239538",\
              "0.097078, 0.113834, 0.134558, 0.170279, 0.227460",\
              "0.083778, 0.100532, 0.121258, 0.156978, 0.214159",\
              "0.062216, 0.078972, 0.099696, 0.135416, 0.192598",\
              "0.035215, 0.051971, 0.072695, 0.108415, 0.165597"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.109158, 0.125913, 0.146638, 0.182358, 0.239538",\
              "0.097078, 0.113834, 0.134558, 0.170279, 0.227460",\
              "0.083778, 0.100532, 0.121258, 0.156978, 0.214159",\
              "0.062216, 0.078972, 0.099696, 0.135416, 0.192598",\
              "0.035215, 0.051971, 0.072695, 0.108415, 0.165597"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.237066, 0.221807, 0.204529, 0.177954, 0.136986",\
              "0.252042, 0.236784, 0.219506, 0.192930, 0.151963",\
              "0.269155, 0.253897, 0.236619, 0.210043, 0.169075",\
              "0.295057, 0.279799, 0.262521, 0.235945, 0.194978",\
              "0.332916, 0.317658, 0.300379, 0.273804, 0.232836"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.237066, 0.221807, 0.204529, 0.177954, 0.136986",\
              "0.252042, 0.236784, 0.219506, 0.192930, 0.151963",\
              "0.269155, 0.253897, 0.236619, 0.210043, 0.169075",\
              "0.295057, 0.279799, 0.262521, 0.235945, 0.194978",\
              "0.332916, 0.317658, 0.300379, 0.273804, 0.232836"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006963") ;
            }
            fall_power("scalar") {
                values ("0.006963") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003863 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.238598, 0.245369, 0.250630, 0.257344, 0.264997" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.555045, 0.561815, 0.567076, 0.573790, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.555045, 0.561815, 0.567076, 0.573790, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.555045" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.640336") ;
            }
            fall_power("scalar") {
                values ("0.960503") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006667") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001763 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223476, 0.238041, 0.255895, 0.287905, 0.341857",\
              "0.209088, 0.223652, 0.241506, 0.273516, 0.327468",\
              "0.193218, 0.207783, 0.225636, 0.257647, 0.311599",\
              "0.172314, 0.186879, 0.204733, 0.236742, 0.290695",\
              "0.141808, 0.156371, 0.174226, 0.206235, 0.260188"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223476, 0.238041, 0.255895, 0.287905, 0.341857",\
              "0.209088, 0.223652, 0.241506, 0.273516, 0.327468",\
              "0.193218, 0.207783, 0.225636, 0.257647, 0.311599",\
              "0.172314, 0.186879, 0.204733, 0.236742, 0.290695",\
              "0.141808, 0.156371, 0.174226, 0.206235, 0.260188"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.114866, 0.108111, 0.099727, 0.087747, 0.071368",\
              "0.123946, 0.117191, 0.108806, 0.096827, 0.080447",\
              "0.131389, 0.124635, 0.116250, 0.104270, 0.087891",\
              "0.140877, 0.134122, 0.125738, 0.113758, 0.097379",\
              "0.151815, 0.145060, 0.136675, 0.124696, 0.108316"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.114866, 0.108111, 0.099727, 0.087747, 0.071368",\
              "0.123946, 0.117191, 0.108806, 0.096827, 0.080447",\
              "0.131389, 0.124635, 0.116250, 0.104270, 0.087891",\
              "0.140877, 0.134122, 0.125738, 0.113758, 0.097379",\
              "0.151815, 0.145060, 0.136675, 0.124696, 0.108316"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004382") ;
            }
            fall_power("scalar") {
                values ("0.004382") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001191 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159608, 0.170304, 0.181798, 0.196930, 0.218727",\
              "0.153053, 0.163749, 0.175243, 0.190375, 0.212172",\
              "0.147747, 0.158442, 0.169936, 0.185069, 0.206865",\
              "0.140987, 0.151683, 0.163177, 0.178309, 0.200106",\
              "0.133152, 0.143848, 0.155342, 0.170474, 0.192271"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159608, 0.170304, 0.181798, 0.196930, 0.218727",\
              "0.153053, 0.163749, 0.175243, 0.190375, 0.212172",\
              "0.147747, 0.158442, 0.169936, 0.185069, 0.206865",\
              "0.140987, 0.151683, 0.163177, 0.178309, 0.200106",\
              "0.133152, 0.143848, 0.155342, 0.170474, 0.192271"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.157139, 0.152016, 0.147083, 0.140002, 0.129846",\
              "0.166218, 0.161096, 0.156163, 0.149082, 0.138926",\
              "0.173662, 0.168539, 0.163606, 0.156525, 0.146369",\
              "0.183150, 0.178027, 0.173094, 0.166013, 0.155857",\
              "0.194087, 0.188964, 0.184031, 0.176950, 0.166795"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.157139, 0.152016, 0.147083, 0.140002, 0.129846",\
              "0.166218, 0.161096, 0.156163, 0.149082, 0.138926",\
              "0.173662, 0.168539, 0.163606, 0.156525, 0.146369",\
              "0.183150, 0.178027, 0.173094, 0.166013, 0.155857",\
              "0.194087, 0.188964, 0.184031, 0.176950, 0.166795"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.028646") ;
            }
            fall_power("scalar") {
                values ("0.028646") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.257880, 0.289658, 0.320399, 0.378851, 0.496219",\
              "0.264651, 0.296429, 0.327170, 0.385622, 0.502989",\
              "0.269911, 0.301689, 0.332431, 0.390883, 0.508251",\
              "0.276625, 0.308403, 0.339145, 0.397596, 0.514964",\
              "0.284278, 0.316057, 0.346797, 0.405250, 0.522617"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.257880, 0.289658, 0.320399, 0.378851, 0.496219",\
              "0.264651, 0.296429, 0.327170, 0.385622, 0.502989",\
              "0.269911, 0.301689, 0.332431, 0.390883, 0.508251",\
              "0.276625, 0.308403, 0.339145, 0.397596, 0.514964",\
              "0.284278, 0.316057, 0.346797, 0.405250, 0.522617"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.154370, 0.174235, 0.195533, 0.235447, 0.314139",\
              "0.160818, 0.180684, 0.201981, 0.241895, 0.320587",\
              "0.165828, 0.185694, 0.206991, 0.246905, 0.325598",\
              "0.172222, 0.192088, 0.213386, 0.253299, 0.331992",\
              "0.179511, 0.199377, 0.220674, 0.260588, 0.339280"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.154370, 0.174235, 0.195533, 0.235447, 0.314139",\
              "0.160818, 0.180684, 0.201981, 0.241895, 0.320587",\
              "0.165828, 0.185694, 0.206991, 0.246905, 0.325598",\
              "0.172222, 0.192088, 0.213386, 0.253299, 0.331992",\
              "0.179511, 0.199377, 0.220674, 0.260588, 0.339280"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.020033, 0.066354, 0.121662, 0.234755, 0.468249" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.020033, 0.066354, 0.121662, 0.234755, 0.468249" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.013515, 0.046877, 0.086051, 0.163960, 0.322064" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.013515, 0.046877, 0.086051, 0.163960, 0.322064" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003260, 0.003260, 0.003260, 0.003260, 0.003260") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.363212;
  }
  


}   /* cell() */

}   /* library() */

