{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619764657076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619764657076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 23:37:37 2021 " "Processing started: Thu Apr 29 23:37:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619764657076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764657076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExU -c ExU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExU -c ExU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764657076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619764657339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619764657339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/srl64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/srl64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRL64-rtl " "Found design unit 1: SRL64-rtl" {  } { { "SourceCode/SRL64.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/SRL64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664704 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRL64 " "Found entity 1: SRL64" {  } { { "SourceCode/SRL64.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/SRL64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sra64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sra64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRA64-rtl " "Found design unit 1: SRA64-rtl" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/SRA64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664706 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRA64 " "Found entity 1: SRA64" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/SRA64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sll64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sll64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL64-rtl " "Found design unit 1: SLL64-rtl" {  } { { "SourceCode/SLL64.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/SLL64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664707 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL64 " "Found entity 1: SLL64" {  } { { "SourceCode/SLL64.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/SLL64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/shiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftUnit-rtl " "Found design unit 1: ShiftUnit-rtl" {  } { { "SourceCode/ShiftUnit.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ShiftUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftUnit " "Found entity 1: ShiftUnit" {  } { { "SourceCode/ShiftUnit.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ShiftUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/logicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/logicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnit-rtl " "Found design unit 1: LogicUnit-rtl" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/LogicUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664709 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/LogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-rtl " "Found design unit 1: Full_Adder-rtl" {  } { { "SourceCode/Full_Adder.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/Full_Adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "SourceCode/Full_Adder.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/execunit_cskip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/execunit_cskip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecUnit_CSkip-rtl " "Found design unit 1: ExecUnit_CSkip-rtl" {  } { { "SourceCode/ExecUnit_CSkip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ExecUnit_CSkip.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664711 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecUnit_CSkip " "Found entity 1: ExecUnit_CSkip" {  } { { "SourceCode/ExecUnit_CSkip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ExecUnit_CSkip.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/carry_skip_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/carry_skip_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Skip_Block-rtl " "Found design unit 1: Carry_Skip_Block-rtl" {  } { { "SourceCode/Carry_Skip_Block.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/Carry_Skip_Block.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664712 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Skip_Block " "Found entity 1: Carry_Skip_Block" {  } { { "SourceCode/Carry_Skip_Block.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/Carry_Skip_Block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/arithunit_cskip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/arithunit_cskip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithUnit_CSkip-rtl " "Found design unit 1: ArithUnit_CSkip-rtl" {  } { { "SourceCode/ArithUnit_CSkip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ArithUnit_CSkip.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664713 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithUnit_CSkip " "Found entity 1: ArithUnit_CSkip" {  } { { "SourceCode/ArithUnit_CSkip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ArithUnit_CSkip.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder_skip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder_skip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_Skip-rtl " "Found design unit 1: Adder_Skip-rtl" {  } { { "SourceCode/Adder_Skip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/Adder_Skip.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664714 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_Skip " "Found entity 1: Adder_Skip" {  } { { "SourceCode/Adder_Skip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/Adder_Skip.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619764664714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764664714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExecUnit_CSkip " "Elaborating entity \"ExecUnit_CSkip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619764664741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trash_cout ExecUnit_CSkip.vhd(45) " "Verilog HDL or VHDL warning at ExecUnit_CSkip.vhd(45): object \"trash_cout\" assigned a value but never read" {  } { { "SourceCode/ExecUnit_CSkip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ExecUnit_CSkip.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619764664742 "|ExecUnit_CSkip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trash_ovfl ExecUnit_CSkip.vhd(45) " "Verilog HDL or VHDL warning at ExecUnit_CSkip.vhd(45): object \"trash_ovfl\" assigned a value but never read" {  } { { "SourceCode/ExecUnit_CSkip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ExecUnit_CSkip.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619764664742 "|ExecUnit_CSkip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "throwaway ExecUnit_CSkip.vhd(46) " "Verilog HDL or VHDL warning at ExecUnit_CSkip.vhd(46): object \"throwaway\" assigned a value but never read" {  } { { "SourceCode/ExecUnit_CSkip.vhd" "" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ExecUnit_CSkip.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619764664743 "|ExecUnit_CSkip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicUnit LogicUnit:LogicUnit64 " "Elaborating entity \"LogicUnit\" for hierarchy \"LogicUnit:LogicUnit64\"" {  } { { "SourceCode/ExecUnit_CSkip.vhd" "LogicUnit64" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ExecUnit_CSkip.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithUnit_CSkip ArithUnit_CSkip:ArithUnit64 " "Elaborating entity \"ArithUnit_CSkip\" for hierarchy \"ArithUnit_CSkip:ArithUnit64\"" {  } { { "SourceCode/ExecUnit_CSkip.vhd" "ArithUnit64" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ExecUnit_CSkip.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Skip ArithUnit_CSkip:ArithUnit64\|Adder_Skip:Adder64 " "Elaborating entity \"Adder_Skip\" for hierarchy \"ArithUnit_CSkip:ArithUnit64\|Adder_Skip:Adder64\"" {  } { { "SourceCode/ArithUnit_CSkip.vhd" "Adder64" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ArithUnit_CSkip.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Skip_Block ArithUnit_CSkip:ArithUnit64\|Adder_Skip:Adder64\|Carry_Skip_Block:\\result:0:CSB " "Elaborating entity \"Carry_Skip_Block\" for hierarchy \"ArithUnit_CSkip:ArithUnit64\|Adder_Skip:Adder64\|Carry_Skip_Block:\\result:0:CSB\"" {  } { { "SourceCode/Adder_Skip.vhd" "\\result:0:CSB" { Text "C:/Users/Ben/Documents/ExU/SourceCode/Adder_Skip.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder ArithUnit_CSkip:ArithUnit64\|Adder_Skip:Adder64\|Carry_Skip_Block:\\result:0:CSB\|Full_Adder:fa0 " "Elaborating entity \"Full_Adder\" for hierarchy \"ArithUnit_CSkip:ArithUnit64\|Adder_Skip:Adder64\|Carry_Skip_Block:\\result:0:CSB\|Full_Adder:fa0\"" {  } { { "SourceCode/Carry_Skip_Block.vhd" "fa0" { Text "C:/Users/Ben/Documents/ExU/SourceCode/Carry_Skip_Block.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftUnit ShiftUnit:ShiftUnit64 " "Elaborating entity \"ShiftUnit\" for hierarchy \"ShiftUnit:ShiftUnit64\"" {  } { { "SourceCode/ExecUnit_CSkip.vhd" "ShiftUnit64" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ExecUnit_CSkip.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL64 ShiftUnit:ShiftUnit64\|SLL64:SLL64unit " "Elaborating entity \"SLL64\" for hierarchy \"ShiftUnit:ShiftUnit64\|SLL64:SLL64unit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SLL64unit" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ShiftUnit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL64 ShiftUnit:ShiftUnit64\|SRL64:SRL64unit " "Elaborating entity \"SRL64\" for hierarchy \"ShiftUnit:ShiftUnit64\|SRL64:SRL64unit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SRL64unit" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ShiftUnit.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA64 ShiftUnit:ShiftUnit64\|SRA64:SRA64unit " "Elaborating entity \"SRA64\" for hierarchy \"ShiftUnit:ShiftUnit64\|SRA64:SRA64unit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SRA64unit" { Text "C:/Users/Ben/Documents/ExU/SourceCode/ShiftUnit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764664789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619764668058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619764670144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619764670144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1819 " "Implemented 1819 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "137 " "Implemented 137 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619764670254 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619764670254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1615 " "Implemented 1615 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619764670254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619764670254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619764670274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 23:37:50 2021 " "Processing ended: Thu Apr 29 23:37:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619764670274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619764670274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619764670274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619764670274 ""}
