# Project 3: Design and Synthesis of a Counter

The objective of this project was to design a 16-bit counter that would output to seven-segment
displays. The counter would be simulated in ModelSim and then synthesized with Quartus along
with a seven-segment driver.
