

================================================================
== Vitis HLS Report for 'rendering_Pipeline_RAST2'
================================================================
* Date:           Sun Jun 23 07:16:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rendering
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.895 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|        ?|  0.259 us|         ?|   44|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- RAST2   |       42|        ?|        43|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    267|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    4360|   3318|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|     706|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    5066|   3740|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       4|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |mul_9s_9s_18_3_1_U3      |mul_9s_9s_18_3_1      |        0|   1|     0|     0|    0|
    |mul_9s_9s_18_3_1_U4      |mul_9s_9s_18_3_1      |        0|   1|     0|     0|    0|
    |mul_9s_9s_18_3_1_U5      |mul_9s_9s_18_3_1      |        0|   1|     0|     0|    0|
    |udiv_31ns_8ns_8_35_1_U2  |udiv_31ns_8ns_8_35_1  |        0|   0|  2180|  1659|    0|
    |urem_31ns_8ns_8_35_1_U1  |urem_31ns_8ns_8_35_1  |        0|   0|  2180|  1659|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Total                    |                      |        0|   3|  4360|  3318|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_mulsub_9s_9s_18s_18_4_1_U6  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    |mac_mulsub_9s_9s_18s_18_4_1_U7  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    |mac_mulsub_9s_9s_18s_18_4_1_U8  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_fu_455_p2           |         +|   0|  0|  39|          32|           1|
    |k_2_fu_325_p2         |         +|   0|  0|  38|          31|           1|
    |x_fu_350_p2           |         +|   0|  0|  15|           8|           8|
    |y_fu_358_p2           |         +|   0|  0|  15|           8|           8|
    |sub_ln52_1_fu_408_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln52_fu_366_p2    |         -|   0|  0|  14|           9|           9|
    |sub_ln53_1_fu_417_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln53_fu_371_p2    |         -|   0|  0|  14|           9|           9|
    |sub_ln54_1_fu_426_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln54_fu_376_p2    |         -|   0|  0|  14|           9|           9|
    |icmp_ln174_fu_319_p2  |      icmp|   0|  0|  38|          31|          31|
    |or_ln56_1_fu_439_p2   |        or|   0|  0|  18|          18|          18|
    |or_ln56_fu_435_p2     |        or|   0|  0|  18|          18|          18|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 267|         201|         141|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_k_1       |  14|          3|   31|         93|
    |i_1_fu_88                  |   9|          2|   32|         64|
    |k_fu_84                    |   9|          2|   31|         62|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  59|         13|  128|        287|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_udiv_i_reg_613                 |   8|   0|    8|          0|
    |i_1_fu_88                          |  32|   0|   32|          0|
    |i_1_load_reg_694                   |  32|   0|   32|          0|
    |i_reg_699                          |  32|   0|   32|          0|
    |icmp_ln174_reg_599                 |   1|   0|    1|          0|
    |k_2_reg_603                        |  31|   0|   31|          0|
    |k_fu_84                            |  31|   0|   31|          0|
    |mul_ln52_reg_675                   |  18|   0|   18|          0|
    |mul_ln53_reg_680                   |  18|   0|   18|          0|
    |mul_ln54_reg_685                   |  18|   0|   18|          0|
    |rem_urem_i_reg_608                 |   8|   0|    8|          0|
    |sext_ln146_cast_reg_527            |  18|   0|   18|          0|
    |sext_ln22_1_cast_reg_577           |  18|   0|   18|          0|
    |sext_ln23_1_cast_reg_567           |  18|   0|   18|          0|
    |sub22_i_i_cast_cast_reg_557        |  18|   0|   18|          0|
    |sub31_i_i_cast_cast_reg_547        |  18|   0|   18|          0|
    |sub42_i_i_cast_cast_reg_537        |  18|   0|   18|          0|
    |sub_ln52_reg_630                   |   9|   0|    9|          0|
    |sub_ln53_reg_635                   |   9|   0|    9|          0|
    |sub_ln54_reg_640                   |   9|   0|    9|          0|
    |tmp_reg_690                        |   1|   0|    1|          0|
    |x_reg_618                          |   8|   0|    8|          0|
    |y_reg_624                          |   8|   0|    8|          0|
    |zext_ln22_1_cast_reg_582           |   8|   0|    9|          1|
    |zext_ln22_2_cast_reg_552           |   8|   0|    9|          1|
    |zext_ln22_3_cast_reg_572           |   8|   0|    9|          1|
    |zext_ln22_cast_reg_542             |   8|   0|    9|          1|
    |zext_ln23_1_cast_reg_562           |   8|   0|    9|          1|
    |zext_ln23_cast_reg_532             |   8|   0|    9|          1|
    |icmp_ln174_reg_599                 |  64|  32|    1|          0|
    |x_reg_618                          |  64|  32|    8|          0|
    |y_reg_624                          |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 706|  96|  537|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_RAST2|  return value|
|max_index_0              |   in|   31|     ap_none|               max_index_0|        scalar|
|fragment_x_address0      |  out|    9|   ap_memory|                fragment_x|         array|
|fragment_x_ce0           |  out|    1|   ap_memory|                fragment_x|         array|
|fragment_x_we0           |  out|    1|   ap_memory|                fragment_x|         array|
|fragment_x_d0            |  out|    8|   ap_memory|                fragment_x|         array|
|fragment_y_address0      |  out|    9|   ap_memory|                fragment_y|         array|
|fragment_y_ce0           |  out|    1|   ap_memory|                fragment_y|         array|
|fragment_y_we0           |  out|    1|   ap_memory|                fragment_y|         array|
|fragment_y_d0            |  out|    8|   ap_memory|                fragment_y|         array|
|fragment_z_address0      |  out|    9|   ap_memory|                fragment_z|         array|
|fragment_z_ce0           |  out|    1|   ap_memory|                fragment_z|         array|
|fragment_z_we0           |  out|    1|   ap_memory|                fragment_z|         array|
|fragment_z_d0            |  out|    8|   ap_memory|                fragment_z|         array|
|triangle_2ds_z           |   in|    8|     ap_none|            triangle_2ds_z|        scalar|
|fragment_color_address0  |  out|    9|   ap_memory|            fragment_color|         array|
|fragment_color_ce0       |  out|    1|   ap_memory|            fragment_color|         array|
|fragment_color_we0       |  out|    1|   ap_memory|            fragment_color|         array|
|fragment_color_d0        |  out|    6|   ap_memory|            fragment_color|         array|
|zext_ln174               |   in|    8|     ap_none|                zext_ln174|        scalar|
|max_min_0                |   in|    8|     ap_none|                 max_min_0|        scalar|
|max_min_2                |   in|    8|     ap_none|                 max_min_2|        scalar|
|zext_ln22_1              |   in|    8|     ap_none|               zext_ln22_1|        scalar|
|sext_ln22_1              |   in|    9|     ap_none|               sext_ln22_1|        scalar|
|zext_ln22_3              |   in|    8|     ap_none|               zext_ln22_3|        scalar|
|sext_ln23_1              |   in|    9|     ap_none|               sext_ln23_1|        scalar|
|zext_ln23_1              |   in|    8|     ap_none|               zext_ln23_1|        scalar|
|sub22_i_i_cast           |   in|    9|     ap_none|            sub22_i_i_cast|        scalar|
|zext_ln22_2              |   in|    8|     ap_none|               zext_ln22_2|        scalar|
|sub31_i_i_cast           |   in|    9|     ap_none|            sub31_i_i_cast|        scalar|
|zext_ln22                |   in|    8|     ap_none|                 zext_ln22|        scalar|
|sub42_i_i_cast           |   in|    9|     ap_none|            sub42_i_i_cast|        scalar|
|zext_ln23                |   in|    8|     ap_none|                 zext_ln23|        scalar|
|sext_ln146               |   in|    9|     ap_none|                sext_ln146|        scalar|
|i_1_out                  |  out|   32|      ap_vld|                   i_1_out|       pointer|
|i_1_out_ap_vld           |  out|    1|      ap_vld|                   i_1_out|       pointer|
+-------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 1, D = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.89>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 46 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:172->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 47 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln146_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln146"   --->   Operation 48 'read' 'sext_ln146_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln23_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln23"   --->   Operation 49 'read' 'zext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sub42_i_i_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub42_i_i_cast"   --->   Operation 50 'read' 'sub42_i_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln22"   --->   Operation 51 'read' 'zext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sub31_i_i_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub31_i_i_cast"   --->   Operation 52 'read' 'sub31_i_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln22_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln22_2"   --->   Operation 53 'read' 'zext_ln22_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sub22_i_i_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub22_i_i_cast"   --->   Operation 54 'read' 'sub22_i_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln23_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln23_1"   --->   Operation 55 'read' 'zext_ln23_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln23_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln23_1"   --->   Operation 56 'read' 'sext_ln23_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln22_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln22_3"   --->   Operation 57 'read' 'zext_ln22_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln22_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln22_1"   --->   Operation 58 'read' 'sext_ln22_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln22_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln22_1"   --->   Operation 59 'read' 'zext_ln22_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%max_min_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %max_min_2"   --->   Operation 60 'read' 'max_min_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%max_min_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %max_min_0"   --->   Operation 61 'read' 'max_min_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln174_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln174"   --->   Operation 62 'read' 'zext_ln174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%triangle_2ds_z_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2ds_z"   --->   Operation 63 'read' 'triangle_2ds_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%max_index_0_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %max_index_0"   --->   Operation 64 'read' 'max_index_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln146_cast = sext i9 %sext_ln146_read"   --->   Operation 65 'sext' 'sext_ln146_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln23_cast = zext i8 %zext_ln23_read"   --->   Operation 66 'zext' 'zext_ln23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sub42_i_i_cast_cast = sext i9 %sub42_i_i_cast_read"   --->   Operation 67 'sext' 'sub42_i_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln22_cast = zext i8 %zext_ln22_read"   --->   Operation 68 'zext' 'zext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sub31_i_i_cast_cast = sext i9 %sub31_i_i_cast_read"   --->   Operation 69 'sext' 'sub31_i_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln22_2_cast = zext i8 %zext_ln22_2_read"   --->   Operation 70 'zext' 'zext_ln22_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sub22_i_i_cast_cast = sext i9 %sub22_i_i_cast_read"   --->   Operation 71 'sext' 'sub22_i_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln23_1_cast = zext i8 %zext_ln23_1_read"   --->   Operation 72 'zext' 'zext_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln23_1_cast = sext i9 %sext_ln23_1_read"   --->   Operation 73 'sext' 'sext_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln22_3_cast = zext i8 %zext_ln22_3_read"   --->   Operation 74 'zext' 'zext_ln22_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln22_1_cast = sext i9 %sext_ln22_1_read"   --->   Operation 75 'sext' 'sext_ln22_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln22_1_cast = zext i8 %zext_ln22_1_read"   --->   Operation 76 'zext' 'zext_ln22_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln174_cast = zext i8 %zext_ln174_read"   --->   Operation 77 'zext' 'zext_ln174_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln172 = store i32 0, i32 %i_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:172->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 78 'store' 'store_ln172' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln174 = store i31 0, i31 %k" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 79 'store' 'store_ln174' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%k_1 = load i31 %k" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 81 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.52ns)   --->   "%icmp_ln174 = icmp_eq  i31 %k_1, i31 %max_index_0_read" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 82 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.52ns)   --->   "%k_2 = add i31 %k_1, i31 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 84 'add' 'k_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.body.i.split, void %_Z14rasterization2bPhPi11Triangle_2DP14CandidatePixel.exit.loopexit.exitStub" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 85 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [35/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 86 'urem' 'rem_urem_i' <Predicate = (!icmp_ln174)> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [35/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 87 'udiv' 'div_udiv_i' <Predicate = (!icmp_ln174)> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 88 [34/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 88 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [34/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 89 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln174 = store i31 %k_2, i31 %k" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 90 'store' 'store_ln174' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.body.i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 91 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 92 [33/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 92 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [33/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 93 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 94 [32/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 94 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [32/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 95 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 96 [31/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 96 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [31/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 97 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 98 [30/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 98 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [30/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 99 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 100 [29/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 100 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [29/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 101 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 102 [28/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 102 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [28/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 103 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.30>
ST_9 : Operation 104 [27/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 104 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [27/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 105 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.30>
ST_10 : Operation 106 [26/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 106 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [26/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 107 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.30>
ST_11 : Operation 108 [25/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 108 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [25/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 109 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.30>
ST_12 : Operation 110 [24/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 110 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [24/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 111 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.30>
ST_13 : Operation 112 [23/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 112 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [23/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 113 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.30>
ST_14 : Operation 114 [22/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 114 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [22/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 115 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.30>
ST_15 : Operation 116 [21/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 116 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [21/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 117 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.30>
ST_16 : Operation 118 [20/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 118 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [20/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 119 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.30>
ST_17 : Operation 120 [19/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 120 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [19/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 121 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.30>
ST_18 : Operation 122 [18/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 122 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 123 [18/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 123 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.30>
ST_19 : Operation 124 [17/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 124 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [17/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 125 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.30>
ST_20 : Operation 126 [16/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 126 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [16/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 127 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.30>
ST_21 : Operation 128 [15/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 128 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [15/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 129 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.30>
ST_22 : Operation 130 [14/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 130 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 131 [14/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 131 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.30>
ST_23 : Operation 132 [13/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 132 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [13/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 133 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.30>
ST_24 : Operation 134 [12/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 134 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 135 [12/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 135 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.30>
ST_25 : Operation 136 [11/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 136 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 137 [11/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 137 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.30>
ST_26 : Operation 138 [10/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 138 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 139 [10/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 139 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.30>
ST_27 : Operation 140 [9/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 140 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 141 [9/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 141 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.30>
ST_28 : Operation 142 [8/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 142 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 143 [8/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 143 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.30>
ST_29 : Operation 144 [7/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 144 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 145 [7/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 145 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.30>
ST_30 : Operation 146 [6/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 146 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 147 [6/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 147 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.30>
ST_31 : Operation 148 [5/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 148 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 149 [5/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 149 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.30>
ST_32 : Operation 150 [4/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 150 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 151 [4/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 151 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.30>
ST_33 : Operation 152 [3/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 152 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 153 [3/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 153 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.30>
ST_34 : Operation 154 [2/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 154 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 155 [2/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 155 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.30>
ST_35 : Operation 156 [1/35] (4.30ns)   --->   "%rem_urem_i = urem i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 156 'urem' 'rem_urem_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 157 [1/35] (4.30ns)   --->   "%div_udiv_i = udiv i31 %k_1, i31 %zext_ln174_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 157 'udiv' 'div_udiv_i' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.91>
ST_36 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i8 %rem_urem_i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:176->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 158 'trunc' 'trunc_ln176' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 159 [1/1] (1.91ns)   --->   "%x = add i8 %trunc_ln176, i8 %max_min_0_read" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:176->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 159 'add' 'x' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i8 %div_udiv_i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:177->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 160 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (1.91ns)   --->   "%y = add i8 %trunc_ln177, i8 %max_min_2_read" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:177->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 161 'add' 'y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.91>
ST_37 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %x" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 162 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 163 [1/1] (1.91ns)   --->   "%sub_ln52 = sub i9 %zext_ln52, i9 %zext_ln22_1_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 163 'sub' 'sub_ln52' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 164 [1/1] (1.91ns)   --->   "%sub_ln53 = sub i9 %zext_ln52, i9 %zext_ln23_1_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 164 'sub' 'sub_ln53' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 165 [1/1] (1.91ns)   --->   "%sub_ln54 = sub i9 %zext_ln52, i9 %zext_ln22_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 165 'sub' 'sub_ln54' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.95>
ST_38 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i9 %sub_ln52" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 166 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 167 [3/3] (2.95ns)   --->   "%mul_ln52 = mul i18 %sext_ln52, i18 %sext_ln22_1_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 167 'mul' 'mul_ln52' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i9 %sub_ln53" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 168 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 169 [3/3] (2.95ns)   --->   "%mul_ln53 = mul i18 %sext_ln53, i18 %sub22_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 169 'mul' 'mul_ln53' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i9 %sub_ln54" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 170 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 171 [3/3] (2.95ns)   --->   "%mul_ln54 = mul i18 %sext_ln54, i18 %sub42_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 171 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.96>
ST_39 : Operation 172 [2/3] (2.95ns)   --->   "%mul_ln52 = mul i18 %sext_ln52, i18 %sext_ln22_1_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 172 'mul' 'mul_ln52' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i8 %y" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 173 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 174 [1/1] (1.91ns)   --->   "%sub_ln52_1 = sub i9 %zext_ln52_1, i9 %zext_ln22_3_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 174 'sub' 'sub_ln52_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln52_1 = sext i9 %sub_ln52_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 175 'sext' 'sext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 176 [3/3] (1.05ns) (grouped into DSP with root node pi0)   --->   "%mul_ln52_1 = mul i18 %sext_ln52_1, i18 %sext_ln23_1_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 176 'mul' 'mul_ln52_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 177 [2/3] (2.95ns)   --->   "%mul_ln53 = mul i18 %sext_ln53, i18 %sub22_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 177 'mul' 'mul_ln53' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 178 [1/1] (1.91ns)   --->   "%sub_ln53_1 = sub i9 %zext_ln52_1, i9 %zext_ln22_2_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 178 'sub' 'sub_ln53_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i9 %sub_ln53_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 179 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 180 [3/3] (1.05ns) (grouped into DSP with root node pi1)   --->   "%mul_ln53_1 = mul i18 %sext_ln53_1, i18 %sub31_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 180 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 181 [2/3] (2.95ns)   --->   "%mul_ln54 = mul i18 %sext_ln54, i18 %sub42_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 181 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 182 [1/1] (1.91ns)   --->   "%sub_ln54_1 = sub i9 %zext_ln52_1, i9 %zext_ln23_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 182 'sub' 'sub_ln54_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i9 %sub_ln54_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 183 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 184 [3/3] (1.05ns) (grouped into DSP with root node pi2)   --->   "%mul_ln54_1 = mul i18 %sext_ln54_1, i18 %sext_ln146_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 184 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 2.95>
ST_40 : Operation 185 [1/3] (2.95ns)   --->   "%mul_ln52 = mul i18 %sext_ln52, i18 %sext_ln22_1_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 185 'mul' 'mul_ln52' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 186 [2/3] (1.05ns) (grouped into DSP with root node pi0)   --->   "%mul_ln52_1 = mul i18 %sext_ln52_1, i18 %sext_ln23_1_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 186 'mul' 'mul_ln52_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 187 [1/3] (2.95ns)   --->   "%mul_ln53 = mul i18 %sext_ln53, i18 %sub22_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 187 'mul' 'mul_ln53' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 188 [2/3] (1.05ns) (grouped into DSP with root node pi1)   --->   "%mul_ln53_1 = mul i18 %sext_ln53_1, i18 %sub31_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 188 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 189 [1/3] (2.95ns)   --->   "%mul_ln54 = mul i18 %sext_ln54, i18 %sub42_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 189 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 190 [2/3] (1.05ns) (grouped into DSP with root node pi2)   --->   "%mul_ln54_1 = mul i18 %sext_ln54_1, i18 %sext_ln146_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 190 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 2.10>
ST_41 : Operation 191 [1/3] (0.00ns) (grouped into DSP with root node pi0)   --->   "%mul_ln52_1 = mul i18 %sext_ln52_1, i18 %sext_ln23_1_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 191 'mul' 'mul_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%pi0 = sub i18 %mul_ln52, i18 %mul_ln52_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 192 'sub' 'pi0' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node pi1)   --->   "%mul_ln53_1 = mul i18 %sext_ln53_1, i18 %sub31_i_i_cast_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 193 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 194 [2/2] (2.10ns) (root node of the DSP)   --->   "%pi1 = sub i18 %mul_ln53, i18 %mul_ln53_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 194 'sub' 'pi1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 195 [1/3] (0.00ns) (grouped into DSP with root node pi2)   --->   "%mul_ln54_1 = mul i18 %sext_ln54_1, i18 %sext_ln146_cast" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 195 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%pi2 = sub i18 %mul_ln54, i18 %mul_ln54_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 196 'sub' 'pi2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 3.11>
ST_42 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:172->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 197 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:174->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 198 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 199 [1/2] (2.10ns) (root node of the DSP)   --->   "%pi0 = sub i18 %mul_ln52, i18 %mul_ln52_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:52->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 199 'sub' 'pi0' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 200 [1/2] (2.10ns) (root node of the DSP)   --->   "%pi1 = sub i18 %mul_ln53, i18 %mul_ln53_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:53->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 200 'sub' 'pi1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 201 [1/2] (2.10ns) (root node of the DSP)   --->   "%pi2 = sub i18 %mul_ln54, i18 %mul_ln54_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:54->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 201 'sub' 'pi2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_1)   --->   "%or_ln56 = or i18 %pi1, i18 %pi0" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:56->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 202 'or' 'or_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 203 [1/1] (1.01ns) (out node of the LUT)   --->   "%or_ln56_1 = or i18 %or_ln56, i18 %pi2" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:56->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 203 'or' 'or_ln56_1' <Predicate = true> <Delay = 1.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %or_ln56_1, i32 17" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:56->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 204 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp, void %if.then11.i, void %for.inc.i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:56->benchmarks/rosetta/3d-rendering/src/rendering.cpp:179->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 205 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (0.00ns)   --->   "%i_1_load = load i32 %i_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:185->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 206 'load' 'i_1_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 207 [1/1] (2.55ns)   --->   "%i = add i32 %i_1_load, i32 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:185->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 207 'add' 'i' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 219 [1/1] (0.00ns)   --->   "%i_1_load_1 = load i32 %i_1"   --->   Operation 219 'load' 'i_1_load_1' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_42 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %i_1_out, i32 %i_1_load_1"   --->   Operation 220 'write' 'write_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_42 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 221 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i32 %i_1_load" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:181->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 208 'zext' 'zext_ln181' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 209 [1/1] (0.00ns)   --->   "%fragment_x_addr = getelementptr i8 %fragment_x, i64 0, i64 %zext_ln181" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:181->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 209 'getelementptr' 'fragment_x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln181 = store i8 %x, i9 %fragment_x_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:181->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 210 'store' 'store_ln181' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_43 : Operation 211 [1/1] (0.00ns)   --->   "%fragment_y_addr = getelementptr i8 %fragment_y, i64 0, i64 %zext_ln181" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:182->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 211 'getelementptr' 'fragment_y_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln182 = store i8 %y, i9 %fragment_y_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:182->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 212 'store' 'store_ln182' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_43 : Operation 213 [1/1] (0.00ns)   --->   "%fragment_z_addr = getelementptr i8 %fragment_z, i64 0, i64 %zext_ln181" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:183->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 213 'getelementptr' 'fragment_z_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln183 = store i8 %triangle_2ds_z_read, i9 %fragment_z_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:183->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 214 'store' 'store_ln183' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_43 : Operation 215 [1/1] (0.00ns)   --->   "%fragment_color_addr = getelementptr i6 %fragment_color, i64 0, i64 %zext_ln181" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:184->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 215 'getelementptr' 'fragment_color_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln184 = store i6 36, i9 %fragment_color_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:184->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 216 'store' 'store_ln184' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 500> <RAM>
ST_43 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln172 = store i32 %i, i32 %i_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:172->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 217 'store' 'store_ln172' <Predicate = (!tmp)> <Delay = 1.58>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.inc.i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:186->benchmarks/rosetta/3d-rendering/src/rendering.cpp:269]   --->   Operation 218 'br' 'br_ln186' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_index_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fragment_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fragment_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fragment_z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ triangle_2ds_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fragment_color]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln174]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_min_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_min_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln22_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln22_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln22_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln23_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln23_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub22_i_i_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln22_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub31_i_i_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub42_i_i_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln146]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 01100000000000000000000000000000000000000000]
i_1                   (alloca           ) [ 01111111111111111111111111111111111111111111]
sext_ln146_read       (read             ) [ 00000000000000000000000000000000000000000000]
zext_ln23_read        (read             ) [ 00000000000000000000000000000000000000000000]
sub42_i_i_cast_read   (read             ) [ 00000000000000000000000000000000000000000000]
zext_ln22_read        (read             ) [ 00000000000000000000000000000000000000000000]
sub31_i_i_cast_read   (read             ) [ 00000000000000000000000000000000000000000000]
zext_ln22_2_read      (read             ) [ 00000000000000000000000000000000000000000000]
sub22_i_i_cast_read   (read             ) [ 00000000000000000000000000000000000000000000]
zext_ln23_1_read      (read             ) [ 00000000000000000000000000000000000000000000]
sext_ln23_1_read      (read             ) [ 00000000000000000000000000000000000000000000]
zext_ln22_3_read      (read             ) [ 00000000000000000000000000000000000000000000]
sext_ln22_1_read      (read             ) [ 00000000000000000000000000000000000000000000]
zext_ln22_1_read      (read             ) [ 00000000000000000000000000000000000000000000]
max_min_2_read        (read             ) [ 01111111111111111111111111111111111110000000]
max_min_0_read        (read             ) [ 01111111111111111111111111111111111110000000]
zext_ln174_read       (read             ) [ 00000000000000000000000000000000000000000000]
triangle_2ds_z_read   (read             ) [ 01111111111111111111111111111111111111111111]
max_index_0_read      (read             ) [ 00000000000000000000000000000000000000000000]
sext_ln146_cast       (sext             ) [ 01111111111111111111111111111111111111111100]
zext_ln23_cast        (zext             ) [ 01111111111111111111111111111111111111110000]
sub42_i_i_cast_cast   (sext             ) [ 01111111111111111111111111111111111111111000]
zext_ln22_cast        (zext             ) [ 01111111111111111111111111111111111111000000]
sub31_i_i_cast_cast   (sext             ) [ 01111111111111111111111111111111111111111100]
zext_ln22_2_cast      (zext             ) [ 01111111111111111111111111111111111111110000]
sub22_i_i_cast_cast   (sext             ) [ 01111111111111111111111111111111111111111000]
zext_ln23_1_cast      (zext             ) [ 01111111111111111111111111111111111111000000]
sext_ln23_1_cast      (sext             ) [ 01111111111111111111111111111111111111111100]
zext_ln22_3_cast      (zext             ) [ 01111111111111111111111111111111111111110000]
sext_ln22_1_cast      (sext             ) [ 01111111111111111111111111111111111111111000]
zext_ln22_1_cast      (zext             ) [ 01111111111111111111111111111111111111000000]
zext_ln174_cast       (zext             ) [ 01111111111111111111111111111111111100000000]
store_ln172           (store            ) [ 00000000000000000000000000000000000000000000]
store_ln174           (store            ) [ 00000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000]
k_1                   (load             ) [ 01111111111111111111111111111111111100000000]
icmp_ln174            (icmp             ) [ 01111111111111111111111111111111111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000]
k_2                   (add              ) [ 01100000000000000000000000000000000000000000]
br_ln174              (br               ) [ 00000000000000000000000000000000000000000000]
store_ln174           (store            ) [ 00000000000000000000000000000000000000000000]
br_ln174              (br               ) [ 00000000000000000000000000000000000000000000]
rem_urem_i            (urem             ) [ 01000000000000000000000000000000000010000000]
div_udiv_i            (udiv             ) [ 01000000000000000000000000000000000010000000]
trunc_ln176           (trunc            ) [ 00000000000000000000000000000000000000000000]
x                     (add              ) [ 01000000000000000000000000000000000001111111]
trunc_ln177           (trunc            ) [ 00000000000000000000000000000000000000000000]
y                     (add              ) [ 01000000000000000000000000000000000001111111]
zext_ln52             (zext             ) [ 00000000000000000000000000000000000000000000]
sub_ln52              (sub              ) [ 01000000000000000000000000000000000000100000]
sub_ln53              (sub              ) [ 01000000000000000000000000000000000000100000]
sub_ln54              (sub              ) [ 01000000000000000000000000000000000000100000]
sext_ln52             (sext             ) [ 01000000000000000000000000000000000000011000]
sext_ln53             (sext             ) [ 01000000000000000000000000000000000000011000]
sext_ln54             (sext             ) [ 01000000000000000000000000000000000000011000]
zext_ln52_1           (zext             ) [ 00000000000000000000000000000000000000000000]
sub_ln52_1            (sub              ) [ 00000000000000000000000000000000000000000000]
sext_ln52_1           (sext             ) [ 01000000000000000000000000000000000000001100]
sub_ln53_1            (sub              ) [ 00000000000000000000000000000000000000000000]
sext_ln53_1           (sext             ) [ 01000000000000000000000000000000000000001100]
sub_ln54_1            (sub              ) [ 00000000000000000000000000000000000000000000]
sext_ln54_1           (sext             ) [ 01000000000000000000000000000000000000001100]
mul_ln52              (mul              ) [ 01000000000000000000000000000000000000000110]
mul_ln53              (mul              ) [ 01000000000000000000000000000000000000000110]
mul_ln54              (mul              ) [ 01000000000000000000000000000000000000000110]
mul_ln52_1            (mul              ) [ 01000000000000000000000000000000000000000010]
mul_ln53_1            (mul              ) [ 01000000000000000000000000000000000000000010]
mul_ln54_1            (mul              ) [ 01000000000000000000000000000000000000000010]
specpipeline_ln172    (specpipeline     ) [ 00000000000000000000000000000000000000000000]
specloopname_ln174    (specloopname     ) [ 00000000000000000000000000000000000000000000]
pi0                   (sub              ) [ 00000000000000000000000000000000000000000000]
pi1                   (sub              ) [ 00000000000000000000000000000000000000000000]
pi2                   (sub              ) [ 00000000000000000000000000000000000000000000]
or_ln56               (or               ) [ 00000000000000000000000000000000000000000000]
or_ln56_1             (or               ) [ 00000000000000000000000000000000000000000000]
tmp                   (bitselect        ) [ 01000000000000000000000000000000000000000011]
br_ln56               (br               ) [ 00000000000000000000000000000000000000000000]
i_1_load              (load             ) [ 01000000000000000000000000000000000000000001]
i                     (add              ) [ 01000000000000000000000000000000000000000001]
zext_ln181            (zext             ) [ 00000000000000000000000000000000000000000000]
fragment_x_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln181           (store            ) [ 00000000000000000000000000000000000000000000]
fragment_y_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln182           (store            ) [ 00000000000000000000000000000000000000000000]
fragment_z_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln183           (store            ) [ 00000000000000000000000000000000000000000000]
fragment_color_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln184           (store            ) [ 00000000000000000000000000000000000000000000]
store_ln172           (store            ) [ 00000000000000000000000000000000000000000000]
br_ln186              (br               ) [ 00000000000000000000000000000000000000000000]
i_1_load_1            (load             ) [ 00000000000000000000000000000000000000000000]
write_ln0             (write            ) [ 00000000000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_index_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_index_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fragment_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fragment_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fragment_z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="triangle_2ds_z">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2ds_z"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fragment_color">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_color"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln174">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_min_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_min_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln22_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sext_ln22_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="zext_ln22_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sext_ln23_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="zext_ln23_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sub22_i_i_cast">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub22_i_i_cast"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="zext_ln22_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sub31_i_i_cast">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub31_i_i_cast"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="zext_ln22">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sub42_i_i_cast">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub42_i_i_cast"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="zext_ln23">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sext_ln146">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln146"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="i_1_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="k_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln146_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln146_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln23_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln23_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub42_i_i_cast_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub42_i_i_cast_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln22_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln22_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sub31_i_i_cast_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="9" slack="0"/>
<pin id="119" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub31_i_i_cast_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln22_2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln22_2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sub22_i_i_cast_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub22_i_i_cast_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln23_1_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln23_1_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln23_1_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="9" slack="0"/>
<pin id="143" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln23_1_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln22_3_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln22_3_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln22_1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln22_1_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln22_1_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_min_2_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="35"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_min_2_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="max_min_0_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="35"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_min_0_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln174_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln174_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="triangle_2ds_z_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="42"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2ds_z_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="max_index_0_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="0" index="1" bw="31" slack="0"/>
<pin id="191" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_index_0_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/42 "/>
</bind>
</comp>

<comp id="201" class="1004" name="fragment_x_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_x_addr/43 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln181_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="7"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/43 "/>
</bind>
</comp>

<comp id="214" class="1004" name="fragment_y_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_y_addr/43 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln182_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="7"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/43 "/>
</bind>
</comp>

<comp id="227" class="1004" name="fragment_z_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_z_addr/43 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln183_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="42"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/43 "/>
</bind>
</comp>

<comp id="240" class="1004" name="fragment_color_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_color_addr/43 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln184_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/43 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln146_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="1" index="1" bw="18" slack="38"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln146_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln23_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="9" slack="38"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub42_i_i_cast_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="1" index="1" bw="18" slack="37"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub42_i_i_cast_cast/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln22_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="9" slack="36"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_cast/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sub31_i_i_cast_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="1" index="1" bw="18" slack="38"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub31_i_i_cast_cast/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln22_2_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="9" slack="38"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2_cast/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sub22_i_i_cast_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="1" index="1" bw="18" slack="37"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub22_i_i_cast_cast/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln23_1_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="9" slack="36"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1_cast/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln23_1_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="1" index="1" bw="18" slack="38"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1_cast/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln22_3_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="9" slack="38"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_3_cast/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln22_1_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="1" index="1" bw="18" slack="37"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1_cast/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln22_1_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="36"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1_cast/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln174_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_cast/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln172_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln174_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="31" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="k_1_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln174_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="0" index="1" bw="31" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="41"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="k_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem_urem_i/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="div_udiv_i/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln174_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="1"/>
<pin id="345" dir="0" index="1" bw="31" slack="1"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln176_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176/36 "/>
</bind>
</comp>

<comp id="350" class="1004" name="x_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="35"/>
<pin id="353" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/36 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln177_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/36 "/>
</bind>
</comp>

<comp id="358" class="1004" name="y_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="35"/>
<pin id="361" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/36 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln52_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/37 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sub_ln52_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="36"/>
<pin id="369" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln52/37 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln53_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="36"/>
<pin id="374" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/37 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sub_ln54_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="36"/>
<pin id="379" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/37 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln52_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="1"/>
<pin id="383" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/38 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="0" index="1" bw="9" slack="37"/>
<pin id="387" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln52/38 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln53_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="1"/>
<pin id="391" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/38 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="9" slack="37"/>
<pin id="395" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/38 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln54_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="1"/>
<pin id="399" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/38 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="0" index="1" bw="9" slack="37"/>
<pin id="403" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54/38 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln52_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="3"/>
<pin id="407" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/39 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln52_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="38"/>
<pin id="411" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln52_1/39 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln52_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_1/39 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sub_ln53_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="38"/>
<pin id="420" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53_1/39 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln53_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_1/39 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sub_ln54_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="38"/>
<pin id="429" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_1/39 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln54_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/39 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln56_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="18" slack="0"/>
<pin id="437" dir="0" index="1" bw="18" slack="0"/>
<pin id="438" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/42 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln56_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="18" slack="0"/>
<pin id="441" dir="0" index="1" bw="18" slack="0"/>
<pin id="442" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56_1/42 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="18" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/42 "/>
</bind>
</comp>

<comp id="452" class="1004" name="i_1_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="41"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/42 "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/42 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln181_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/43 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln172_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="0" index="1" bw="32" slack="42"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/43 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_1_load_1_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="41"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load_1/42 "/>
</bind>
</comp>

<comp id="476" class="1007" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="9" slack="38"/>
<pin id="479" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln52_1/39 pi0/41 "/>
</bind>
</comp>

<comp id="483" class="1007" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="38"/>
<pin id="486" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="487" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln53_1/39 pi1/41 "/>
</bind>
</comp>

<comp id="490" class="1007" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="38"/>
<pin id="493" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln54_1/39 pi2/41 "/>
</bind>
</comp>

<comp id="497" class="1005" name="k_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="0"/>
<pin id="499" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="504" class="1005" name="i_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="max_min_2_read_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="35"/>
<pin id="514" dir="1" index="1" bw="8" slack="35"/>
</pin_list>
<bind>
<opset="max_min_2_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="max_min_0_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="35"/>
<pin id="519" dir="1" index="1" bw="8" slack="35"/>
</pin_list>
<bind>
<opset="max_min_0_read "/>
</bind>
</comp>

<comp id="522" class="1005" name="triangle_2ds_z_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="42"/>
<pin id="524" dir="1" index="1" bw="8" slack="42"/>
</pin_list>
<bind>
<opset="triangle_2ds_z_read "/>
</bind>
</comp>

<comp id="527" class="1005" name="sext_ln146_cast_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="38"/>
<pin id="529" dir="1" index="1" bw="18" slack="38"/>
</pin_list>
<bind>
<opset="sext_ln146_cast "/>
</bind>
</comp>

<comp id="532" class="1005" name="zext_ln23_cast_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="38"/>
<pin id="534" dir="1" index="1" bw="9" slack="38"/>
</pin_list>
<bind>
<opset="zext_ln23_cast "/>
</bind>
</comp>

<comp id="537" class="1005" name="sub42_i_i_cast_cast_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="18" slack="37"/>
<pin id="539" dir="1" index="1" bw="18" slack="37"/>
</pin_list>
<bind>
<opset="sub42_i_i_cast_cast "/>
</bind>
</comp>

<comp id="542" class="1005" name="zext_ln22_cast_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="36"/>
<pin id="544" dir="1" index="1" bw="9" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln22_cast "/>
</bind>
</comp>

<comp id="547" class="1005" name="sub31_i_i_cast_cast_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="18" slack="38"/>
<pin id="549" dir="1" index="1" bw="18" slack="38"/>
</pin_list>
<bind>
<opset="sub31_i_i_cast_cast "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln22_2_cast_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="38"/>
<pin id="554" dir="1" index="1" bw="9" slack="38"/>
</pin_list>
<bind>
<opset="zext_ln22_2_cast "/>
</bind>
</comp>

<comp id="557" class="1005" name="sub22_i_i_cast_cast_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="18" slack="37"/>
<pin id="559" dir="1" index="1" bw="18" slack="37"/>
</pin_list>
<bind>
<opset="sub22_i_i_cast_cast "/>
</bind>
</comp>

<comp id="562" class="1005" name="zext_ln23_1_cast_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="36"/>
<pin id="564" dir="1" index="1" bw="9" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln23_1_cast "/>
</bind>
</comp>

<comp id="567" class="1005" name="sext_ln23_1_cast_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="18" slack="38"/>
<pin id="569" dir="1" index="1" bw="18" slack="38"/>
</pin_list>
<bind>
<opset="sext_ln23_1_cast "/>
</bind>
</comp>

<comp id="572" class="1005" name="zext_ln22_3_cast_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="38"/>
<pin id="574" dir="1" index="1" bw="9" slack="38"/>
</pin_list>
<bind>
<opset="zext_ln22_3_cast "/>
</bind>
</comp>

<comp id="577" class="1005" name="sext_ln22_1_cast_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="18" slack="37"/>
<pin id="579" dir="1" index="1" bw="18" slack="37"/>
</pin_list>
<bind>
<opset="sext_ln22_1_cast "/>
</bind>
</comp>

<comp id="582" class="1005" name="zext_ln22_1_cast_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="36"/>
<pin id="584" dir="1" index="1" bw="9" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln22_1_cast "/>
</bind>
</comp>

<comp id="587" class="1005" name="zext_ln174_cast_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="31" slack="1"/>
<pin id="589" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_cast "/>
</bind>
</comp>

<comp id="593" class="1005" name="k_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="31" slack="1"/>
<pin id="595" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="icmp_ln174_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="41"/>
<pin id="601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="603" class="1005" name="k_2_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="31" slack="1"/>
<pin id="605" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="rem_urem_i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rem_urem_i "/>
</bind>
</comp>

<comp id="613" class="1005" name="div_udiv_i_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="div_udiv_i "/>
</bind>
</comp>

<comp id="618" class="1005" name="x_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="624" class="1005" name="y_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="3"/>
<pin id="626" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="630" class="1005" name="sub_ln52_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="1"/>
<pin id="632" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln52 "/>
</bind>
</comp>

<comp id="635" class="1005" name="sub_ln53_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="9" slack="1"/>
<pin id="637" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln53 "/>
</bind>
</comp>

<comp id="640" class="1005" name="sub_ln54_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="1"/>
<pin id="642" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln54 "/>
</bind>
</comp>

<comp id="645" class="1005" name="sext_ln52_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="18" slack="1"/>
<pin id="647" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln52 "/>
</bind>
</comp>

<comp id="650" class="1005" name="sext_ln53_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="18" slack="1"/>
<pin id="652" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln53 "/>
</bind>
</comp>

<comp id="655" class="1005" name="sext_ln54_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="18" slack="1"/>
<pin id="657" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54 "/>
</bind>
</comp>

<comp id="660" class="1005" name="sext_ln52_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="18" slack="1"/>
<pin id="662" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln52_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="sext_ln53_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="18" slack="1"/>
<pin id="667" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln53_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="sext_ln54_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="18" slack="1"/>
<pin id="672" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="mul_ln52_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="18" slack="1"/>
<pin id="677" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln52 "/>
</bind>
</comp>

<comp id="680" class="1005" name="mul_ln53_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="18" slack="1"/>
<pin id="682" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln53 "/>
</bind>
</comp>

<comp id="685" class="1005" name="mul_ln54_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="18" slack="1"/>
<pin id="687" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54 "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="694" class="1005" name="i_1_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="i_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="82" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="80" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="92" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="98" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="104" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="110" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="116" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="122" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="128" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="134" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="140" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="146" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="152" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="158" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="176" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="188" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="316" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="302" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="316" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="302" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="363" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="363" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="405" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="405" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="78" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="44" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="481"><net_src comp="413" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="476" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="488"><net_src comp="422" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="483" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="495"><net_src comp="431" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="490" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="500"><net_src comp="84" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="507"><net_src comp="88" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="515"><net_src comp="164" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="520"><net_src comp="170" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="525"><net_src comp="182" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="530"><net_src comp="254" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="535"><net_src comp="258" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="540"><net_src comp="262" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="545"><net_src comp="266" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="550"><net_src comp="270" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="555"><net_src comp="274" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="560"><net_src comp="278" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="565"><net_src comp="282" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="570"><net_src comp="286" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="575"><net_src comp="290" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="580"><net_src comp="294" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="585"><net_src comp="298" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="590"><net_src comp="302" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="596"><net_src comp="316" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="602"><net_src comp="319" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="325" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="611"><net_src comp="331" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="616"><net_src comp="337" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="621"><net_src comp="350" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="627"><net_src comp="358" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="633"><net_src comp="366" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="638"><net_src comp="371" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="643"><net_src comp="376" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="648"><net_src comp="381" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="653"><net_src comp="389" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="658"><net_src comp="397" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="663"><net_src comp="413" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="668"><net_src comp="422" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="673"><net_src comp="431" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="678"><net_src comp="384" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="683"><net_src comp="392" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="688"><net_src comp="400" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="693"><net_src comp="444" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="452" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="702"><net_src comp="455" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="468" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fragment_x | {43 }
	Port: fragment_y | {43 }
	Port: fragment_z | {43 }
	Port: fragment_color | {43 }
	Port: i_1_out | {42 }
 - Input state : 
	Port: rendering_Pipeline_RAST2 : max_index_0 | {1 }
	Port: rendering_Pipeline_RAST2 : triangle_2ds_z | {1 }
	Port: rendering_Pipeline_RAST2 : zext_ln174 | {1 }
	Port: rendering_Pipeline_RAST2 : max_min_0 | {1 }
	Port: rendering_Pipeline_RAST2 : max_min_2 | {1 }
	Port: rendering_Pipeline_RAST2 : zext_ln22_1 | {1 }
	Port: rendering_Pipeline_RAST2 : sext_ln22_1 | {1 }
	Port: rendering_Pipeline_RAST2 : zext_ln22_3 | {1 }
	Port: rendering_Pipeline_RAST2 : sext_ln23_1 | {1 }
	Port: rendering_Pipeline_RAST2 : zext_ln23_1 | {1 }
	Port: rendering_Pipeline_RAST2 : sub22_i_i_cast | {1 }
	Port: rendering_Pipeline_RAST2 : zext_ln22_2 | {1 }
	Port: rendering_Pipeline_RAST2 : sub31_i_i_cast | {1 }
	Port: rendering_Pipeline_RAST2 : zext_ln22 | {1 }
	Port: rendering_Pipeline_RAST2 : sub42_i_i_cast | {1 }
	Port: rendering_Pipeline_RAST2 : zext_ln23 | {1 }
	Port: rendering_Pipeline_RAST2 : sext_ln146 | {1 }
  - Chain level:
	State 1
		store_ln172 : 1
		store_ln174 : 1
		k_1 : 1
		icmp_ln174 : 2
		k_2 : 2
		br_ln174 : 3
		rem_urem_i : 1
		div_udiv_i : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		x : 1
		y : 1
	State 37
		sub_ln52 : 1
		sub_ln53 : 1
		sub_ln54 : 1
	State 38
		mul_ln52 : 1
		mul_ln53 : 1
		mul_ln54 : 1
	State 39
		sub_ln52_1 : 1
		sext_ln52_1 : 2
		mul_ln52_1 : 3
		sub_ln53_1 : 1
		sext_ln53_1 : 2
		mul_ln53_1 : 3
		sub_ln54_1 : 1
		sext_ln54_1 : 2
		mul_ln54_1 : 3
	State 40
	State 41
		pi0 : 1
		pi1 : 1
		pi2 : 1
	State 42
		or_ln56 : 1
		or_ln56_1 : 1
		tmp : 1
		br_ln56 : 2
		i : 1
		write_ln0 : 1
	State 43
		fragment_x_addr : 1
		store_ln181 : 2
		fragment_y_addr : 1
		store_ln182 : 2
		fragment_z_addr : 1
		store_ln183 : 2
		fragment_color_addr : 1
		store_ln184 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   urem   |            grp_fu_331           |    0    |   2180  |   1659  |
|----------|---------------------------------|---------|---------|---------|
|   udiv   |            grp_fu_337           |    0    |   2180  |   1659  |
|----------|---------------------------------|---------|---------|---------|
|          |            k_2_fu_325           |    0    |    0    |    38   |
|    add   |             x_fu_350            |    0    |    0    |    15   |
|          |             y_fu_358            |    0    |    0    |    15   |
|          |             i_fu_455            |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |         sub_ln52_fu_366         |    0    |    0    |    15   |
|          |         sub_ln53_fu_371         |    0    |    0    |    15   |
|    sub   |         sub_ln54_fu_376         |    0    |    0    |    15   |
|          |        sub_ln52_1_fu_408        |    0    |    0    |    15   |
|          |        sub_ln53_1_fu_417        |    0    |    0    |    15   |
|          |        sub_ln54_1_fu_426        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln174_fu_319        |    0    |    0    |    38   |
|----------|---------------------------------|---------|---------|---------|
|    or    |          or_ln56_fu_435         |    0    |    0    |    18   |
|          |         or_ln56_1_fu_439        |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_384           |    1    |    0    |    0    |
|    mul   |            grp_fu_392           |    1    |    0    |    0    |
|          |            grp_fu_400           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_476           |    1    |    0    |    0    |
|  mulsub  |            grp_fu_483           |    1    |    0    |    0    |
|          |            grp_fu_490           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    sext_ln146_read_read_fu_92   |    0    |    0    |    0    |
|          |    zext_ln23_read_read_fu_98    |    0    |    0    |    0    |
|          | sub42_i_i_cast_read_read_fu_104 |    0    |    0    |    0    |
|          |    zext_ln22_read_read_fu_110   |    0    |    0    |    0    |
|          | sub31_i_i_cast_read_read_fu_116 |    0    |    0    |    0    |
|          |   zext_ln22_2_read_read_fu_122  |    0    |    0    |    0    |
|          | sub22_i_i_cast_read_read_fu_128 |    0    |    0    |    0    |
|          |   zext_ln23_1_read_read_fu_134  |    0    |    0    |    0    |
|   read   |   sext_ln23_1_read_read_fu_140  |    0    |    0    |    0    |
|          |   zext_ln22_3_read_read_fu_146  |    0    |    0    |    0    |
|          |   sext_ln22_1_read_read_fu_152  |    0    |    0    |    0    |
|          |   zext_ln22_1_read_read_fu_158  |    0    |    0    |    0    |
|          |    max_min_2_read_read_fu_164   |    0    |    0    |    0    |
|          |    max_min_0_read_read_fu_170   |    0    |    0    |    0    |
|          |   zext_ln174_read_read_fu_176   |    0    |    0    |    0    |
|          | triangle_2ds_z_read_read_fu_182 |    0    |    0    |    0    |
|          |   max_index_0_read_read_fu_188  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_194     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      sext_ln146_cast_fu_254     |    0    |    0    |    0    |
|          |    sub42_i_i_cast_cast_fu_262   |    0    |    0    |    0    |
|          |    sub31_i_i_cast_cast_fu_270   |    0    |    0    |    0    |
|          |    sub22_i_i_cast_cast_fu_278   |    0    |    0    |    0    |
|          |     sext_ln23_1_cast_fu_286     |    0    |    0    |    0    |
|   sext   |     sext_ln22_1_cast_fu_294     |    0    |    0    |    0    |
|          |         sext_ln52_fu_381        |    0    |    0    |    0    |
|          |         sext_ln53_fu_389        |    0    |    0    |    0    |
|          |         sext_ln54_fu_397        |    0    |    0    |    0    |
|          |        sext_ln52_1_fu_413       |    0    |    0    |    0    |
|          |        sext_ln53_1_fu_422       |    0    |    0    |    0    |
|          |        sext_ln54_1_fu_431       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      zext_ln23_cast_fu_258      |    0    |    0    |    0    |
|          |      zext_ln22_cast_fu_266      |    0    |    0    |    0    |
|          |     zext_ln22_2_cast_fu_274     |    0    |    0    |    0    |
|          |     zext_ln23_1_cast_fu_282     |    0    |    0    |    0    |
|   zext   |     zext_ln22_3_cast_fu_290     |    0    |    0    |    0    |
|          |     zext_ln22_1_cast_fu_298     |    0    |    0    |    0    |
|          |      zext_ln174_cast_fu_302     |    0    |    0    |    0    |
|          |         zext_ln52_fu_363        |    0    |    0    |    0    |
|          |        zext_ln52_1_fu_405       |    0    |    0    |    0    |
|          |        zext_ln181_fu_461        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln176_fu_347       |    0    |    0    |    0    |
|          |        trunc_ln177_fu_355       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|            tmp_fu_444           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    6    |   4360  |   3589  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     div_udiv_i_reg_613    |    8   |
|      i_1_load_reg_694     |   32   |
|        i_1_reg_504        |   32   |
|         i_reg_699         |   32   |
|     icmp_ln174_reg_599    |    1   |
|        k_1_reg_593        |   31   |
|        k_2_reg_603        |   31   |
|         k_reg_497         |   31   |
|   max_min_0_read_reg_517  |    8   |
|   max_min_2_read_reg_512  |    8   |
|      mul_ln52_reg_675     |   18   |
|      mul_ln53_reg_680     |   18   |
|      mul_ln54_reg_685     |   18   |
|     rem_urem_i_reg_608    |    8   |
|  sext_ln146_cast_reg_527  |   18   |
|  sext_ln22_1_cast_reg_577 |   18   |
|  sext_ln23_1_cast_reg_567 |   18   |
|    sext_ln52_1_reg_660    |   18   |
|     sext_ln52_reg_645     |   18   |
|    sext_ln53_1_reg_665    |   18   |
|     sext_ln53_reg_650     |   18   |
|    sext_ln54_1_reg_670    |   18   |
|     sext_ln54_reg_655     |   18   |
|sub22_i_i_cast_cast_reg_557|   18   |
|sub31_i_i_cast_cast_reg_547|   18   |
|sub42_i_i_cast_cast_reg_537|   18   |
|      sub_ln52_reg_630     |    9   |
|      sub_ln53_reg_635     |    9   |
|      sub_ln54_reg_640     |    9   |
|        tmp_reg_690        |    1   |
|triangle_2ds_z_read_reg_522|    8   |
|         x_reg_618         |    8   |
|         y_reg_624         |    8   |
|  zext_ln174_cast_reg_587  |   31   |
|  zext_ln22_1_cast_reg_582 |    9   |
|  zext_ln22_2_cast_reg_552 |    9   |
|  zext_ln22_3_cast_reg_572 |    9   |
|   zext_ln22_cast_reg_542  |    9   |
|  zext_ln23_1_cast_reg_562 |    9   |
|   zext_ln23_cast_reg_532  |    9   |
+---------------------------+--------+
|           Total           |   629  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_331 |  p0  |   2  |  31  |   62   ||    9    |
| grp_fu_331 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_337 |  p0  |   2  |  31  |   62   ||    9    |
| grp_fu_337 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_384 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_392 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_400 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_476 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_483 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_490 |  p0  |   3  |   9  |   27   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   291  || 16.2379 ||   105   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  4360  |  3589  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   105  |
|  Register |    -   |    -   |   629  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   16   |  4989  |  3694  |
+-----------+--------+--------+--------+--------+
