INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_mul_mul_14s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_14s_18s_26_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_14s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.myproject_mul_mul_14s_18s_26_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_14s_18s_26_1_1...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
