#ifndef CTRL_H_INCLUDE
#define CTRL_H_INCLUDE

//CTRLMODULE register address
#define CTRL_BASE_START 0x44E10000
#define CTRL_BASE_END 0x44E11FFF
#define CTRL_SIZE CTRL_BASE_END - CTRL_BASE_START

//CTRLMODULE_SYSTEM OFFSET ADDRESS
#define CTRL_REVISION 0x000
#define CTRL_HWINFO 0x004
#define CTRL_SYSCONFIG 0x010
#define CTRL_ENIF_SDRAM_CONFIG 0x110

#define CTRL_PWMSS 0x664

//CTRLMODULE_HW_EVENT OFFSET ADDRESS
#define CTRL_HW_SET_GRP1 0x690
#define CTRL_HW_SET_GRP2 0x694
#define CTRL_HW_SET_GRP3 0x698
#define CTRL_HW_SET_GRP4 0x69C

//CTRLMODULE_USB OFFSET ADDRESS
#define CTRL_USB_CTRL0 0x620
#define CTRL_USB_STS0 0x624
#define CTRL_USB_CTRL1 0x628
#define CTRL_USB_STS1 0x62C

//CTRLMODULE_CONF_GPMC OFFSET ADDRESS
//AD_BASE OFFSET ADDRESS = AD0 , 0~15 , SIZE = 4BYTE
#define CTRL_GPMC_AD(a) (0x800+(4*(a)))
//A_BASE OFFSET ADDRESS = A0 , 0~11 , SIZE = 4BYTE
#define CTRL_GPMC_A(a) (0x840+(4*(a)))
#define CTRL_GPMC_WAIT0 0x870
#define CTRL_GPMC_WPN 0x874
#define CTRL_GPMC_BEN1 0x878
#define CTRL_GPMC_CSN0 0x87C
#define CTRL_GPMC_CSN1 0x880
#define CTRL_GPMC_CSN2 0x884
#define CTRL_GPMC_CSN3 0x888
#define CTRL_GPMC_CLK 0x88C
#define CTRL_GPMC_ADVN_ALE 0x890
#define CTRL_GPMC_OEN_REN 0x894
#define CTRL_GPMC_WEN 0x898
#define CTRL_GPMC_BEN0_CLE 0x89C

//CTRLMODULE_CONF_SPI0 OFFSET ADDRESS
#define CTRL_SPI0_SCLK 0x950
#define CTRL_SPI0_D0 0x954
#define CTRL_SPI0_D1 0x958
#define CTRL_SPI0_CS0 0x95C
#define CTRL_SPI0_CS1 0x960

//CTRLMODULE_CONF_LCD OFFSET ADDRESS
//LCD_DATA_BASE OFFSET ADDRESS = LCD_DATA0 , 0~15 , SIZE = 4BYTE
#define CTRL_LCD_DATA_BASE 0x8A0
#define CTRL_LCD_VSYNC 0x8E0
#define CTRL_LCD_HSYNC 0x8E4
#define CTRL_LCD_PCLK 0x8E8
#define CTRL_LCD_AC_BIAS_EN 0x8EC

//CTRLMODULE_CONF_MMC0 OFFSET ADDRESS
//MMC0_DATA_BASE OFFSET ADDRESS = MMC0_DATA3 , 3~0 , SIZE = 4BYTE
#define CTRL_MMC0_DATA_BASE 0x8F0
#define CTRL_MMC0_CLK 0x900
#define CTRL_MMC0_CMD 0x904

//CTRLMODULE_CONF_MII1 OFFSET ADDRESS
#define CTRL_MII1_COL 0x908
#define CTRL_MII1_CRS 0x90C
#define CTRL_MII1_RX_ER 0x910
#define CTRL_MII1_TX_EN 0x914
#define CTRL_MII1_RX_DV 0x918
//MII1_TXD_BASE OFFSET ADDRESS = MII1_TXD3 , 3~0 , SIZE = 4BYTE
#define CTRL_MII1_TXD_BASE 0x91C
#define CTRL_MII1_TX_CLK 0x92C
#define CTRL_MII1_RX_CLK 0x930
//MII1_RXD_BASE OFFSET ADDRESS = MII1_RXD3 , 3~0 , SIZE = 4BYTE
#define CTRL_MII1_RXD_BASE 0x934
#define CTRL_RMII1_REF_CLK 0x944

#define CTRL_MDIO 0x948
#define CTRL_MDC 0x94C

//CTRLMODULE_CONF_SPI0 OFFSET ADDRESS
#define CTRL_SPI0_SCLK 0x950
#define CTRL_SPI0_D0 0x954
#define CTRL_SPI0_D1 0x958
#define CTRL_SPI0_CS0 0x95C
#define CTRL_SPI0_CS1 0x960

#define CTRL_ECAP0_IN_PWM0_OUT 0x964

//CTRLMODULE_CONF_UART OFFSET ADDRESS
#define CTRL_UART0_CTSN 0x968
#define CTRL_UART0_RTSN 0x96C
#define CTRL_UART0_RXD 0x970
#define CTRL_UART0_TXD 0x974
#define CTRL_UART1_CTSN 0x978
#define CTRL_UART1_RTSN 0x97C
#define CTRL_UART1_RXD 0x980
#define CTRL_UART1_TXD 0x984

//CTRLMODULE_CONF_I2C0 OFFSET ADDRESS
#define CTRL_I2C0_SDA 0x988
#define CTRL_I2C0_SCL 0x98C

//CTRLMODULE_CONF_MCASP0 OFFSET ADDRESS
#define CTRL_MCASP0_ACLKX 0x990
#define CTRL_MCASP0_FSX 0x994
#define CTRL_MCASP0_AXR0 0x998
#define CTRL_MCASP0_AHCLKR 0x99C
#define CTRL_MCASP0_ACLKR 0x9A0
#define CTRL_MCASP0_FSR 0x9A4
#define CTRL_MCASP0_AXR1 0x9A8
#define CTRL_MCASP0_AHCLKX 0x9AC

#define CTRL_XDMA_EVENT_INTR0 0x9B0
#define CTRL_XDMA_EVENT_INTR1 0x9B4





#endif 
